/**
 * \file IfxGeth_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_GETH/V13.1.1.1.11
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Geth_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Geth_Registers
 * 
 */
#ifndef IFXGETH_BF_H
#define IFXGETH_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Geth_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_GETH_CLC_Bits.DISR */
#define IFX_GETH_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_GETH_CLC_Bits.DISR */
#define IFX_GETH_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_CLC_Bits.DISR */
#define IFX_GETH_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_GETH_CLC_Bits.DISS */
#define IFX_GETH_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_GETH_CLC_Bits.DISS */
#define IFX_GETH_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_CLC_Bits.DISS */
#define IFX_GETH_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_GETH_ID_Bits.MOD_REV */
#define IFX_GETH_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_GETH_ID_Bits.MOD_REV */
#define IFX_GETH_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_GETH_ID_Bits.MOD_REV */
#define IFX_GETH_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_GETH_ID_Bits.MOD_TYPE */
#define IFX_GETH_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_GETH_ID_Bits.MOD_TYPE */
#define IFX_GETH_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_GETH_ID_Bits.MOD_TYPE */
#define IFX_GETH_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_GETH_ID_Bits.MOD_NUM */
#define IFX_GETH_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_GETH_ID_Bits.MOD_NUM */
#define IFX_GETH_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_ID_Bits.MOD_NUM */
#define IFX_GETH_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_GETH_RST_CTRLA_Bits.KRST */
#define IFX_GETH_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLA_Bits.KRST */
#define IFX_GETH_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLA_Bits.KRST */
#define IFX_GETH_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_GETH_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_GETH_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_GETH_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_GETH_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_GETH_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_GETH_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_GETH_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_GETH_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_GETH_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_GETH_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_GETH_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_GETH_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_GETH_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_GETH_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_GETH_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_GETH_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_GETH_RST_CTRLB_Bits.KRST */
#define IFX_GETH_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLB_Bits.KRST */
#define IFX_GETH_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLB_Bits.KRST */
#define IFX_GETH_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_GETH_RST_CTRLB_Bits.STATCLR */
#define IFX_GETH_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_CTRLB_Bits.STATCLR */
#define IFX_GETH_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_CTRLB_Bits.STATCLR */
#define IFX_GETH_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_GETH_RST_STAT_Bits.KRST */
#define IFX_GETH_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_STAT_Bits.KRST */
#define IFX_GETH_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_STAT_Bits.KRST */
#define IFX_GETH_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_GETH_RST_STAT_Bits.GRST0 */
#define IFX_GETH_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_STAT_Bits.GRST0 */
#define IFX_GETH_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_STAT_Bits.GRST0 */
#define IFX_GETH_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_GETH_RST_STAT_Bits.GRST1 */
#define IFX_GETH_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_STAT_Bits.GRST1 */
#define IFX_GETH_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_STAT_Bits.GRST1 */
#define IFX_GETH_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_GETH_RST_STAT_Bits.GRST2 */
#define IFX_GETH_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_STAT_Bits.GRST2 */
#define IFX_GETH_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_STAT_Bits.GRST2 */
#define IFX_GETH_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_GETH_RST_STAT_Bits.GRST3 */
#define IFX_GETH_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_GETH_RST_STAT_Bits.GRST3 */
#define IFX_GETH_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_RST_STAT_Bits.GRST3 */
#define IFX_GETH_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_GETH_MACEN_Bits.MAC0 */
#define IFX_GETH_MACEN_MAC0_LEN (1u)

/** \brief Mask for Ifx_GETH_MACEN_Bits.MAC0 */
#define IFX_GETH_MACEN_MAC0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_MACEN_Bits.MAC0 */
#define IFX_GETH_MACEN_MAC0_OFF (0u)

/** \brief Length for Ifx_GETH_MACEN_Bits.MAC1 */
#define IFX_GETH_MACEN_MAC1_LEN (1u)

/** \brief Mask for Ifx_GETH_MACEN_Bits.MAC1 */
#define IFX_GETH_MACEN_MAC1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_MACEN_Bits.MAC1 */
#define IFX_GETH_MACEN_MAC1_OFF (1u)

/** \brief Length for Ifx_GETH_PROT_Bits.STATE */
#define IFX_GETH_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_GETH_PROT_Bits.STATE */
#define IFX_GETH_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PROT_Bits.STATE */
#define IFX_GETH_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_GETH_PROT_Bits.SWEN */
#define IFX_GETH_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PROT_Bits.SWEN */
#define IFX_GETH_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PROT_Bits.SWEN */
#define IFX_GETH_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_GETH_PROT_Bits.VM */
#define IFX_GETH_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_GETH_PROT_Bits.VM */
#define IFX_GETH_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PROT_Bits.VM */
#define IFX_GETH_PROT_VM_OFF (16u)

/** \brief Length for Ifx_GETH_PROT_Bits.VMEN */
#define IFX_GETH_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PROT_Bits.VMEN */
#define IFX_GETH_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PROT_Bits.VMEN */
#define IFX_GETH_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_GETH_PROT_Bits.PRS */
#define IFX_GETH_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_GETH_PROT_Bits.PRS */
#define IFX_GETH_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PROT_Bits.PRS */
#define IFX_GETH_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_GETH_PROT_Bits.PRSEN */
#define IFX_GETH_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PROT_Bits.PRSEN */
#define IFX_GETH_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PROT_Bits.PRSEN */
#define IFX_GETH_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_GETH_PROT_Bits.TAGID */
#define IFX_GETH_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_GETH_PROT_Bits.TAGID */
#define IFX_GETH_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PROT_Bits.TAGID */
#define IFX_GETH_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_GETH_PROT_Bits.ODEF */
#define IFX_GETH_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PROT_Bits.ODEF */
#define IFX_GETH_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PROT_Bits.ODEF */
#define IFX_GETH_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_GETH_PROT_Bits.OWEN */
#define IFX_GETH_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PROT_Bits.OWEN */
#define IFX_GETH_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PROT_Bits.OWEN */
#define IFX_GETH_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN00 */
#define IFX_GETH_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN00 */
#define IFX_GETH_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN00 */
#define IFX_GETH_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN01 */
#define IFX_GETH_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN01 */
#define IFX_GETH_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN01 */
#define IFX_GETH_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN02 */
#define IFX_GETH_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN02 */
#define IFX_GETH_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN02 */
#define IFX_GETH_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN03 */
#define IFX_GETH_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN03 */
#define IFX_GETH_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN03 */
#define IFX_GETH_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN04 */
#define IFX_GETH_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN04 */
#define IFX_GETH_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN04 */
#define IFX_GETH_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN05 */
#define IFX_GETH_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN05 */
#define IFX_GETH_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN05 */
#define IFX_GETH_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN06 */
#define IFX_GETH_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN06 */
#define IFX_GETH_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN06 */
#define IFX_GETH_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN07 */
#define IFX_GETH_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN07 */
#define IFX_GETH_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN07 */
#define IFX_GETH_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN08 */
#define IFX_GETH_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN08 */
#define IFX_GETH_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN08 */
#define IFX_GETH_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN09 */
#define IFX_GETH_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN09 */
#define IFX_GETH_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN09 */
#define IFX_GETH_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN10 */
#define IFX_GETH_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN10 */
#define IFX_GETH_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN10 */
#define IFX_GETH_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN11 */
#define IFX_GETH_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN11 */
#define IFX_GETH_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN11 */
#define IFX_GETH_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN12 */
#define IFX_GETH_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN12 */
#define IFX_GETH_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN12 */
#define IFX_GETH_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN13 */
#define IFX_GETH_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN13 */
#define IFX_GETH_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN13 */
#define IFX_GETH_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN14 */
#define IFX_GETH_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN14 */
#define IFX_GETH_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN14 */
#define IFX_GETH_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN15 */
#define IFX_GETH_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN15 */
#define IFX_GETH_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN15 */
#define IFX_GETH_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN16 */
#define IFX_GETH_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN16 */
#define IFX_GETH_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN16 */
#define IFX_GETH_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN17 */
#define IFX_GETH_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN17 */
#define IFX_GETH_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN17 */
#define IFX_GETH_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN18 */
#define IFX_GETH_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN18 */
#define IFX_GETH_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN18 */
#define IFX_GETH_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN19 */
#define IFX_GETH_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN19 */
#define IFX_GETH_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN19 */
#define IFX_GETH_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN20 */
#define IFX_GETH_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN20 */
#define IFX_GETH_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN20 */
#define IFX_GETH_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN21 */
#define IFX_GETH_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN21 */
#define IFX_GETH_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN21 */
#define IFX_GETH_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN22 */
#define IFX_GETH_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN22 */
#define IFX_GETH_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN22 */
#define IFX_GETH_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN23 */
#define IFX_GETH_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN23 */
#define IFX_GETH_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN23 */
#define IFX_GETH_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN24 */
#define IFX_GETH_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN24 */
#define IFX_GETH_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN24 */
#define IFX_GETH_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN25 */
#define IFX_GETH_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN25 */
#define IFX_GETH_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN25 */
#define IFX_GETH_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN26 */
#define IFX_GETH_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN26 */
#define IFX_GETH_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN26 */
#define IFX_GETH_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN27 */
#define IFX_GETH_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN27 */
#define IFX_GETH_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN27 */
#define IFX_GETH_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN28 */
#define IFX_GETH_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN28 */
#define IFX_GETH_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN28 */
#define IFX_GETH_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN29 */
#define IFX_GETH_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN29 */
#define IFX_GETH_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN29 */
#define IFX_GETH_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN30 */
#define IFX_GETH_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN30 */
#define IFX_GETH_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN30 */
#define IFX_GETH_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_GETH_ACCEN_WRA_Bits.EN31 */
#define IFX_GETH_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRA_Bits.EN31 */
#define IFX_GETH_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRA_Bits.EN31 */
#define IFX_GETH_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_GETH_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_GETH_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_GETH_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_GETH_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_GETH_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_GETH_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_GETH_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_GETH_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_GETH_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_GETH_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_GETH_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_GETH_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_GETH_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_GETH_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_GETH_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_GETH_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_GETH_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_GETH_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_GETH_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_GETH_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_GETH_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_GETH_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_GETH_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_GETH_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_GETH_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_GETH_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_GETH_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_GETH_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_GETH_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_GETH_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_GETH_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_GETH_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_GETH_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_GETH_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_GETH_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_GETH_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_GETH_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_GETH_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_GETH_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_GETH_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_GETH_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_GETH_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_GETH_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_GETH_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_GETH_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_GETH_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_GETH_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_GETH_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_GETH_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_GETH_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_GETH_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_GETH_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_GETH_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_GETH_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_GETH_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_GETH_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_GETH_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_GETH_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_GETH_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_GETH_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_GETH_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_GETH_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_GETH_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_GETH_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_GETH_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_GETH_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_GETH_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_GETH_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_GETH_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_GETH_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_GETH_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_GETH_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_GETH_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_GETH_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_GETH_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_GETH_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_GETH_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_GETH_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_GETH_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_GETH_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_GETH_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_GETH_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_GETH_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_GETH_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_GETH_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_GETH_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_GETH_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_GETH_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_GETH_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_GETH_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_GETH_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_GETH_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_GETH_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_GETH_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_GETH_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_GETH_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN00 */
#define IFX_GETH_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN00 */
#define IFX_GETH_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN00 */
#define IFX_GETH_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN01 */
#define IFX_GETH_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN01 */
#define IFX_GETH_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN01 */
#define IFX_GETH_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN02 */
#define IFX_GETH_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN02 */
#define IFX_GETH_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN02 */
#define IFX_GETH_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN03 */
#define IFX_GETH_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN03 */
#define IFX_GETH_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN03 */
#define IFX_GETH_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN04 */
#define IFX_GETH_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN04 */
#define IFX_GETH_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN04 */
#define IFX_GETH_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN05 */
#define IFX_GETH_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN05 */
#define IFX_GETH_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN05 */
#define IFX_GETH_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN06 */
#define IFX_GETH_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN06 */
#define IFX_GETH_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN06 */
#define IFX_GETH_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN07 */
#define IFX_GETH_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN07 */
#define IFX_GETH_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN07 */
#define IFX_GETH_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN08 */
#define IFX_GETH_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN08 */
#define IFX_GETH_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN08 */
#define IFX_GETH_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN09 */
#define IFX_GETH_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN09 */
#define IFX_GETH_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN09 */
#define IFX_GETH_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN10 */
#define IFX_GETH_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN10 */
#define IFX_GETH_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN10 */
#define IFX_GETH_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN11 */
#define IFX_GETH_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN11 */
#define IFX_GETH_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN11 */
#define IFX_GETH_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN12 */
#define IFX_GETH_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN12 */
#define IFX_GETH_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN12 */
#define IFX_GETH_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN13 */
#define IFX_GETH_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN13 */
#define IFX_GETH_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN13 */
#define IFX_GETH_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN14 */
#define IFX_GETH_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN14 */
#define IFX_GETH_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN14 */
#define IFX_GETH_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN15 */
#define IFX_GETH_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN15 */
#define IFX_GETH_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN15 */
#define IFX_GETH_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN16 */
#define IFX_GETH_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN16 */
#define IFX_GETH_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN16 */
#define IFX_GETH_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN17 */
#define IFX_GETH_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN17 */
#define IFX_GETH_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN17 */
#define IFX_GETH_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN18 */
#define IFX_GETH_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN18 */
#define IFX_GETH_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN18 */
#define IFX_GETH_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN19 */
#define IFX_GETH_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN19 */
#define IFX_GETH_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN19 */
#define IFX_GETH_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN20 */
#define IFX_GETH_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN20 */
#define IFX_GETH_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN20 */
#define IFX_GETH_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN21 */
#define IFX_GETH_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN21 */
#define IFX_GETH_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN21 */
#define IFX_GETH_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN22 */
#define IFX_GETH_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN22 */
#define IFX_GETH_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN22 */
#define IFX_GETH_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN23 */
#define IFX_GETH_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN23 */
#define IFX_GETH_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN23 */
#define IFX_GETH_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN24 */
#define IFX_GETH_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN24 */
#define IFX_GETH_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN24 */
#define IFX_GETH_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN25 */
#define IFX_GETH_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN25 */
#define IFX_GETH_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN25 */
#define IFX_GETH_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN26 */
#define IFX_GETH_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN26 */
#define IFX_GETH_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN26 */
#define IFX_GETH_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN27 */
#define IFX_GETH_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN27 */
#define IFX_GETH_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN27 */
#define IFX_GETH_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN28 */
#define IFX_GETH_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN28 */
#define IFX_GETH_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN28 */
#define IFX_GETH_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN29 */
#define IFX_GETH_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN29 */
#define IFX_GETH_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN29 */
#define IFX_GETH_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN30 */
#define IFX_GETH_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN30 */
#define IFX_GETH_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN30 */
#define IFX_GETH_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_GETH_ACCEN_RDA_Bits.EN31 */
#define IFX_GETH_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDA_Bits.EN31 */
#define IFX_GETH_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDA_Bits.EN31 */
#define IFX_GETH_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_GETH_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_GETH_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_GETH_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_GETH_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_GETH_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_GETH_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_GETH_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_GETH_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_GETH_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_GETH_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_GETH_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_GETH_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_GETH_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_GETH_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_GETH_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_GETH_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_GETH_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_GETH_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_GETH_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_GETH_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_GETH_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_GETH_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_GETH_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_GETH_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_GETH_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_GETH_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_GETH_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_GETH_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_GETH_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_GETH_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_GETH_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_GETH_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_GETH_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_GETH_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_GETH_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_GETH_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_GETH_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_GETH_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_GETH_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_GETH_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_GETH_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_GETH_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_GETH_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_GETH_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_GETH_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_GETH_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_GETH_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_GETH_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_GETH_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_GETH_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_GETH_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_GETH_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_GETH_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_GETH_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_GETH_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_GETH_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_GETH_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_GETH_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_GETH_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_GETH_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_GETH_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_GETH_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_GETH_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_GETH_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_GETH_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_GETH_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_GETH_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_GETH_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_GETH_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_GETH_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_GETH_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_GETH_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_GETH_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_GETH_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_GETH_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_GETH_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_GETH_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_GETH_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_GETH_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_GETH_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_GETH_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_GETH_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_GETH_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_GETH_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_GETH_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_GETH_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_GETH_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_GETH_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_GETH_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_GETH_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_GETH_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_GETH_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_GETH_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_GETH_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_GETH_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_GETH_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD00 */
#define IFX_GETH_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD00 */
#define IFX_GETH_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD00 */
#define IFX_GETH_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD01 */
#define IFX_GETH_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD01 */
#define IFX_GETH_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD01 */
#define IFX_GETH_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD02 */
#define IFX_GETH_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD02 */
#define IFX_GETH_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD02 */
#define IFX_GETH_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD03 */
#define IFX_GETH_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD03 */
#define IFX_GETH_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD03 */
#define IFX_GETH_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD04 */
#define IFX_GETH_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD04 */
#define IFX_GETH_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD04 */
#define IFX_GETH_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD05 */
#define IFX_GETH_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD05 */
#define IFX_GETH_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD05 */
#define IFX_GETH_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD06 */
#define IFX_GETH_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD06 */
#define IFX_GETH_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD06 */
#define IFX_GETH_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.RD07 */
#define IFX_GETH_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.RD07 */
#define IFX_GETH_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.RD07 */
#define IFX_GETH_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR00 */
#define IFX_GETH_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR00 */
#define IFX_GETH_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR00 */
#define IFX_GETH_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR01 */
#define IFX_GETH_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR01 */
#define IFX_GETH_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR01 */
#define IFX_GETH_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR02 */
#define IFX_GETH_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR02 */
#define IFX_GETH_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR02 */
#define IFX_GETH_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR03 */
#define IFX_GETH_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR03 */
#define IFX_GETH_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR03 */
#define IFX_GETH_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR04 */
#define IFX_GETH_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR04 */
#define IFX_GETH_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR04 */
#define IFX_GETH_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR05 */
#define IFX_GETH_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR05 */
#define IFX_GETH_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR05 */
#define IFX_GETH_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR06 */
#define IFX_GETH_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR06 */
#define IFX_GETH_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR06 */
#define IFX_GETH_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_GETH_ACCEN_VM_Bits.WR07 */
#define IFX_GETH_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_VM_Bits.WR07 */
#define IFX_GETH_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_VM_Bits.WR07 */
#define IFX_GETH_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD00 */
#define IFX_GETH_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD00 */
#define IFX_GETH_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD00 */
#define IFX_GETH_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD01 */
#define IFX_GETH_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD01 */
#define IFX_GETH_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD01 */
#define IFX_GETH_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD02 */
#define IFX_GETH_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD02 */
#define IFX_GETH_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD02 */
#define IFX_GETH_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD03 */
#define IFX_GETH_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD03 */
#define IFX_GETH_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD03 */
#define IFX_GETH_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD04 */
#define IFX_GETH_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD04 */
#define IFX_GETH_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD04 */
#define IFX_GETH_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD05 */
#define IFX_GETH_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD05 */
#define IFX_GETH_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD05 */
#define IFX_GETH_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD06 */
#define IFX_GETH_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD06 */
#define IFX_GETH_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD06 */
#define IFX_GETH_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.RD07 */
#define IFX_GETH_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.RD07 */
#define IFX_GETH_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.RD07 */
#define IFX_GETH_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR00 */
#define IFX_GETH_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR00 */
#define IFX_GETH_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR00 */
#define IFX_GETH_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR01 */
#define IFX_GETH_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR01 */
#define IFX_GETH_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR01 */
#define IFX_GETH_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR02 */
#define IFX_GETH_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR02 */
#define IFX_GETH_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR02 */
#define IFX_GETH_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR03 */
#define IFX_GETH_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR03 */
#define IFX_GETH_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR03 */
#define IFX_GETH_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR04 */
#define IFX_GETH_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR04 */
#define IFX_GETH_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR04 */
#define IFX_GETH_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR05 */
#define IFX_GETH_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR05 */
#define IFX_GETH_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR05 */
#define IFX_GETH_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR06 */
#define IFX_GETH_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR06 */
#define IFX_GETH_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR06 */
#define IFX_GETH_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_GETH_ACCEN_PRS_Bits.WR07 */
#define IFX_GETH_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_GETH_ACCEN_PRS_Bits.WR07 */
#define IFX_GETH_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_GETH_ACCEN_PRS_Bits.WR07 */
#define IFX_GETH_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.TE */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_TE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.TE */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_TE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.TE */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_TE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.DDIC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_DDIC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.DDIC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_DDIC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.DDIC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_DDIC_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.ISM */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_ISM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.ISM */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_ISM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.ISM */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_ISM_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.ISR */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_ISR_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.ISR */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_ISR_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.ISR */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_ISR_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.IPG */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_IPG_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.IPG */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_IPG_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.IPG */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_IPG_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.IFP */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_IFP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.IFP */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_IFP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.IFP */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_IFP_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.TC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_TC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.TC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_TC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.TC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_TC_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.LUD */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_LUD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.LUD */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_LUD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.LUD */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_LUD_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.JD */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_JD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.JD */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_JD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.JD */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_JD_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.SARC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_SARC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.SARC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_SARC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.SARC */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_SARC_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.SS */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_SS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.SS */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_SS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION_Bits.SS */
#define IFX_GETH_PORT_CORE_MAC_TX_CONFIGURATION_SS_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.RE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_RE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.RE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_RE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.RE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_RE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.ACS */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_ACS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.ACS */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_ACS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.ACS */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_ACS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.CST */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_CST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.CST */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_CST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.CST */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_CST_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.DCRCC */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_DCRCC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.DCRCC */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_DCRCC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.DCRCC */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_DCRCC_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.SPEN */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_SPEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.SPEN */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_SPEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.SPEN */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_SPEN_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.USP */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_USP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.USP */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_USP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.USP */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_USP_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.GPSLCE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_GPSLCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.GPSLCE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_GPSLCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.GPSLCE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_GPSLCE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.WD */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_WD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.WD */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_WD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.WD */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_WD_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.JE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_JE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.JE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_JE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.JE */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_JE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.IPC */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_IPC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.IPC */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_IPC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.IPC */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_IPC_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.LM */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_LM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.LM */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_LM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.LM */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_LM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.S2KP */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_S2KP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.S2KP */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_S2KP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.S2KP */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_S2KP_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.HDSMS */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_HDSMS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.HDSMS */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_HDSMS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.HDSMS */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_HDSMS_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.GPSL */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_GPSL_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.GPSL */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_GPSL_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION_Bits.GPSL */
#define IFX_GETH_PORT_CORE_MAC_RX_CONFIGURATION_GPSL_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PR */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PR */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PR */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DAIF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DAIF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DAIF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DAIF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DAIF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DAIF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PM */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PM */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PM */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PM_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DBF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DBF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DBF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DBF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DBF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DBF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PCF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PCF_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PCF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PCF_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PCF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_PCF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAIF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_SAIF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAIF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_SAIF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAIF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_SAIF_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_SAF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_SAF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAF */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_SAF_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DHLFRS */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DHLFRS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DHLFRS */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DHLFRS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DHLFRS */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DHLFRS_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.VTFE */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_VTFE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.VTFE */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_VTFE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.VTFE */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_VTFE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.IPFE */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_IPFE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.IPFE */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_IPFE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.IPFE */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_IPFE_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DNTU */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DNTU_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DNTU */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DNTU_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DNTU */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_DNTU_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.RA */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_RA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.RA */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_RA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER_Bits.RA */
#define IFX_GETH_PORT_CORE_MAC_PACKET_FILTER_RA_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.WTO */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_WTO_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.WTO */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_WTO_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.WTO */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_WTO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PWE */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PWE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PWE */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PWE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PWE */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PWE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.JTO */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_JTO_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.JTO */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_JTO_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.JTO */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_JTO_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PJE */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PJE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PJE */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PJE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PJE */
#define IFX_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PJE_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.OB */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_OB_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.OB */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_OB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.OB */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_OB_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.CT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_CT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.CT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_CT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.CT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_CT_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.OFS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_OFS_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.OFS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_OFS_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.OFS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_OFS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ETV_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.VTIM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_VTIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.VTIM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_VTIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.VTIM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_VTIM_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ESVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ESVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ESVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ESVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ESVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ESVL_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_DOVLTC_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EVLS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EVLS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EVLS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EVLS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EVLS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EVLS_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EVLRXS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EVLRXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EVLRXS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EVLRXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EVLRXS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EVLRXS_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.VTHM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_VTHM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.VTHM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_VTHM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.VTHM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_VTHM_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EDVLP */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EDVLP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EDVLP */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EDVLP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EDVLP */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EDVLP_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_ERIVLT_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EIVLS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EIVLS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EIVLS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EIVLS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EIVLS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EIVLS_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EIVLRXS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EIVLRXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EIVLRXS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EIVLRXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_Bits.EIVLRXS */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL_EIVLRXS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_DATA_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_VID_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_VID_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.VID */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_VID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_VEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_VEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.VEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_VEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ETV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ETV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ETV */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ETV_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DOVLTC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DOVLTC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ERSVLM */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ERSVLM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.ERIVLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_ERIVLT_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DMACHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DMACHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DMACHEN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DMACHEN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DMACHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DMACHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_Bits.DMACHN */
#define IFX_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7_DMACHN_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE_Bits.VLHT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE_VLHT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE_Bits.VLHT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE_VLHT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE_Bits.VLHT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE_VLHT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLC */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLC_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLP */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLP */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLP */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLP_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLTI */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLTI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLTI */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLTI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLTI */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_VLTI_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.CBTI */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_CBTI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.CBTI */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_CBTI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.CBTI */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_CBTI_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.ADDR */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_ADDR_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.ADDR */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_ADDR_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.ADDR */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_ADDR_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.RDWR */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_RDWR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.RDWR */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_RDWR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.RDWR */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_RDWR_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.BUSY */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_BUSY_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.BUSY */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL_Bits.BUSY */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL_BUSY_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL0_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL0_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL0_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL0_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL0_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL0_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL1_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL1_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL1_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL1_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL1_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL1_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL2_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL2_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL2_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL2_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL2_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL2_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL3_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL3_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL3_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL3_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL3_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL3_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL4_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL4_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL4_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL4_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL4_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL4_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL5_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL5_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL5_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL5_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL5_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL5_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL6_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL6_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL6_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL6_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL6_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL6_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL7_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL7_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL7_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL7_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL7_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_VLAN_INCL7_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLT */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLC */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLC */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLC */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLC_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLP */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLP */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLP */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLP_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_CSVL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.CSVL */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_CSVL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLTI */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLTI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLTI */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLTI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLTI */
#define IFX_GETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLTI_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH_Bits.ET */
#define IFX_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH_ET_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH_Bits.ET */
#define IFX_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH_ET_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH_Bits.ET */
#define IFX_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH_ET_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.FCB */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_FCB_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.FCB */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_FCB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.FCB */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_FCB_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.TFE */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_TFE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.TFE */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_TFE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.TFE */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_TFE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PLT */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PLT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PLT */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PLT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PLT */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PLT_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.DZPQ */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_DZPQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.DZPQ */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_DZPQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.DZPQ */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_DZPQ_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PT */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PT */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PT */
#define IFX_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.RFE */
#define IFX_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_RFE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.RFE */
#define IFX_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_RFE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.RFE */
#define IFX_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_RFE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.UP */
#define IFX_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_UP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.UP */
#define IFX_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_UP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.UP */
#define IFX_GETH_PORT_CORE_MAC_RX_FLOW_CTRL_UP_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQ_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQ_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQ_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQ_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQ_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQ_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQ_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQ_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQ_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.PMCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_PMCBCQ_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.PMCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_PMCBCQ_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.PMCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_PMCBCQ_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UDC */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UDC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UDC */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UDC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UDC */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL4_UDC_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL5_Bits.PRQSO */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL5_PRQSO_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL5_Bits.PRQSO */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL5_PRQSO_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL5_Bits.PRQSO */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL5_PRQSO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ0EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ0EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ0EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ0EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ0EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ0EN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ1EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ1EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ1EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ1EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ1EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ1EN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ2EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ2EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ2EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ2EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ2EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ2EN_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ3EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ3EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ3EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ3EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ3EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ3EN_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ4EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ4EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ4EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ4EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ4EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ4EN_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ5EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ5EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ5EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ5EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ5EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ5EN_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ6EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ6EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ6EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ6EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ6EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ6EN_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ7EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ7EN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ7EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ7EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ7EN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ7EN_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.UPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_UPQ_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.UPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_UPQ_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.UPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_UPQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.RQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_RQ_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.RQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_RQ_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.RQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_RQ_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQ_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQ_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQ_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQEN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQEN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQEN */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQEN_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.OMCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_OMCBCQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.OMCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_OMCBCQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.OMCBCQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_OMCBCQ_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TPQC */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_TPQC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TPQC */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_TPQC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TPQC */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_TPQC_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TACPQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_TACPQE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TACPQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_TACPQE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TACPQE */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_TACPQE_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.PTPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_PTPQ_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.PTPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_PTPQ_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.PTPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_PTPQ_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.AVCPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_AVCPQ_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.AVCPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_AVCPQ_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.AVCPQ */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL1_AVCPQ_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ0 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ0_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ0 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ0_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ0 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ1 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ1_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ1 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ1_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ1 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ1_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ2 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ2_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ2 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ2_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ2 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ2_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ3 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ3_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ3 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ3_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ3 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ3_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ4 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ4_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ4 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ4_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ4 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ4_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ5 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ5_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ5 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ5_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ5 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ5_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ6 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ6_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ6 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ6_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ6 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ6_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ7 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ7_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ7 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ7_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3_Bits.PSRQ7 */
#define IFX_GETH_PORT_CORE_MAC_RXQ_CTRL3_PSRQ7_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LSI */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LSI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LSI */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LSI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LSI */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LSI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.SMI */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_SMI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.SMI */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_SMI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.SMI */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_SMI_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PMTIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_PMTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PMTIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_PMTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PMTIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_PMTIS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LPIIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LPIIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LPIIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LPIIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LPIIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LPIIS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIS_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCTXIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCTXIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCTXIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCTXIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCTXIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCTXIS_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIPIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIPIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIPIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIPIS_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TSIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_TSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TSIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_TSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TSIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_TSIS_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TXESIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_TXESIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TXESIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_TXESIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TXESIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_TXESIS_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.RXESIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_RXESIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.RXESIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_RXESIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.RXESIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_RXESIS_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.GPIIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_GPIIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.GPIIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_GPIIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.GPIIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_GPIIS_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.FPEIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_FPEIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.FPEIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_FPEIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.FPEIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_FPEIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MFTIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MFTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MFTIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MFTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MFTIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MFTIS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MFRIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MFRIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MFRIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MFRIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MFRIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_MFRIS_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PCIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_PCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PCIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_PCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PCIS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_PCIS_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LS_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.LS */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_STATUS_LS_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.LSIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_LSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.LSIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_LSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.LSIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_LSIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.PMTIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_PMTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.PMTIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_PMTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.PMTIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_PMTIE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.LPIIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_LPIIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.LPIIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_LPIIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.LPIIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_LPIIE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TSIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TSIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TSIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TSIE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TXESIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TXESIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TXESIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TXESIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TXESIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TXESIE_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.RXESIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RXESIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.RXESIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RXESIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.RXESIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RXESIE_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.FPEIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_FPEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.FPEIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_FPEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.FPEIE */
#define IFX_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE_FPEIE_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.TJT */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_TJT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.TJT */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_TJT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.TJT */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_TJT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.NCARR */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_NCARR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.NCARR */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_NCARR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.NCARR */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_NCARR_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCARR */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_LCARR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCARR */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_LCARR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCARR */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_LCARR_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXDEF */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_EXDEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXDEF */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_EXDEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXDEF */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_EXDEF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCOL */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_LCOL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCOL */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_LCOL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCOL */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_LCOL_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXCOL */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_EXCOL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXCOL */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_EXCOL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXCOL */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_EXCOL_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.RWT */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_RWT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.RWT */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_RWT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.RWT */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_RWT_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.IHE */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_IHE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.IHE */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_IHE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.IHE */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_IHE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.PCE */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_PCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.PCE */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_PCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.PCE */
#define IFX_GETH_PORT_CORE_MAC_RX_TX_STATUS_PCE_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.PWRDWN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_PWRDWN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.PWRDWN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_PWRDWN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.PWRDWN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_PWRDWN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.MGKPKTEN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_MGKPKTEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.MGKPKTEN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_MGKPKTEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.MGKPKTEN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_MGKPKTEN_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPKTEN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPKTEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPKTEN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPKTEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPKTEN */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPKTEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.MGKPRCVD */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_MGKPRCVD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.MGKPRCVD */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_MGKPRCVD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.MGKPRCVD */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_MGKPRCVD_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPRCVD */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPRCVD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPRCVD */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPRCVD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPRCVD */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPRCVD_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.GLBLUCAST */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_GLBLUCAST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.GLBLUCAST */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_GLBLUCAST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.GLBLUCAST */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_GLBLUCAST_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPFE */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPFE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPFE */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPFE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPFE */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPFE_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPTR */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPTR_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPTR */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPTR_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKPTR */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKPTR_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKFILTRST */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKFILTRST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKFILTRST */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKFILTRST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_Bits.RWKFILTRST */
#define IFX_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS_RWKFILTRST_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER_Bits.WKUPFRMFTR */
#define IFX_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER_WKUPFRMFTR_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER_Bits.WKUPFRMFTR */
#define IFX_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER_WKUPFRMFTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER_Bits.WKUPFRMFTR */
#define IFX_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER_WKUPFRMFTR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC_Bits.Filter0_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_1_CRC_FILTER0_CRC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC_Bits.Filter0_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_1_CRC_FILTER0_CRC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC_Bits.Filter0_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_1_CRC_FILTER0_CRC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC_Bits.Filter1_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_1_CRC_FILTER1_CRC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC_Bits.Filter1_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_1_CRC_FILTER1_CRC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC_Bits.Filter1_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_1_CRC_FILTER1_CRC_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter0_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER0_COMMAND_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter0_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER0_COMMAND_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter0_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER0_COMMAND_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter1_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER1_COMMAND_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter1_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER1_COMMAND_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter1_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER1_COMMAND_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter2_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER2_COMMAND_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter2_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER2_COMMAND_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter2_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER2_COMMAND_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter3_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER3_COMMAND_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter3_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER3_COMMAND_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_Bits.Filter3_Command */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND_FILTER3_COMMAND_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter0_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER0_OFFSET_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter0_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER0_OFFSET_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter0_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER0_OFFSET_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter1_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER1_OFFSET_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter1_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER1_OFFSET_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter1_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER1_OFFSET_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter2_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER2_OFFSET_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter2_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER2_OFFSET_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter2_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER2_OFFSET_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter3_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER3_OFFSET_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter3_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER3_OFFSET_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_Bits.Filter3_Offset */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET_FILTER3_OFFSET_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK_Bits.Filter0_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK_FILTER0_BYTE_MASK_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK_Bits.Filter0_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK_FILTER0_BYTE_MASK_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK_Bits.Filter0_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK_FILTER0_BYTE_MASK_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK_Bits.Filter1_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK_FILTER1_BYTE_MASK_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK_Bits.Filter1_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK_FILTER1_BYTE_MASK_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK_Bits.Filter1_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK_FILTER1_BYTE_MASK_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC_Bits.Filter2_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_3_CRC_FILTER2_CRC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC_Bits.Filter2_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_3_CRC_FILTER2_CRC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC_Bits.Filter2_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_3_CRC_FILTER2_CRC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC_Bits.Filter3_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_3_CRC_FILTER3_CRC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC_Bits.Filter3_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_3_CRC_FILTER3_CRC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC_Bits.Filter3_CRC */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_3_CRC_FILTER3_CRC_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK_Bits.Filter2_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK_FILTER2_BYTE_MASK_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK_Bits.Filter2_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK_FILTER2_BYTE_MASK_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK_Bits.Filter2_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK_FILTER2_BYTE_MASK_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK_Bits.Filter3_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK_FILTER3_BYTE_MASK_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK_Bits.Filter3_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK_FILTER3_BYTE_MASK_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK_Bits.Filter3_Byte_Mask */
#define IFX_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK_FILTER3_BYTE_MASK_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIEX */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIEX_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIEX */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIEX_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIEX */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIEX_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIEX */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIEX_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIEX */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIEX_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIEX */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIEX_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIST */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIST */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.TLPIST */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_TLPIST_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIST */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIST */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.RLPIST */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_RLPIST_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITXEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITXEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITXEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITXEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITXEN */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITXEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.PLS */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_PLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.PLS */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_PLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.PLS */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_PLS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.PLSDIS */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_PLSDIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.PLSDIS */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_PLSDIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.PLSDIS */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_PLSDIS_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITXA */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITXA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITXA */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITXA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITXA */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITXA_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPIATE */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPIATE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPIATE */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPIATE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPIATE */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPIATE_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITCSE */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITCSE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITCSE */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITCSE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_Bits.LPITCSE */
#define IFX_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS_LPITCSE_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_Bits.TWT */
#define IFX_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_TWT_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_Bits.TWT */
#define IFX_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_TWT_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_Bits.TWT */
#define IFX_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_TWT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_Bits.LST */
#define IFX_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_LST_LEN (10u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_Bits.LST */
#define IFX_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_LST_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_Bits.LST */
#define IFX_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL_LST_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER_Bits.LPIET */
#define IFX_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER_LPIET_LEN (17u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER_Bits.LPIET */
#define IFX_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER_LPIET_MSK (0x1ffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER_Bits.LPIET */
#define IFX_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER_LPIET_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_1US_TIC_COUNTER_Bits.TIC_1US_CNTR */
#define IFX_GETH_PORT_CORE_MAC_1US_TIC_COUNTER_TIC_1US_CNTR_LEN (12u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_1US_TIC_COUNTER_Bits.TIC_1US_CNTR */
#define IFX_GETH_PORT_CORE_MAC_1US_TIC_COUNTER_TIC_1US_CNTR_MSK (0xfffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_1US_TIC_COUNTER_Bits.TIC_1US_CNTR */
#define IFX_GETH_PORT_CORE_MAC_1US_TIC_COUNTER_TIC_1US_CNTR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.SNPSVER */
#define IFX_GETH_PORT_CORE_MAC_VERSION_SNPSVER_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.SNPSVER */
#define IFX_GETH_PORT_CORE_MAC_VERSION_SNPSVER_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.SNPSVER */
#define IFX_GETH_PORT_CORE_MAC_VERSION_SNPSVER_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.DEVID */
#define IFX_GETH_PORT_CORE_MAC_VERSION_DEVID_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.DEVID */
#define IFX_GETH_PORT_CORE_MAC_VERSION_DEVID_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.DEVID */
#define IFX_GETH_PORT_CORE_MAC_VERSION_DEVID_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.USERVER */
#define IFX_GETH_PORT_CORE_MAC_VERSION_USERVER_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.USERVER */
#define IFX_GETH_PORT_CORE_MAC_VERSION_USERVER_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VERSION_Bits.USERVER */
#define IFX_GETH_PORT_CORE_MAC_VERSION_USERVER_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.RPESTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_RPESTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.RPESTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_RPESTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.RPESTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_RPESTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.RFCFCSTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_RFCFCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.RFCFCSTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_RFCFCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.RFCFCSTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_RFCFCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.TPESTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_TPESTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.TPESTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_TPESTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.TPESTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_TPESTS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.TFCSTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_TFCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.TFCSTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_TFCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DEBUG_Bits.TFCSTS */
#define IFX_GETH_PORT_CORE_MAC_DEBUG_TFCSTS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RGMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RGMIISEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RGMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RGMIISEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RGMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RGMIISEL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.GMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_GMIISEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.GMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_GMIISEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.GMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_GMIISEL_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RMIISEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RMIISEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RMIISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RMIISEL_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.HDSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_HDSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.HDSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_HDSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.HDSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_HDSEL_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VLHASH */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_VLHASH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VLHASH */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_VLHASH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VLHASH */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_VLHASH_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SMASEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_SMASEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SMASEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_SMASEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SMASEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_SMASEL_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RWKSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RWKSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RWKSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RWKSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RWKSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RWKSEL_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MGKSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_MGKSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MGKSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_MGKSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MGKSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_MGKSEL_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MMCSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_MMCSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MMCSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_MMCSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MMCSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_MMCSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ARPOFFSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_ARPOFFSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ARPOFFSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_ARPOFFSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ARPOFFSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_ARPOFFSEL_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RAVSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RAVSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RAVSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RAVSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RAVSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RAVSEL_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.AVSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_AVSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.AVSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_AVSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.AVSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_AVSEL_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TSSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TSSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TSSEL_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EEESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EEESEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EEESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EEESEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EEESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EEESEL_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TXCOESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TXCOESEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TXCOESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TXCOESEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TXCOESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TXCOESEL_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RXCOESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RXCOESEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RXCOESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RXCOESEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RXCOESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_RXCOESEL_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ADDMACADRSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_ADDMACADRSEL_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ADDMACADRSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_ADDMACADRSEL_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ADDMACADRSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_ADDMACADRSEL_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.PHYSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_PHYSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.PHYSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_PHYSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.PHYSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_PHYSEL_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSTSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TSSTSSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSTSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TSSTSSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSTSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_TSSTSSEL_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SAVLANINS */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_SAVLANINS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SAVLANINS */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_SAVLANINS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SAVLANINS */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_SAVLANINS_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VXN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_VXN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VXN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_VXN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VXN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_VXN_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EDIFFC */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EDIFFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EDIFFC */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EDIFFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EDIFFC */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EDIFFC_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EDMA */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EDMA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EDMA */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EDMA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EDMA */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE0_EDMA_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RXFIFOSIZE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_RXFIFOSIZE_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RXFIFOSIZE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_RXFIFOSIZE_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RXFIFOSIZE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_RXFIFOSIZE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PFCEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_PFCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PFCEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_PFCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PFCEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_PFCEN_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TXFIFOSIZE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_TXFIFOSIZE_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TXFIFOSIZE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_TXFIFOSIZE_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TXFIFOSIZE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_TXFIFOSIZE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.OSTEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_OSTEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.OSTEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_OSTEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.OSTEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_OSTEN_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PTOEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_PTOEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PTOEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_PTOEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PTOEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_PTOEN_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADVTHWORD */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_ADVTHWORD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADVTHWORD */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_ADVTHWORD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADVTHWORD */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_ADVTHWORD_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADDR64 */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_ADDR64_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADDR64 */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_ADDR64_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADDR64 */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_ADDR64_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DCBEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_DCBEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DCBEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_DCBEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DCBEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_DCBEN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPHEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_SPHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPHEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_SPHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPHEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_SPHEN_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TSOEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_TSOEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TSOEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_TSOEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TSOEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_TSOEN_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DBGMEMA */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_DBGMEMA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DBGMEMA */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_DBGMEMA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DBGMEMA */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_DBGMEMA_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RSSEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_RSSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RSSEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_RSSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RSSEN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_RSSEN_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.NUMTC */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_NUMTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.NUMTC */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_NUMTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.NUMTC */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_NUMTC_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.HASHTBLSZ */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_HASHTBLSZ_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.HASHTBLSZ */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_HASHTBLSZ_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.HASHTBLSZ */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_HASHTBLSZ_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.L3L4FNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_L3L4FNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.L3L4FNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_L3L4FNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1_Bits.L3L4FNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE1_L3L4FNUM_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXQCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_RXQCNT_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXQCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_RXQCNT_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXQCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_RXQCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXQCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_TXQCNT_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXQCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_TXQCNT_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXQCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_TXQCNT_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXCHCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_RXCHCNT_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXCHCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_RXCHCNT_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXCHCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_RXCHCNT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXCHCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_TXCHCNT_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXCHCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_TXCHCNT_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXCHCNT */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_TXCHCNT_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.PPSOUTNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_PPSOUTNUM_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.PPSOUTNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_PPSOUTNUM_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.PPSOUTNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_PPSOUTNUM_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.AUXSNAPNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_AUXSNAPNUM_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.AUXSNAPNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_AUXSNAPNUM_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2_Bits.AUXSNAPNUM */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE2_AUXSNAPNUM_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.NRVF */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_NRVF_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.NRVF */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_NRVF_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.NRVF */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_NRVF_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPSEL_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.CBTISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_CBTISEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.CBTISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_CBTISEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.CBTISEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_CBTISEL_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPPIPE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPPIPE_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPPIPE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPPIPE_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPPIPE */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPPIPE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.POUOST */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_POUOST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.POUOST */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_POUOST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.POUOST */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_POUOST_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPPB */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPPB_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPPB */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPPB_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPPB */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPPB_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPES */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPES_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPES */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPES_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPES */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FRPES_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.DVLAN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_DVLAN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.DVLAN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_DVLAN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.DVLAN */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_DVLAN_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ASP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_ASP_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ASP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_ASP_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ASP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_ASP_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TTSFD */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TTSFD_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TTSFD */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TTSFD_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TTSFD */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TTSFD_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_ESTSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_ESTSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_ESTSEL_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.GCLDEP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_GCLDEP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.GCLDEP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_GCLDEP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.GCLDEP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_GCLDEP_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.GCLWID */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_GCLWID_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.GCLWID */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_GCLWID_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.GCLWID */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_GCLWID_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.SGFSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_SGFSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.SGFSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_SGFSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.SGFSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_SGFSEL_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FPESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FPESEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FPESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FPESEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FPESEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_FPESEL_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TBSSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TBSSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBSSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TBSSEL_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBS_CH */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TBS_CH_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBS_CH */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TBS_CH_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBS_CH */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE3_TBS_CH_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.PCSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_PCSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.PCSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_PCSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.PCSEL */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_PCSEL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.EASP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_EASP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.EASP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_EASP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.EASP */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_EASP_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.DSTS */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_DSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.DSTS */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_DSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4_Bits.DSTS */
#define IFX_GETH_PORT_CORE_MAC_HW_FEATURE4_DSTS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.EIPG */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_EIPG_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.EIPG */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_EIPG_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.EIPG */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_EIPG_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DDS */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DDS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DDS */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DDS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DDS */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DDS_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.TPRE */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_TPRE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.TPRE */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_TPRE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.TPRE */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_TPRE_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DC */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DC */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DC */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DC_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.BL */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_BL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.BL */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_BL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.BL */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_BL_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DR */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DR */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DR */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DR_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DCRS */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DCRS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DCRS */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DCRS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DCRS */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DCRS_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DO */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DO_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DO */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.DO */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_DO_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.ECRSFD */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_ECRSFD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.ECRSFD */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_ECRSFD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.ECRSFD */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_ECRSFD_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.HD */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_HD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.HD */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_HD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_Bits.HD */
#define IFX_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION_HD_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLOFST */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SPLOFST_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLOFST */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SPLOFST_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLOFST */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SPLOFST_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLM */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SPLM_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLM */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SPLM_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLM */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SPLM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVO */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SAVO_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVO */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SAVO_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVO */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SAVO_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVE */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SAVE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVE */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SAVE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVE */
#define IFX_GETH_PORT_CORE_MAC_EXT_CFG1_SAVE_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.DPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_DPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.DPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_DPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.DPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_DPES_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTPES_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTBUPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTBUPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTBUPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTBUPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTBUPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTBUPES_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTFCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTFCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTFCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTFCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MTFCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MTFCPES_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ARPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ARPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ARPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ARPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ARPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ARPES_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MRWCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MRWCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MRWCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MRWCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MRWCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MRWCPES_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MRRCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MRRCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MRRCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MRRCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MRRCPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MRRCPES_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.CWPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_CWPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.CWPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_CWPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.CWPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_CWPES_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ASRPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ASRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ASRPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ASRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ASRPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ASRPES_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.TTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_TTES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.TTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_TTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.TTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_TTES_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.RTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_RTES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.RTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_RTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.RTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_RTES_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ATES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ATES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ATES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ATES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ATES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ATES_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.PTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_PTES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.PTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_PTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.PTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_PTES_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MSTTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MSTTES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MSTTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MSTTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.MSTTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_MSTTES_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.SLVTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_SLVTES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.SLVTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_SLVTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.SLVTES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_SLVTES_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ATITES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ATITES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ATITES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ATITES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ATITES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ATITES_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ARITES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ARITES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ARITES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ARITES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.ARITES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_ARITES_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.FSMPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_FSMPES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.FSMPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_FSMPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.FSMPES */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_FSMPES_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.CPI */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_CPI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.CPI */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_CPI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_Bits.CPI */
#define IFX_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS_CPI_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS_Bits.ASPEAS */
#define IFX_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS_ASPEAS_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS_Bits.ASPEAS */
#define IFX_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS_ASPEAS_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS_Bits.ASPEAS */
#define IFX_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS_ASPEAS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TMOUTEN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TMOUTEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TMOUTEN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TMOUTEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TMOUTEN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TMOUTEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PRTYEN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PRTYEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PRTYEN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PRTYEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PRTYEN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PRTYEN_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TTEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TTEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TTEIN_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RTEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RTEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RTEIN_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.ATEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_ATEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.ATEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_ATEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.ATEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_ATEIN_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PTEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PTEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PTEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PTEIN_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TPEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TPEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TPEIN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RPEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RPEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RPEIN_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.APEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_APEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.APEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_APEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.APEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_APEIN_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PPEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PPEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PPEIN */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PPEIN_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TLGRNML_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TLGRNML_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.TLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_TLGRNML_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RLGRNML_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RLGRNML_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.RLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_RLGRNML_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.ALGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_ALGRNML_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.ALGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_ALGRNML_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.ALGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_ALGRNML_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PLGRNML_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PLGRNML_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL_Bits.PLGRNML */
#define IFX_GETH_PORT_CORE_MAC_FSM_CONTROL_PLGRNML_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.TMR */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_TMR_LEN (10u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.TMR */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_TMR_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.TMR */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_TMR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.NTMRMD */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_NTMRMD_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.NTMRMD */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_NTMRMD_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.NTMRMD */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_NTMRMD_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.LTMRMD */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_LTMRMD_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.LTMRMD */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_LTMRMD_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.LTMRMD */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_LTMRMD_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.CTMR */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_CTMR_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.CTMR */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_CTMR_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_Bits.CTMR */
#define IFX_GETH_PORT_CORE_MAC_FSM_ACT_TIMER_CTMR_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_SNPS_SCS_REG1_Bits.MAC_SCS1 */
#define IFX_GETH_PORT_CORE_SNPS_SCS_REG1_MAC_SCS1_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_SNPS_SCS_REG1_Bits.MAC_SCS1 */
#define IFX_GETH_PORT_CORE_SNPS_SCS_REG1_MAC_SCS1_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_SNPS_SCS_REG1_Bits.MAC_SCS1 */
#define IFX_GETH_PORT_CORE_SNPS_SCS_REG1_MAC_SCS1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL_Bits.CPEN */
#define IFX_GETH_PORT_CORE_MAC_SCSR_CONTROL_CPEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL_Bits.CPEN */
#define IFX_GETH_PORT_CORE_MAC_SCSR_CONTROL_CPEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL_Bits.CPEN */
#define IFX_GETH_PORT_CORE_MAC_SCSR_CONTROL_CPEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL_Bits.CEIN */
#define IFX_GETH_PORT_CORE_MAC_SCSR_CONTROL_CEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL_Bits.CEIN */
#define IFX_GETH_PORT_CORE_MAC_SCSR_CONTROL_CEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL_Bits.CEIN */
#define IFX_GETH_PORT_CORE_MAC_SCSR_CONTROL_CEIN_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS_Bits.CADD */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS_CADD_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS_Bits.CADD */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS_CADD_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS_Bits.CADD */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS_CADD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_Bits.ECCL */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_ECCL_LEN (10u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_Bits.ECCL */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_ECCL_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_Bits.ECCL */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_ECCL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_Bits.ECLL */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_ECLL_LEN (10u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_Bits.ECLL */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_ECLL_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_Bits.ECLL */
#define IFX_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT_ECLL_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHRX */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHRX_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHRX */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHRX_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHRX */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHRX_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHTX */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHTX_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHTX */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHTX_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHTX */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHTX_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.EFLL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_EFLL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.EFLL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_EFLL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.EFLL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_EFLL_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHSP */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHSP_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHSP */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHSP_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHSP */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHSP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHL_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHL_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_Bits.FHL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_CFG_FHL_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_LOW_Bits.SFHL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_LOW_SFHL_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_LOW_Bits.SFHL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_LOW_SFHL_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_LOW_Bits.SFHL */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_LOW_SFHL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH_Bits.SFHU */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH_SFHU_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH_Bits.SFHU */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH_SFHU_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH_Bits.SFHU */
#define IFX_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH_SFHU_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.RA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_RA_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.RA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_RA_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.RA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_RA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.PA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_PA_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.PA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_PA_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.PA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_PA_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.DA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_DA_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.DA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_DA_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_Bits.DA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS_DA_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SDATA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SDATA_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SDATA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SDATA_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SDATA */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SDATA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CMD */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CMD_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CMD */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CMD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CMD */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CMD_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SAADR */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SAADR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SAADR */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SAADR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SAADR */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SAADR_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CR */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CR_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CR */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CR_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CR */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CR_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SBusy */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SBUSY_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SBusy */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SBUSY_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.SBusy */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_SBUSY_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.PSE */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_PSE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.PSE */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_PSE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.PSE */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_PSE_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CRS */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CRS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CRS */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CRS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_Bits.CRS */
#define IFX_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA_CRS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CREGADDR */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CREGADDR_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CREGADDR */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CREGADDR_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CREGADDR */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CREGADDR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CADDR */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CADDR_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CADDR */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CADDR_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CADDR */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CADDR_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CPRT */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CPRT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CPRT */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CPRT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CPRT */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CPRT_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CBUSY */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CBUSY_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CBUSY */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CBUSY_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_Bits.CBUSY */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS_CBUSY_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA_Bits.CDATA */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA_CDATA_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA_Bits.CDATA */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA_CDATA_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA_Bits.CDATA */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA_CDATA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT0SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT0SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT0SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT0SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT0SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT0SCE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT1SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT1SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT1SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT1SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT1SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT1SCE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT2SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT2SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT2SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT2SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT2SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT2SCE_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT3SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT3SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT3SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT3SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT3SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT3SCE_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT4SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT4SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT4SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT4SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT4SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT4SCE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT5SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT5SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT5SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT5SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT5SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT5SCE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT6SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT6SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT6SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT6SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT6SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT6SCE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT7SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT7SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT7SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT7SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT7SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT7SCE_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT8SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT8SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT8SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT8SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT8SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT8SCE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT9SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT9SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT9SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT9SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT9SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT9SCE_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT10SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT10SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT10SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT10SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT10SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT10SCE_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT11SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT11SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT11SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT11SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT11SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT11SCE_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT12SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT12SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT12SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT12SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT12SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT12SCE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT13SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT13SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT13SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT13SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT13SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT13SCE_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT14SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT14SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT14SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT14SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT14SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT14SCE_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT15SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT15SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT15SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT15SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT15SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT15SCE_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT16SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT16SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT16SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT16SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT16SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT16SCE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT17SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT17SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT17SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT17SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT17SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT17SCE_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT18SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT18SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT18SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT18SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT18SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT18SCE_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT19SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT19SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT19SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT19SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT19SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT19SCE_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT20SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT20SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT20SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT20SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT20SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT20SCE_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT21SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT21SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT21SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT21SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT21SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT21SCE_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT22SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT22SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT22SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT22SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT22SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT22SCE_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT23SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT23SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT23SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT23SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT23SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT23SCE_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT24SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT24SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT24SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT24SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT24SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT24SCE_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT25SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT25SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT25SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT25SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT25SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT25SCE_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT26SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT26SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT26SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT26SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT26SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT26SCE_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT27SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT27SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT27SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT27SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT27SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT27SCE_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT28SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT28SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT28SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT28SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT28SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT28SCE_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT29SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT29SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT29SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT29SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT29SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT29SCE_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT30SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT30SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT30SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT30SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT30SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT30SCE_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT31SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT31SCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT31SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT31SCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_Bits.PORT31SCE */
#define IFX_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_PORT31SCE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0CONINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0CONINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0CONINT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1CONINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1CONINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1CONINT_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2CONINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2CONINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2CONINT_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3CONINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3CONINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3CONINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3CONINT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0LSINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0LSINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0LSINT_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1LSINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1LSINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1LSINT_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2LSINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2LSINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2LSINT_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3LSINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3LSINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3LSINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3LSINT_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0ALINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0ALINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P0ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P0ALINT_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1ALINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1ALINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P1ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P1ALINT_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2ALINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2ALINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P2ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P2ALINT_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3ALINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3ALINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.PORTNx4P3ALINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_PORTNX4P3ALINT_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.SNGLCOMPINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_SNGLCOMPINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.SNGLCOMPINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_SNGLCOMPINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.SNGLCOMPINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_SNGLCOMPINT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.CWCOMPINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_CWCOMPINT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.CWCOMPINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_CWCOMPINT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_Bits.CWCOMPINT */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS_CWCOMPINT_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0CONIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0CONIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0CONIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1CONIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1CONIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1CONIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2CONIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2CONIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2CONIE_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3CONIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3CONIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3CONIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3CONIE_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0LSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0LSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0LSIE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1LSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1LSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1LSIE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2LSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2LSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2LSIE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3LSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3LSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3LSIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3LSIE_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0ALIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0ALIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P0ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P0ALIE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1ALIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1ALIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P1ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P1ALIE_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2ALIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2ALIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P2ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P2ALIE_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3ALIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3ALIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.PTRNx4P3ALIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_PTRNX4P3ALIE_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.SNGLCOMPIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_SNGLCOMPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.SNGLCOMPIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_SNGLCOMPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.SNGLCOMPIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_SNGLCOMPIE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.CWCOMPIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_CWCOMPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.CWCOMPIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_CWCOMPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_Bits.CWCOMPIE */
#define IFX_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE_CWCOMPIE_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT0CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT0CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT0CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT0CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT0CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT0CON_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT1CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT1CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT1CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT1CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT1CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT1CON_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT2CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT2CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT2CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT2CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT2CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT2CON_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT3CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT3CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT3CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT3CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT3CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT3CON_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT4CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT4CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT4CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT4CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT4CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT4CON_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT5CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT5CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT5CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT5CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT5CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT5CON_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT6CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT6CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT6CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT6CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT6CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT6CON_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT7CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT7CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT7CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT7CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT7CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT7CON_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT8CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT8CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT8CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT8CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT8CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT8CON_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT9CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT9CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT9CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT9CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT9CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT9CON_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT10CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT10CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT10CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT10CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT10CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT10CON_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT11CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT11CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT11CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT11CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT11CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT11CON_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT12CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT12CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT12CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT12CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT12CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT12CON_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT13CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT13CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT13CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT13CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT13CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT13CON_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT14CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT14CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT14CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT14CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT14CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT14CON_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT15CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT15CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT15CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT15CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT15CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT15CON_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT16CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT16CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT16CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT16CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT16CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT16CON_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT17CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT17CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT17CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT17CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT17CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT17CON_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT18CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT18CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT18CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT18CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT18CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT18CON_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT19CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT19CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT19CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT19CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT19CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT19CON_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT20CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT20CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT20CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT20CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT20CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT20CON_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT21CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT21CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT21CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT21CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT21CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT21CON_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT22CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT22CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT22CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT22CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT22CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT22CON_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT23CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT23CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT23CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT23CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT23CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT23CON_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT24CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT24CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT24CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT24CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT24CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT24CON_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT25CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT25CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT25CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT25CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT25CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT25CON_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT26CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT26CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT26CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT26CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT26CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT26CON_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT27CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT27CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT27CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT27CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT27CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT27CON_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT28CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT28CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT28CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT28CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT28CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT28CON_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT29CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT29CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT29CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT29CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT29CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT29CON_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT30CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT30CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT30CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT30CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT30CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT30CON_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT31CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT31CON_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT31CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT31CON_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_Bits.PORT31CON */
#define IFX_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS_PORT31CON_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR0CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR0CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR0CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR0CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR0CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR0CL22_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR1CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR1CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR1CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR1CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR1CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR1CL22_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR2CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR2CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR2CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR2CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR2CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR2CL22_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR3CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR3CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR3CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR3CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR3CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR3CL22_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR4CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR4CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR4CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR4CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR4CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR4CL22_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR5CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR5CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR5CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR5CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR5CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR5CL22_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR6CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR6CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR6CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR6CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR6CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR6CL22_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR7CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR7CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR7CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR7CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR7CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR7CL22_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR8CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR8CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR8CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR8CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR8CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR8CL22_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR9CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR9CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR9CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR9CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR9CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR9CL22_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR10CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR10CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR10CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR10CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR10CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR10CL22_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR11CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR11CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR11CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR11CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR11CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR11CL22_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR12CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR12CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR12CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR12CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR12CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR12CL22_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR13CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR13CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR13CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR13CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR13CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR13CL22_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR14CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR14CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR14CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR14CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR14CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR14CL22_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR15CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR15CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR15CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR15CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR15CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR15CL22_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR16CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR16CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR16CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR16CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR16CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR16CL22_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR17CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR17CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR17CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR17CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR17CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR17CL22_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR18CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR18CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR18CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR18CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR18CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR18CL22_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR19CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR19CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR19CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR19CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR19CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR19CL22_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR20CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR20CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR20CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR20CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR20CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR20CL22_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR21CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR21CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR21CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR21CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR21CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR21CL22_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR22CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR22CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR22CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR22CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR22CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR22CL22_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR23CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR23CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR23CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR23CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR23CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR23CL22_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR24CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR24CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR24CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR24CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR24CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR24CL22_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR25CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR25CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR25CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR25CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR25CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR25CL22_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR26CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR26CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR26CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR26CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR26CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR26CL22_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR27CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR27CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR27CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR27CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR27CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR27CL22_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR28CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR28CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR28CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR28CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR28CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR28CL22_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR29CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR29CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR29CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR29CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR29CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR29CL22_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR30CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR30CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR30CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR30CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR30CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR30CL22_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR31CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR31CL22_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR31CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR31CL22_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_Bits.PTR31CL22 */
#define IFX_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT_PTR31CL22_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL_Bits.PRS */
#define IFX_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL_PRS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL_Bits.PRS */
#define IFX_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL_PRS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL_Bits.PRS */
#define IFX_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL_PRS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PMDPMA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PMDPMA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PMDPMA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0WIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0WIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0WIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PCS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PCS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PCS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PHYXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PHYXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0PHYXS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0DTEXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0DTEXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0DTEXS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0TC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0TC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0TC_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0VSD1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0VSD1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0VSD1_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0VSD2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0VSD2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_Bits.Nx4P0VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE_NX4P0VSD2_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_Bits.Nx4P0VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS_NX4P0VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_Bits.Nx4P0VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS_NX4P0VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PMDPMA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PMDPMA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PMDPMA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1WIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1WIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1WIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PCS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PCS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PCS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PHYXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PHYXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1PHYXS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1DTEXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1DTEXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1DTEXS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1TC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1TC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1TC_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1VSD1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1VSD1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1VSD1_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1VSD2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1VSD2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_Bits.Nx4P1VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE_NX4P1VSD2_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_Bits.Nx4P1VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS_NX4P1VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_Bits.Nx4P1VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS_NX4P1VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PMDPMA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PMDPMA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PMDPMA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2WIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2WIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2WIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PCS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PCS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PCS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PHYXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PHYXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2PHYXS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2DTEXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2DTEXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2DTEXS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2TC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2TC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2TC_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2VSD1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2VSD1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2VSD1_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2VSD2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2VSD2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_Bits.Nx4P2VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE_NX4P2VSD2_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_Bits.Nx4P2VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS_NX4P2VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_Bits.Nx4P2VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS_NX4P2VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PMDPMA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PMDPMA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PMDPMA */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PMDPMA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3WIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3WIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3WIS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3WIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PCS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PCS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PCS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PCS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PHYXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PHYXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3PHYXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3PHYXS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3DTEXS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3DTEXS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3DTEXS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3DTEXS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3TC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3TC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3TC */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3TC_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3VSD1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3VSD1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3VSD1 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3VSD1_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3VSD2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3VSD2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_Bits.Nx4P3VSD2 */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE_NX4P3VSD2_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_Bits.Nx4P3VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS_NX4P3VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PMDPMALS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PMDPMALS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PMDPMALS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PMDPMALS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3WISLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3WISLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3WISLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3WISLS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PCSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PCSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PCSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PCSLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PHYXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PHYXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3PHYXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3PHYXSLS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3DTEXSLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3DTEXSLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3DTEXSLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3DTEXSLS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3TCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3TCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3TCLS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3TCLS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3VSD1LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3VSD1LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3VSD1LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3VSD1LS_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3VSD2LS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3VSD2LS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_Bits.Nx4P3VSD2LS */
#define IFX_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS_NX4P3VSD2LS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.EFPE */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_EFPE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.EFPE */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_EFPE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.EFPE */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_EFPE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.SVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_SVER_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.SVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_SVER_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.SVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_SVER_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.SRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_SRSP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.SRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_SRSP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.SRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_SRSP_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.ARV */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_ARV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.ARV */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_ARV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.ARV */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_ARV_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.RVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_RVER_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.RVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_RVER_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.RVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_RVER_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.RRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_RRSP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.RRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_RRSP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.RRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_RRSP_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.TVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_TVER_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.TVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_TVER_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.TVER */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_TVER_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.TRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_TRSP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.TRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_TRSP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS_Bits.TRSP */
#define IFX_GETH_PORT_CORE_MAC_FPE_CTRL_STS_TRSP_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.RCWE */
#define IFX_GETH_PORT_CORE_MAC_CSR_SW_CTRL_RCWE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.RCWE */
#define IFX_GETH_PORT_CORE_MAC_CSR_SW_CTRL_RCWE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.RCWE */
#define IFX_GETH_PORT_CORE_MAC_CSR_SW_CTRL_RCWE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.SEEN */
#define IFX_GETH_PORT_CORE_MAC_CSR_SW_CTRL_SEEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.SEEN */
#define IFX_GETH_PORT_CORE_MAC_CSR_SW_CTRL_SEEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.SEEN */
#define IFX_GETH_PORT_CORE_MAC_CSR_SW_CTRL_SEEN_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS0_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS0_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS0_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS0_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS0_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS0_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS0_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS1_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS1_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS1_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS1_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS1_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS1_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS1_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS2_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS2_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS2_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS2_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS2_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS2_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS2_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS3_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS3_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS3_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS3_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS3_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS3_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS3_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS4_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS4_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS4_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS4_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS4_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS4_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS4_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS5_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS5_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS5_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS5_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS5_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS5_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS5_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS6_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS6_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS6_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS6_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS6_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS6_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS6_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS7_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS7_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS7_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS7_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS7_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS7_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS7_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS8_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS8_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS8_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS8_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS8_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS8_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS8_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS9_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS9_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS9_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS9_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS9_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS9_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS9_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS10_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS10_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS10_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS10_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS10_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS10_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS10_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS11_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS11_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS11_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS11_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS11_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS11_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS11_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS12_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS12_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS12_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS12_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS12_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS12_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS12_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS13_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS13_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS13_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS13_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS13_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS13_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS13_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS14_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS14_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS14_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS14_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS14_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS14_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS14_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS15_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS15_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS15_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS15_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS15_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS15_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS15_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS16_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS16_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS16_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS16_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS16_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS16_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS16_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS17_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS17_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS17_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS17_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS17_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS17_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS17_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS18_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS18_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS18_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS18_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS18_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS18_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS18_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS19_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS19_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS19_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS19_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS19_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS19_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS19_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS20_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS20_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS20_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS20_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS20_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS20_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS20_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS21_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS21_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS21_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS21_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS21_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS21_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS21_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS22_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS22_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS22_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS22_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS22_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS22_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS22_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS23_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS23_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS23_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS23_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS23_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS23_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS23_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS24_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS24_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS24_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS24_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS24_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS24_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS24_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS25_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS25_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS25_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS25_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS25_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS25_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS25_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS26_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS26_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS26_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS26_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS26_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS26_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS26_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS27_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS27_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS27_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS27_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS27_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS27_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS27_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS28_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS28_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS28_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS28_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS28_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS28_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS28_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS29_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS29_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS29_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS29_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS29_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS29_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS29_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS30_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS30_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS30_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS30_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS30_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS30_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS30_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.ADDRHI */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_DCS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_DCS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.DCS */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.MBC */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.SA */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH_Bits.AE */
#define IFX_GETH_PORT_CORE_MACADDRESS31_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MACADDRESS31_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS31_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MACADDRESS31_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS31_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MACADDRESS31_LOW_Bits.ADDRLO */
#define IFX_GETH_PORT_CORE_MACADDRESS31_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.OB */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_OB_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.OB */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_OB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.OB */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_OB_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.COM */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_COM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.COM */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_COM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.COM */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_COM_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AUTO */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AUTO_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AUTO */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AUTO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AUTO */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AUTO_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AOFF */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AOFF_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AOFF */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AOFF_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AOFF */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AOFF_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.MSEL */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_MSEL_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.MSEL */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_MSEL_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.MSEL */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_MSEL_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.SNPS_R */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_SNPS_R_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.SNPS_R */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_SNPS_R_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.SNPS_R */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_SNPS_R_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_Bits.DATA */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_DATA_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_Bits.DATA */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_Bits.DATA */
#define IFX_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG0_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG0_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG0_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG0_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG0_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG0_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG1_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG1_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG1_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG1_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG1_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG1_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG10_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG10_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG10_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG10_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG10_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG10_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG11_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG11_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG11_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG11_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG11_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG11_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG12_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG12_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG12_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG12_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG12_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG12_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG13_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG13_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG13_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG13_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG13_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG13_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG14_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG14_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG14_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG14_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG14_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG14_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG15_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG15_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG15_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG15_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG15_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG15_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG16_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG16_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG16_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG16_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG16_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG16_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG17_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG17_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG17_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG17_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG17_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG17_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG18_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG18_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG18_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG18_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG18_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG18_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG19_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG19_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG19_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG19_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG19_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG19_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG2_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG2_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG2_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG2_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG2_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG2_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG20_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG20_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG20_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG20_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG20_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG20_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG21_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG21_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG21_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG21_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG21_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG21_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG22_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG22_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG22_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG22_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG22_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG22_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG23_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG23_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG23_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG23_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG23_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG23_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG24_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG24_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG24_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG24_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG24_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG24_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG25_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG25_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG25_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG25_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG25_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG25_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG26_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG26_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG26_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG26_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG26_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG26_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG27_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG27_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG27_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG27_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG27_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG27_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG28_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG28_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG28_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG28_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG28_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG28_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG29_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG29_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG29_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG29_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG29_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG29_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG3_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG3_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG3_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG3_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG3_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG3_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG30_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG30_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG30_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG30_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG30_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG30_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG31_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG31_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG31_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG31_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG31_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG31_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG4_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG4_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG4_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG4_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG4_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG4_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG5_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG5_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG5_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG5_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG5_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG5_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG6_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG6_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG6_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG6_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG6_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG6_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG7_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG7_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG7_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG7_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG7_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG7_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG8_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG8_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG8_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG8_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG8_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG8_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG9_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG9_XDCS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG9_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG9_XDCS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG9_Bits.XDCS */
#define IFX_GETH_PORT_CORE_MAC_DCHSEL_INDREG9_XDCS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG10_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG11_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG12_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG13_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG14_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG15_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG16_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG17_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG18_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG19_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG2_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG20_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG21_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG22_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG23_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG24_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG25_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG26_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG27_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG28_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG29_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG3_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG30_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG31_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG4_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG5_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG6_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG7_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG8_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_DPCSEL_INDREG9_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG1_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG2_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG3_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG4_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG5_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG6_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_LPCSEL_INDREG7_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG0_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG1_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG10_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG11_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG12_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG13_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG14_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG15_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG2_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG3_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG4_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG5_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG6_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG7_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG8_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_TRSLD_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TRSLD */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_TRSLD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_TWSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TWSEL */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_TWSEL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_PCM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_PCM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.PCM */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_PCM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_FRZ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FRZ */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_FRZ_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_FFAT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FFAT */
#define IFX_GETH_PORT_CORE_MAC_PCCTRL_INDREG9_FFAT_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG_FEPS_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG_FEPS_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG_FEPS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.FFAIL */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_FFAIL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.FFAIL */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_FFAIL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.FFAIL */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_FFAIL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG_FEPS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG_FEPS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG_FEPS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_FEPS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_FEPS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.FEPS */
#define IFX_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_FEPS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG0_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG0_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG0_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG0_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG0_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG0_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG1_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG1_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG1_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG1_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG1_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG1_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG10_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG10_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG10_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG10_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG10_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG10_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG11_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG11_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG11_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG11_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG11_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG11_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG12_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG12_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG12_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG12_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG12_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG12_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG13_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG13_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG13_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG13_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG13_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG13_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG14_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG14_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG14_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG14_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG14_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG14_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG15_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG15_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG15_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG15_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG15_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG15_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG2_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG2_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG2_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG2_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG2_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG2_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG3_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG3_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG3_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG3_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG3_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG3_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG4_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG4_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG4_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG4_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG4_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG4_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG5_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG5_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG5_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG5_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG5_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG5_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG6_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG6_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG6_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG6_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG6_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG6_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG7_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG7_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG7_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG7_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG7_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG7_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG8_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG8_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG8_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG8_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG8_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG8_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG9_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG9_PCNT_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG9_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG9_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG9_Bits.PCNT */
#define IFX_GETH_PORT_CORE_MAC_PCNTR_INDREG9_PCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG1_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG2_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG3_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG4_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG5_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG6_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_PCEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_Bits.PCEN */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_PCEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_PCNUM_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_Bits.PCNUM */
#define IFX_GETH_PORT_CORE_MAC_VPCSEL_INDREG7_PCNUM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.PCTIE */
#define IFX_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_PCTIE_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.PCTIE */
#define IFX_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_PCTIE_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.PCTIE */
#define IFX_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_PCTIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.PCTIS */
#define IFX_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS_PCTIS_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.PCTIS */
#define IFX_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS_PCTIS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.PCTIS */
#define IFX_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS_PCTIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.TWIE */
#define IFX_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_TWIE_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.TWIE */
#define IFX_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_TWIE_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.TWIE */
#define IFX_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_TWIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.TWIS */
#define IFX_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS_TWIS_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.TWIS */
#define IFX_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS_TWIS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.TWIS */
#define IFX_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS_TWIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTRST */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTRST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTRST */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTRST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTRST */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTRST_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTSTOPRO */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTSTOPRO_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTSTOPRO */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTSTOPRO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTSTOPRO */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTSTOPRO_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.RSTONRD */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_RSTONRD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.RSTONRD */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_RSTONRD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.RSTONRD */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_RSTONRD_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.MCF */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_MCF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.MCF */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_MCF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.MCF */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_MCF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.MCT */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_MCT_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.MCT */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_MCT_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.MCT */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_MCT_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRST */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTPRST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRST */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTPRST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRST */
#define IFX_GETH_PORT_CORE_MMC_CONTROL_CNTPRST_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBPKTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBPKTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBPKTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBPKTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBPKTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBPKTIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBOCTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBOCTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBOCTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBOCTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBOCTIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGOCTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGOCTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGOCTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGOCTIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXGOCTIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXBCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXBCGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXBCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXBCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXBCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXBCGPIS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXMCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXMCGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXMCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXMCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXMCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXMCGPIS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCRCERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXCRCERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCRCERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXCRCERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCRCERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXCRCERPIS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRUNTPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXRUNTPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRUNTPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXRUNTPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRUNTPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXRUNTPIS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXJABERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXJABERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXJABERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXJABERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXJABERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXJABERPIS_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUSIZEGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXUSIZEGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUSIZEGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXUSIZEGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUSIZEGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXUSIZEGPIS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXOSIZEGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXOSIZEGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXOSIZEGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXOSIZEGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXOSIZEGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXOSIZEGPIS_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX64OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX64OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX64OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX64OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX64OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX64OCTGBPIS_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX65T127OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX65T127OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX65T127OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX65T127OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX65T127OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX65T127OCTGBPIS_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX128T255OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX128T255OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX128T255OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX128T255OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX128T255OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX128T255OCTGBPIS_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX256T511OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX256T511OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX256T511OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX256T511OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX256T511OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX256T511OCTGBPIS_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX512T1023OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX512T1023OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX512T1023OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX512T1023OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX512T1023OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX512T1023OCTGBPIS_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX1024TMAXOCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX1024TMAXOCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX1024TMAXOCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX1024TMAXOCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX1024TMAXOCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RX1024TMAXOCTGBPIS_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXUCGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXUCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUCGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXUCGPIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLENERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLENERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLENERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLENERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLENERPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLENERPIS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXORANGEPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXORANGEPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXORANGEPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXORANGEPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXORANGEPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXORANGEPIS_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPAUSPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXPAUSPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPAUSPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXPAUSPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPAUSPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXPAUSPIS_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXFOVPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXFOVPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXFOVPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXFOVPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXFOVPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXFOVPIS_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXVLANGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXVLANGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXVLANGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXVLANGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXVLANGBPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXVLANGBPIS_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXWDOGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXWDOGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXWDOGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXWDOGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXWDOGPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXWDOGPIS_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXDISPCGBIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXDISPCGBIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXDISPCGBIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXDISPCGBIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXDISPCGBIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXDISPCGBIS_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXDISOCGBIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXDISOCGBIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXDISOCGBIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXDISOCGBIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXDISOCGBIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXDISOCGBIS_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLPIUSCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLPIUSCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLPIUSCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLPIUSCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLPIUSCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLPIUSCIS_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLPITRCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLPITRCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLPITRCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLPITRCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLPITRCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXLPITRCIS_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXALEPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXALEPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXALEPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXALEPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXALEPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXALEPIS_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.SGPPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_SGPPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.SGPPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_SGPPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.SGPPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_SGPPIS_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.SGFPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_SGFPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.SGFPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_SGFPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.SGFPIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_SGFPIS_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPRMMCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXPRMMCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPRMMCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXPRMMCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPRMMCIS */
#define IFX_GETH_PORT_CORE_MMC_RX_INTERRUPT_RXPRMMCIS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBOCTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBOCTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBOCTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBOCTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBOCTIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBPKTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBPKTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBPKTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBPKTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBPKTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBPKTIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGPIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGPIS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX64OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX64OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX64OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX64OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX64OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX64OCTGBPIS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX65T127OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX65T127OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX65T127OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX65T127OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX65T127OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX65T127OCTGBPIS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX128T255OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX128T255OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX128T255OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX128T255OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX128T255OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX128T255OCTGBPIS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX256T511OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX256T511OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX256T511OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX256T511OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX256T511OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX256T511OCTGBPIS_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX512T1023OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX512T1023OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX512T1023OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX512T1023OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX512T1023OCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX512T1023OCTGBPIS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX1024TMAXOCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX1024TMAXOCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX1024TMAXOCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX1024TMAXOCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX1024TMAXOCTGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TX1024TMAXOCTGBPIS_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXUCGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXUCGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXUCGBPIS_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGBPIS_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGBPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGBPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGBPIS_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUFLOWERPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXUFLOWERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUFLOWERPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXUFLOWERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUFLOWERPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXUFLOWERPIS_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGOCTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGOCTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGOCTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGOCTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGOCTIS_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGPKTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGPKTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGPKTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGPKTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGPKTIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXGPKTIS_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPAUSPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXPAUSPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPAUSPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXPAUSPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPAUSPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXPAUSPIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXVLANGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXVLANGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXVLANGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXVLANGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXVLANGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXVLANGPIS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLPIUSCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLPIUSCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLPIUSCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLPIUSCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLPIUSCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLPIUSCIS_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLPITRCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLPITRCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLPITRCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLPITRCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLPITRCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLPITRCIS_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXSCOLGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXSCOLGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXSCOLGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXSCOLGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXSCOLGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXSCOLGPIS_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCOLGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCOLGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCOLGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCOLGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCOLGPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCOLGPIS_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXDEFPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXDEFPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXDEFPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXDEFPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXDEFPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXDEFPIS_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLATCOLPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLATCOLPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLATCOLPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLATCOLPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLATCOLPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXLATCOLPIS_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXCOLPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXCOLPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXCOLPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXCOLPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXCOLPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXCOLPIS_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXCARERPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXCARERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXCARERPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXCARERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXCARERPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXCARERPIS_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXDEFPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXDEFPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXDEFPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXDEFPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXDEFPIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXDEFPIS_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPRMMCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXPRMMCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPRMMCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXPRMMCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPRMMCIS */
#define IFX_GETH_PORT_CORE_MMC_TX_INTERRUPT_TXPRMMCIS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGBPKTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGBPKTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGBPKTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGBPKTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGBPKTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGBPKTIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGBOCTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGBOCTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGBOCTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGBOCTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGBOCTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGBOCTIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGOCTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGOCTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGOCTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGOCTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXGOCTIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXGOCTIE_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXBCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXBCGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXBCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXBCGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXBCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXBCGPIE_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXMCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXMCGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXMCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXMCGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXMCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXMCGPIE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXCRCERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXCRCERPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXCRCERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXCRCERPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXCRCERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXCRCERPIE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXRUNTPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXRUNTPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXRUNTPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXRUNTPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXRUNTPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXRUNTPIE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXJABERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXJABERPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXJABERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXJABERPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXJABERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXJABERPIE_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXUSIZEGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXUSIZEGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXUSIZEGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXUSIZEGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXUSIZEGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXUSIZEGPIE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXOSIZEGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXOSIZEGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXOSIZEGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXOSIZEGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXOSIZEGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXOSIZEGPIE_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX64OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX64OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX64OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX64OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX64OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX64OCTGBPIE_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX65T127OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX65T127OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX65T127OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX65T127OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX65T127OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX65T127OCTGBPIE_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX128T255OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX128T255OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX128T255OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX128T255OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX128T255OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX128T255OCTGBPIE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX256T511OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX256T511OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX256T511OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX256T511OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX256T511OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX256T511OCTGBPIE_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX512T1023OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX512T1023OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX512T1023OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX512T1023OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX512T1023OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX512T1023OCTGBPIE_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX1024TMAXOCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX1024TMAXOCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX1024TMAXOCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX1024TMAXOCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RX1024TMAXOCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RX1024TMAXOCTGBPIE_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXUCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXUCGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXUCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXUCGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXUCGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXUCGPIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLENERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLENERPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLENERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLENERPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLENERPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLENERPIE_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXORANGEPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXORANGEPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXORANGEPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXORANGEPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXORANGEPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXORANGEPIE_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXPAUSPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXPAUSPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXPAUSPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXPAUSPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXPAUSPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXPAUSPIE_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXFOVPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXFOVPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXFOVPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXFOVPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXFOVPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXFOVPIE_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXVLANGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXVLANGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXVLANGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXVLANGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXVLANGBPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXVLANGBPIE_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXWDOGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXWDOGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXWDOGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXWDOGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXWDOGPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXWDOGPIE_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXDISPCGBIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXDISPCGBIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXDISPCGBIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXDISPCGBIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXDISPCGBIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXDISPCGBIE_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXDISOCGBIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXDISOCGBIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXDISOCGBIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXDISOCGBIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXDISOCGBIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXDISOCGBIE_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLPIUSCIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLPIUSCIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLPIUSCIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLPIUSCIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLPIUSCIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLPIUSCIE_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLPITRCIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLPITRCIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLPITRCIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLPITRCIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXLPITRCIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXLPITRCIE_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXALEPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXALEPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXALEPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXALEPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.RXALEPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_RXALEPIE_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.SGPPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_SGPPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.SGPPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_SGPPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.SGPPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_SGPPIE_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.SGFPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_SGFPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.SGFPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_SGFPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_Bits.SGFPIE */
#define IFX_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE_SGFPIE_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGBOCTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGBOCTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGBOCTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGBOCTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGBOCTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGBOCTIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGBPKTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGBPKTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGBPKTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGBPKTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGBPKTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGBPKTIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXBCGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXBCGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXBCGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXBCGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXBCGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXBCGPIE_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCGPIE_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX64OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX64OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX64OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX64OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX64OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX64OCTGBPIE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX65T127OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX65T127OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX65T127OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX65T127OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX65T127OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX65T127OCTGBPIE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX128T255OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX128T255OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX128T255OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX128T255OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX128T255OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX128T255OCTGBPIE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX256T511OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX256T511OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX256T511OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX256T511OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX256T511OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX256T511OCTGBPIE_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX512T1023OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX512T1023OCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX512T1023OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX512T1023OCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX512T1023OCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX512T1023OCTGBPIE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX1024TMAXOCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX1024TMAXOCTGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX1024TMAXOCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX1024TMAXOCTGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TX1024TMAXOCTGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TX1024TMAXOCTGBPIE_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXUCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXUCGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXUCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXUCGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXUCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXUCGBPIE_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCGBPIE_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXBCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXBCGBPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXBCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXBCGBPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXBCGBPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXBCGBPIE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXUFLOWERPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXUFLOWERPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXUFLOWERPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXUFLOWERPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXUFLOWERPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXUFLOWERPIE_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGOCTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGOCTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGOCTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGOCTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGOCTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGOCTIE_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGPKTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGPKTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGPKTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGPKTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXGPKTIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXGPKTIE_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXPAUSPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXPAUSPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXPAUSPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXPAUSPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXPAUSPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXPAUSPIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXVLANGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXVLANGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXVLANGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXVLANGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXVLANGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXVLANGPIE_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLPIUSCIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLPIUSCIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLPIUSCIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLPIUSCIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLPIUSCIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLPIUSCIE_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLPITRCIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLPITRCIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLPITRCIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLPITRCIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLPITRCIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLPITRCIE_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXSCOLGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXSCOLGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXSCOLGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXSCOLGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXSCOLGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXSCOLGPIE_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCOLGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCOLGPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCOLGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCOLGPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXMCOLGPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXMCOLGPIE_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXDEFPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXDEFPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXDEFPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXDEFPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXDEFPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXDEFPIE_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLATCOLPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLATCOLPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLATCOLPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLATCOLPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXLATCOLPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXLATCOLPIE_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXEXCOLPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXEXCOLPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXEXCOLPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXEXCOLPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXEXCOLPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXEXCOLPIE_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXCARERPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXCARERPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXCARERPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXCARERPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXCARERPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXCARERPIE_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXEXDEFPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXEXDEFPIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXEXDEFPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXEXDEFPIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_Bits.TXEXDEFPIE */
#define IFX_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE_TXEXDEFPIE_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW_Bits.TXOCTGBLO */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW_TXOCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW_Bits.TXOCTGBLO */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW_TXOCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW_Bits.TXOCTGBLO */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW_TXOCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH_Bits.TXOCTGBHI */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH_TXOCTGBHI_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH_Bits.TXOCTGBHI */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH_TXOCTGBHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH_Bits.TXOCTGBHI */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH_TXOCTGBHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW_Bits.TXPKTGBLO */
#define IFX_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW_TXPKTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW_Bits.TXPKTGBLO */
#define IFX_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW_TXPKTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW_Bits.TXPKTGBLO */
#define IFX_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW_TXPKTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW_Bits.TXBCASTGLO */
#define IFX_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW_TXBCASTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW_Bits.TXBCASTGLO */
#define IFX_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW_TXBCASTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW_Bits.TXBCASTGLO */
#define IFX_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW_TXBCASTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW_Bits.TXMCASTGLO */
#define IFX_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW_TXMCASTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW_Bits.TXMCASTGLO */
#define IFX_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW_TXMCASTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW_Bits.TXMCASTGLO */
#define IFX_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW_TXMCASTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX64OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW_TX64OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX64OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW_TX64OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX64OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW_TX64OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX65_127OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_TX65_127OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX65_127OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_TX65_127OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX65_127OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_TX65_127OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX128_255OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_TX128_255OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX128_255OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_TX128_255OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX128_255OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_TX128_255OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX256_511OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_TX256_511OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX256_511OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_TX256_511OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX256_511OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_TX256_511OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX512_1023OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_TX512_1023OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX512_1023OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_TX512_1023OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX512_1023OCTGBLO */
#define IFX_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_TX512_1023OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX1024_MAXOCTGBLO */
#define IFX_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_TX1024_MAXOCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX1024_MAXOCTGBLO */
#define IFX_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_TX1024_MAXOCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_Bits.TX1024_MAXOCTGBLO */
#define IFX_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_TX1024_MAXOCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW_Bits.TXUCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW_TXUCASTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW_Bits.TXUCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW_TXUCASTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW_Bits.TXUCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW_TXUCASTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW_Bits.TXMCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW_TXMCASTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW_Bits.TXMCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW_TXMCASTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW_Bits.TXMCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW_TXMCASTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW_Bits.TXBCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW_TXBCASTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW_Bits.TXBCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW_TXBCASTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW_Bits.TXBCASTGBLO */
#define IFX_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW_TXBCASTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW_Bits.TXUNDRFLWLO */
#define IFX_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW_TXUNDRFLWLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW_Bits.TXUNDRFLWLO */
#define IFX_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW_TXUNDRFLWLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW_Bits.TXUNDRFLWLO */
#define IFX_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW_TXUNDRFLWLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW_Bits.TXOCTGLO */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW_TXOCTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW_Bits.TXOCTGLO */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW_TXOCTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW_Bits.TXOCTGLO */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW_TXOCTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH_Bits.TXOCTGHI */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH_TXOCTGHI_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH_Bits.TXOCTGHI */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH_TXOCTGHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH_Bits.TXOCTGHI */
#define IFX_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH_TXOCTGHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW_Bits.TXPKTGLO */
#define IFX_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW_TXPKTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW_Bits.TXPKTGLO */
#define IFX_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW_TXPKTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW_Bits.TXPKTGLO */
#define IFX_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW_TXPKTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW_Bits.TXPAUSEGLO */
#define IFX_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW_TXPAUSEGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW_Bits.TXPAUSEGLO */
#define IFX_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW_TXPAUSEGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW_Bits.TXPAUSEGLO */
#define IFX_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW_TXPAUSEGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW_Bits.TXVLANGLO */
#define IFX_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW_TXVLANGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW_Bits.TXVLANGLO */
#define IFX_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW_TXVLANGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW_Bits.TXVLANGLO */
#define IFX_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW_TXVLANGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_LPI_USEC_CNTR_Bits.TXLPIUSC */
#define IFX_GETH_PORT_CORE_TX_LPI_USEC_CNTR_TXLPIUSC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_LPI_USEC_CNTR_Bits.TXLPIUSC */
#define IFX_GETH_PORT_CORE_TX_LPI_USEC_CNTR_TXLPIUSC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_LPI_USEC_CNTR_Bits.TXLPIUSC */
#define IFX_GETH_PORT_CORE_TX_LPI_USEC_CNTR_TXLPIUSC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_LPI_TRAN_CNTR_Bits.TXLPITRC */
#define IFX_GETH_PORT_CORE_TX_LPI_TRAN_CNTR_TXLPITRC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_LPI_TRAN_CNTR_Bits.TXLPITRC */
#define IFX_GETH_PORT_CORE_TX_LPI_TRAN_CNTR_TXLPITRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_LPI_TRAN_CNTR_Bits.TXLPITRC */
#define IFX_GETH_PORT_CORE_TX_LPI_TRAN_CNTR_TXLPITRC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW_Bits.RXPKTGBLO */
#define IFX_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW_RXPKTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW_Bits.RXPKTGBLO */
#define IFX_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW_RXPKTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW_Bits.RXPKTGBLO */
#define IFX_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW_RXPKTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW_Bits.RXOCTGBLO */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW_RXOCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW_Bits.RXOCTGBLO */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW_RXOCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW_Bits.RXOCTGBLO */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW_RXOCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH_Bits.RXOCTGBHI */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH_RXOCTGBHI_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH_Bits.RXOCTGBHI */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH_RXOCTGBHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH_Bits.RXOCTGBHI */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH_RXOCTGBHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW_Bits.RXOCTGLO */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW_RXOCTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW_Bits.RXOCTGLO */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW_RXOCTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW_Bits.RXOCTGLO */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW_RXOCTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH_Bits.RXOCTGHI */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH_RXOCTGHI_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH_Bits.RXOCTGHI */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH_RXOCTGHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH_Bits.RXOCTGHI */
#define IFX_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH_RXOCTGHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW_Bits.RXBCASTGLO */
#define IFX_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW_RXBCASTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW_Bits.RXBCASTGLO */
#define IFX_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW_RXBCASTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW_Bits.RXBCASTGLO */
#define IFX_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW_RXBCASTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW_Bits.RXMCASTGLO */
#define IFX_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW_RXMCASTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW_Bits.RXMCASTGLO */
#define IFX_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW_RXMCASTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW_Bits.RXMCASTGLO */
#define IFX_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW_RXMCASTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW_Bits.RXCRCERLO */
#define IFX_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW_RXCRCERLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW_Bits.RXCRCERLO */
#define IFX_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW_RXCRCERLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW_Bits.RXCRCERLO */
#define IFX_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW_RXCRCERLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_Bits.RXRUNTER */
#define IFX_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_RXRUNTER_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_Bits.RXRUNTER */
#define IFX_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_RXRUNTER_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_Bits.RXRUNTER */
#define IFX_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_RXRUNTER_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_Bits.RXJABERER */
#define IFX_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_RXJABERER_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_Bits.RXJABERER */
#define IFX_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_RXJABERER_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_Bits.RXJABERER */
#define IFX_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_RXJABERER_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_Bits.RXUSIZEG */
#define IFX_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_RXUSIZEG_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_Bits.RXUSIZEG */
#define IFX_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_RXUSIZEG_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_Bits.RXUSIZEG */
#define IFX_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_RXUSIZEG_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_Bits.RXOSIZEG */
#define IFX_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_RXOSIZEG_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_Bits.RXOSIZEG */
#define IFX_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_RXOSIZEG_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_Bits.RXOSIZEG */
#define IFX_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_RXOSIZEG_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX64OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW_RX64OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX64OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW_RX64OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX64OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW_RX64OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX65_127OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_RX65_127OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX65_127OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_RX65_127OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX65_127OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW_RX65_127OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX128_255OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_RX128_255OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX128_255OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_RX128_255OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX128_255OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW_RX128_255OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX256_511OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_RX256_511OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX256_511OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_RX256_511OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX256_511OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW_RX256_511OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX512_1023OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_RX512_1023OCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX512_1023OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_RX512_1023OCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX512_1023OCTGBLO */
#define IFX_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW_RX512_1023OCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX1024_MAXOCTGBLO */
#define IFX_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_RX1024_MAXOCTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX1024_MAXOCTGBLO */
#define IFX_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_RX1024_MAXOCTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_Bits.RX1024_MAXOCTGBLO */
#define IFX_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW_RX1024_MAXOCTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW_Bits.RXUCASTGLO */
#define IFX_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW_RXUCASTGLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW_Bits.RXUCASTGLO */
#define IFX_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW_RXUCASTGLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW_Bits.RXUCASTGLO */
#define IFX_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW_RXUCASTGLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW_Bits.RXLENERRLO */
#define IFX_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW_RXLENERRLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW_Bits.RXLENERRLO */
#define IFX_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW_RXLENERRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW_Bits.RXLENERRLO */
#define IFX_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW_RXLENERRLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW_Bits.RXORANGELO */
#define IFX_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW_RXORANGELO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW_Bits.RXORANGELO */
#define IFX_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW_RXORANGELO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW_Bits.RXORANGELO */
#define IFX_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW_RXORANGELO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW_Bits.RXPAUSELO */
#define IFX_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW_RXPAUSELO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW_Bits.RXPAUSELO */
#define IFX_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW_RXPAUSELO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW_Bits.RXPAUSELO */
#define IFX_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW_RXPAUSELO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW_Bits.RXFOVFLO */
#define IFX_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW_RXFOVFLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW_Bits.RXFOVFLO */
#define IFX_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW_RXFOVFLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW_Bits.RXFOVFLO */
#define IFX_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW_RXFOVFLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW_Bits.RXVLANGBLO */
#define IFX_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW_RXVLANGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW_Bits.RXVLANGBLO */
#define IFX_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW_RXVLANGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW_Bits.RXVLANGBLO */
#define IFX_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW_RXVLANGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_Bits.RXWDOGERR */
#define IFX_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_RXWDOGERR_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_Bits.RXWDOGERR */
#define IFX_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_RXWDOGERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_Bits.RXWDOGERR */
#define IFX_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_RXWDOGERR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_LPI_USEC_CNTR_Bits.RXLPIUSC */
#define IFX_GETH_PORT_CORE_RX_LPI_USEC_CNTR_RXLPIUSC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_LPI_USEC_CNTR_Bits.RXLPIUSC */
#define IFX_GETH_PORT_CORE_RX_LPI_USEC_CNTR_RXLPIUSC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_LPI_USEC_CNTR_Bits.RXLPIUSC */
#define IFX_GETH_PORT_CORE_RX_LPI_USEC_CNTR_RXLPIUSC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_LPI_TRAN_CNTR_Bits.RXLPITRC */
#define IFX_GETH_PORT_CORE_RX_LPI_TRAN_CNTR_RXLPITRC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_LPI_TRAN_CNTR_Bits.RXLPITRC */
#define IFX_GETH_PORT_CORE_RX_LPI_TRAN_CNTR_RXLPITRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_LPI_TRAN_CNTR_Bits.RXLPITRC */
#define IFX_GETH_PORT_CORE_RX_LPI_TRAN_CNTR_RXLPITRC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW_Bits.RXDPCNTGBLO */
#define IFX_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW_RXDPCNTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW_Bits.RXDPCNTGBLO */
#define IFX_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW_RXDPCNTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW_Bits.RXDPCNTGBLO */
#define IFX_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW_RXDPCNTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW_Bits.RXDOCNTGBLO */
#define IFX_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW_RXDOCNTGBLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW_Bits.RXDOCNTGBLO */
#define IFX_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW_RXDOCNTGBLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW_Bits.RXDOCNTGBLO */
#define IFX_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW_RXDOCNTGBLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH_Bits.RXDOCNTGBHI */
#define IFX_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH_RXDOCNTGBHI_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH_Bits.RXDOCNTGBHI */
#define IFX_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH_RXDOCNTGBHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH_Bits.RXDOCNTGBHI */
#define IFX_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH_RXDOCNTGBHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_Bits.RXALIGNERR */
#define IFX_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_RXALIGNERR_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_Bits.RXALIGNERR */
#define IFX_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_RXALIGNERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_Bits.RXALIGNERR */
#define IFX_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_RXALIGNERR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_SGF_PASS_PKTCNT_Bits.SGPP */
#define IFX_GETH_PORT_CORE_SGF_PASS_PKTCNT_SGPP_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_SGF_PASS_PKTCNT_Bits.SGPP */
#define IFX_GETH_PORT_CORE_SGF_PASS_PKTCNT_SGPP_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_SGF_PASS_PKTCNT_Bits.SGPP */
#define IFX_GETH_PORT_CORE_SGF_PASS_PKTCNT_SGPP_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_SGF_FAIL_PKTCNT_Bits.SGFP */
#define IFX_GETH_PORT_CORE_SGF_FAIL_PKTCNT_SGFP_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_SGF_FAIL_PKTCNT_Bits.SGFP */
#define IFX_GETH_PORT_CORE_SGF_FAIL_PKTCNT_SGFP_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_SGF_FAIL_PKTCNT_Bits.SGFP */
#define IFX_GETH_PORT_CORE_SGF_FAIL_PKTCNT_SGFP_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.FCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_FCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.FCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_FCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.FCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_FCIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.HRCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_HRCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.HRCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_HRCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.HRCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_HRCIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.GOCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_GOCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.GOCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_GOCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_Bits.GOCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_GOCIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.FCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_FCIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.FCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_FCIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.FCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_FCIM_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.HRCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_HRCIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.HRCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_HRCIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.HRCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_HRCIM_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.GOCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_GOCIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.GOCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_GOCIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_Bits.GOCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK_GOCIM_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR_Bits.TXFFC */
#define IFX_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR_TXFFC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR_Bits.TXFFC */
#define IFX_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR_TXFFC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR_Bits.TXFFC */
#define IFX_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR_TXFFC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR_Bits.TXHRC */
#define IFX_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR_TXHRC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR_Bits.TXHRC */
#define IFX_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR_TXHRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR_Bits.TXHRC */
#define IFX_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR_TXHRC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW_Bits.TXGOCL */
#define IFX_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW_TXGOCL_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW_Bits.TXGOCL */
#define IFX_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW_TXGOCL_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW_Bits.TXGOCL */
#define IFX_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW_TXGOCL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH_Bits.TXGOCH */
#define IFX_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH_TXGOCH_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH_Bits.TXGOCH */
#define IFX_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH_TXGOCH_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH_Bits.TXGOCH */
#define IFX_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH_TXGOCH_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PAECIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PAECIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PAECIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PAECIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PAECIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PAECIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PSECIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PSECIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PSECIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PSECIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PSECIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PSECIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PAOCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PAOCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PAOCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PAOCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.PAOCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_PAOCIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.FCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_FCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.FCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_FCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_Bits.FCIS */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_FCIS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PAECIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PAECIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PAECIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PAECIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PAECIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PAECIM_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PSECIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PSECIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PSECIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PSECIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PSECIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PSECIM_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PAOCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PAOCIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PAOCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PAOCIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.PAOCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_PAOCIM_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.FCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_FCIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.FCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_FCIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_Bits.FCIM */
#define IFX_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK_FCIM_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR_Bits.PAEC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR_PAEC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR_Bits.PAEC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR_PAEC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR_Bits.PAEC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR_PAEC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR_Bits.PSEC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR_PSEC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR_Bits.PSEC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR_PSEC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR_Bits.PSEC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR_PSEC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR_Bits.PAOC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR_PAOC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR_Bits.PAOC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR_PAOC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR_Bits.PAOC */
#define IFX_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR_PAOC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR_Bits.FFC */
#define IFX_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR_FFC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR_Bits.FFC */
#define IFX_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR_FFC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR_Bits.FFC */
#define IFX_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR_FFC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits.TXSNGLCOLG */
#define IFX_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits.TXSNGLCOLG */
#define IFX_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits.TXSNGLCOLG */
#define IFX_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits.TXMULTCOLG */
#define IFX_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits.TXMULTCOLG */
#define IFX_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits.TXMULTCOLG */
#define IFX_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_DEFERRED_PACKETS_Bits.TXDEFRD */
#define IFX_GETH_PORT_CORE_TX_DEFERRED_PACKETS_TXDEFRD_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_DEFERRED_PACKETS_Bits.TXDEFRD */
#define IFX_GETH_PORT_CORE_TX_DEFERRED_PACKETS_TXDEFRD_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_DEFERRED_PACKETS_Bits.TXDEFRD */
#define IFX_GETH_PORT_CORE_TX_DEFERRED_PACKETS_TXDEFRD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_Bits.TXLATECOL */
#define IFX_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_TXLATECOL_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_Bits.TXLATECOL */
#define IFX_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_TXLATECOL_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_Bits.TXLATECOL */
#define IFX_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_TXLATECOL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_Bits.TXEXSCOL */
#define IFX_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_TXEXSCOL_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_Bits.TXEXSCOL */
#define IFX_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_TXEXSCOL_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_Bits.TXEXSCOL */
#define IFX_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_TXEXSCOL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_Bits.TXCARR */
#define IFX_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_TXCARR_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_Bits.TXCARR */
#define IFX_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_TXCARR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_Bits.TXCARR */
#define IFX_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_TXCARR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_Bits.TXEXSDEF */
#define IFX_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_TXEXSDEF_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_Bits.TXEXSDEF */
#define IFX_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_TXEXSDEF_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_Bits.TXEXSDEF */
#define IFX_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_TXEXSDEF_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GPIM_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HERPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HERPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HERPIM_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYPIM_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGPIM_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLPIM_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GPIM_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HERPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HERPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HERPIM_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYPIM_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGPIM_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPERPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPERPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPERPIM_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGPIM_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPERPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPERPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPERPIM_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGPIM_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPERPIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPERPIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPERPIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPERPIM_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GOIM_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HEROIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HEROIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HEROIM_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYOIM_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGOIM_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLOIM_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GOIM_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HEROIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HEROIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HEROIM_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYOIM_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGOIM_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPEROIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPEROIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPEROIM_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGOIM_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPEROIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPEROIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPEROIM_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGOIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGOIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGOIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGOIM_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPEROIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPEROIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPEROIM */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPEROIM_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GPIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HERPIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYPIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGPIS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLPIS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GPIS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HERPIS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYPIS_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGPIS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPERPIS_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGPIS_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPERPIS_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGPIS_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPERPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPERPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPERPIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPERPIS_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GOIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HEROIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HEROIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HEROIS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYOIS_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGOIS_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLOIS_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GOIS_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HEROIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HEROIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HEROIS_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYOIS_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGOIS_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPEROIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPEROIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPEROIS_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGOIS_OFF (26u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPEROIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPEROIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPEROIS_OFF (27u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGOIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGOIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGOIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGOIS_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPEROIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPEROIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPEROIS */
#define IFX_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPEROIS_OFF (29u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW_Bits.RXIPV4GDPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW_RXIPV4GDPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW_Bits.RXIPV4GDPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW_RXIPV4GDPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW_Bits.RXIPV4GDPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW_RXIPV4GDPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW_Bits.RXIPV4HDRERRPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW_RXIPV4HDRERRPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW_Bits.RXIPV4HDRERRPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW_RXIPV4HDRERRPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW_Bits.RXIPV4HDRERRPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW_RXIPV4HDRERRPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW_Bits.RXIPV4NOPAYPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW_RXIPV4NOPAYPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW_Bits.RXIPV4NOPAYPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW_RXIPV4NOPAYPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW_Bits.RXIPV4NOPAYPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW_RXIPV4NOPAYPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW_Bits.RXIPV4FRAGPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW_RXIPV4FRAGPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW_Bits.RXIPV4FRAGPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW_RXIPV4FRAGPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW_Bits.RXIPV4FRAGPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW_RXIPV4FRAGPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW_Bits.RXIPV4UDSBLPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW_RXIPV4UDSBLPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW_Bits.RXIPV4UDSBLPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW_RXIPV4UDSBLPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW_Bits.RXIPV4UDSBLPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW_RXIPV4UDSBLPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW_Bits.RXIPV6GDPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW_RXIPV6GDPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW_Bits.RXIPV6GDPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW_RXIPV6GDPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW_Bits.RXIPV6GDPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW_RXIPV6GDPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW_Bits.RXIPV6HDRERRPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW_RXIPV6HDRERRPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW_Bits.RXIPV6HDRERRPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW_RXIPV6HDRERRPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW_Bits.RXIPV6HDRERRPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW_RXIPV6HDRERRPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW_Bits.RXIPV6NOPAYPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW_RXIPV6NOPAYPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW_Bits.RXIPV6NOPAYPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW_RXIPV6NOPAYPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW_Bits.RXIPV6NOPAYPKTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW_RXIPV6NOPAYPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW_Bits.RXUDPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW_RXUDPGDPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW_Bits.RXUDPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW_RXUDPGDPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW_Bits.RXUDPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW_RXUDPGDPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW_Bits.RXUDPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW_RXUDPERRPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW_Bits.RXUDPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW_RXUDPERRPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW_Bits.RXUDPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW_RXUDPERRPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW_Bits.RXTCPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW_RXTCPGDPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW_Bits.RXTCPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW_RXTCPGDPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW_Bits.RXTCPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW_RXTCPGDPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW_Bits.RXTCPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW_RXTCPERRPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW_Bits.RXTCPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW_RXTCPERRPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW_Bits.RXTCPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW_RXTCPERRPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW_Bits.RXICMPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW_RXICMPGDPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW_Bits.RXICMPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW_RXICMPGDPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW_Bits.RXICMPGDPKTLO */
#define IFX_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW_RXICMPGDPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW_Bits.RXICMPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW_RXICMPERRPKTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW_Bits.RXICMPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW_RXICMPERRPKTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW_Bits.RXICMPERRPKTLO */
#define IFX_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW_RXICMPERRPKTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW_Bits.RXIPV4GDOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW_RXIPV4GDOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW_Bits.RXIPV4GDOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW_RXIPV4GDOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW_Bits.RXIPV4GDOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW_RXIPV4GDOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW_Bits.RXIPV4HDRERROCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW_RXIPV4HDRERROCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW_Bits.RXIPV4HDRERROCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW_RXIPV4HDRERROCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW_Bits.RXIPV4HDRERROCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW_RXIPV4HDRERROCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW_Bits.RXIPV4NOPAYOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW_RXIPV4NOPAYOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW_Bits.RXIPV4NOPAYOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW_RXIPV4NOPAYOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW_Bits.RXIPV4NOPAYOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW_RXIPV4NOPAYOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW_Bits.RXIPV4FRAGOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW_RXIPV4FRAGOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW_Bits.RXIPV4FRAGOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW_RXIPV4FRAGOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW_Bits.RXIPV4FRAGOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW_RXIPV4FRAGOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW_Bits.RXIPV4UDSBLOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW_RXIPV4UDSBLOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW_Bits.RXIPV4UDSBLOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW_RXIPV4UDSBLOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW_Bits.RXIPV4UDSBLOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW_RXIPV4UDSBLOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW_Bits.RXIPV6GDOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW_RXIPV6GDOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW_Bits.RXIPV6GDOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW_RXIPV6GDOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW_Bits.RXIPV6GDOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW_RXIPV6GDOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW_Bits.RXIPV6HDRERROCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW_RXIPV6HDRERROCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW_Bits.RXIPV6HDRERROCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW_RXIPV6HDRERROCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW_Bits.RXIPV6HDRERROCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW_RXIPV6HDRERROCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW_Bits.RXIPV6NOPAYOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW_RXIPV6NOPAYOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW_Bits.RXIPV6NOPAYOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW_RXIPV6NOPAYOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW_Bits.RXIPV6NOPAYOCTLO */
#define IFX_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW_RXIPV6NOPAYOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW_Bits.RXUDPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW_RXUDPGDOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW_Bits.RXUDPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW_RXUDPGDOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW_Bits.RXUDPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW_RXUDPGDOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW_Bits.RXUDPERROCTLO */
#define IFX_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW_RXUDPERROCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW_Bits.RXUDPERROCTLO */
#define IFX_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW_RXUDPERROCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW_Bits.RXUDPERROCTLO */
#define IFX_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW_RXUDPERROCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW_Bits.RXTCPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW_RXTCPGDOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW_Bits.RXTCPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW_RXTCPGDOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW_Bits.RXTCPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW_RXTCPGDOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW_Bits.RXTCPERROCTLO */
#define IFX_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW_RXTCPERROCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW_Bits.RXTCPERROCTLO */
#define IFX_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW_RXTCPERROCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW_Bits.RXTCPERROCTLO */
#define IFX_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW_RXTCPERROCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW_Bits.RXICMPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW_RXICMPGDOCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW_Bits.RXICMPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW_RXICMPGDOCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW_Bits.RXICMPGDOCTLO */
#define IFX_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW_RXICMPGDOCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW_Bits.RXICMPERROCTLO */
#define IFX_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW_RXICMPERROCTLO_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW_Bits.RXICMPERROCTLO */
#define IFX_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW_RXICMPERROCTLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW_Bits.RXICMPERROCTLO */
#define IFX_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW_RXICMPERROCTLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.XB */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_XB_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.XB */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_XB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.XB */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_XB_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.TT */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_TT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.TT */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_TT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.TT */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_TT_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.IDDR */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_IDDR_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.IDDR */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_IDDR_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_Bits.IDDR */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL_IDDR_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_DATA_Bits.IDATA */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_DATA_IDATA_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_DATA_Bits.IDATA */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_DATA_IDATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_DATA_Bits.IDATA */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_DATA_IDATA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3PEN0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3PEN0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3PEN0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3PEN0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3PEN0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3PEN0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3SAM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3SAM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3SAM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3SAM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3SAM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3SAM0_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3SAIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3SAIM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3SAIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3SAIM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3SAIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3SAIM0_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3DAM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3DAM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3DAM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3DAM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3DAM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3DAM0_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3DAIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3DAIM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3DAIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3DAIM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3DAIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3DAIM0_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3HSBM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3HSBM0_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3HSBM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3HSBM0_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3HSBM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3HSBM0_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3HDBM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3HDBM0_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3HDBM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3HDBM0_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L3HDBM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L3HDBM0_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4PEN0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4PEN0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4PEN0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4PEN0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4PEN0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4PEN0_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4SPM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4SPM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4SPM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4SPM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4SPM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4SPM0_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4SPIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4SPIM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4SPIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4SPIM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4SPIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4SPIM0_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4DPM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4DPM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4DPM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4DPM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4DPM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4DPM0_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4DPIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4DPIM0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4DPIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4DPIM0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.L4DPIM0 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_L4DPIM0_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL0_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3PEN1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3PEN1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3PEN1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3PEN1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3PEN1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3PEN1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3SAM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3SAM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3SAM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3SAM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3SAM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3SAM1_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3SAIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3SAIM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3SAIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3SAIM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3SAIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3SAIM1_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3DAM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3DAM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3DAM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3DAM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3DAM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3DAM1_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3DAIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3DAIM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3DAIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3DAIM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3DAIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3DAIM1_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3HSBM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3HSBM1_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3HSBM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3HSBM1_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3HSBM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3HSBM1_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3HDBM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3HDBM1_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3HDBM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3HDBM1_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L3HDBM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L3HDBM1_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4PEN1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4PEN1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4PEN1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4PEN1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4PEN1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4PEN1_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4SPM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4SPM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4SPM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4SPM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4SPM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4SPM1_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4SPIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4SPIM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4SPIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4SPIM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4SPIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4SPIM1_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4DPM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4DPM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4DPM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4DPM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4DPM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4DPM1_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4DPIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4DPIM1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4DPIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4DPIM1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.L4DPIM1 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_L4DPIM1_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL1_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3PEN2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3PEN2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3PEN2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3PEN2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3PEN2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3PEN2_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3SAM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3SAM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3SAM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3SAM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3SAM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3SAM2_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3SAIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3SAIM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3SAIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3SAIM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3SAIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3SAIM2_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3DAM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3DAM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3DAM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3DAM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3DAM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3DAM2_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3DAIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3DAIM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3DAIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3DAIM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3DAIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3DAIM2_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3HSBM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3HSBM2_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3HSBM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3HSBM2_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3HSBM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3HSBM2_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3HDBM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3HDBM2_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3HDBM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3HDBM2_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L3HDBM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L3HDBM2_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4PEN2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4PEN2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4PEN2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4PEN2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4PEN2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4PEN2_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4SPM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4SPM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4SPM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4SPM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4SPM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4SPM2_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4SPIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4SPIM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4SPIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4SPIM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4SPIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4SPIM2_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4DPM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4DPM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4DPM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4DPM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4DPM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4DPM2_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4DPIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4DPIM2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4DPIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4DPIM2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.L4DPIM2 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_L4DPIM2_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL2_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3PEN3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3PEN3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3PEN3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3PEN3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3PEN3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3PEN3_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3SAM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3SAM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3SAM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3SAM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3SAM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3SAM3_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3SAIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3SAIM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3SAIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3SAIM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3SAIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3SAIM3_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3DAM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3DAM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3DAM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3DAM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3DAM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3DAM3_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3DAIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3DAIM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3DAIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3DAIM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3DAIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3DAIM3_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3HSBM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3HSBM3_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3HSBM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3HSBM3_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3HSBM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3HSBM3_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3HDBM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3HDBM3_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3HDBM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3HDBM3_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L3HDBM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L3HDBM3_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4PEN3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4PEN3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4PEN3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4PEN3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4PEN3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4PEN3_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4SPM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4SPM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4SPM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4SPM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4SPM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4SPM3_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4SPIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4SPIM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4SPIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4SPIM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4SPIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4SPIM3_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4DPM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4DPM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4DPM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4DPM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4DPM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4DPM3_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4DPIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4DPIM3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4DPIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4DPIM3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.L4DPIM3 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_L4DPIM3_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL3_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3PEN4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3PEN4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3PEN4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3PEN4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3PEN4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3PEN4_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3SAM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3SAM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3SAM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3SAM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3SAM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3SAM4_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3SAIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3SAIM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3SAIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3SAIM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3SAIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3SAIM4_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3DAM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3DAM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3DAM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3DAM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3DAM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3DAM4_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3DAIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3DAIM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3DAIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3DAIM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3DAIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3DAIM4_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3HSBM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3HSBM4_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3HSBM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3HSBM4_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3HSBM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3HSBM4_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3HDBM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3HDBM4_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3HDBM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3HDBM4_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L3HDBM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L3HDBM4_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4PEN4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4PEN4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4PEN4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4PEN4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4PEN4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4PEN4_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4SPM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4SPM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4SPM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4SPM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4SPM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4SPM4_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4SPIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4SPIM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4SPIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4SPIM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4SPIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4SPIM4_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4DPM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4DPM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4DPM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4DPM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4DPM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4DPM4_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4DPIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4DPIM4_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4DPIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4DPIM4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.L4DPIM4 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_L4DPIM4_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL4_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3PEN5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3PEN5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3PEN5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3PEN5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3PEN5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3PEN5_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3SAM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3SAM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3SAM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3SAM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3SAM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3SAM5_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3SAIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3SAIM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3SAIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3SAIM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3SAIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3SAIM5_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3DAM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3DAM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3DAM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3DAM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3DAM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3DAM5_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3DAIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3DAIM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3DAIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3DAIM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3DAIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3DAIM5_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3HSBM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3HSBM5_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3HSBM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3HSBM5_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3HSBM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3HSBM5_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3HDBM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3HDBM5_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3HDBM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3HDBM5_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L3HDBM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L3HDBM5_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4PEN5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4PEN5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4PEN5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4PEN5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4PEN5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4PEN5_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4SPM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4SPM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4SPM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4SPM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4SPM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4SPM5_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4SPIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4SPIM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4SPIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4SPIM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4SPIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4SPIM5_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4DPM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4DPM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4DPM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4DPM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4DPM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4DPM5_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4DPIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4DPIM5_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4DPIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4DPIM5_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.L4DPIM5 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_L4DPIM5_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL5_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3PEN6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3PEN6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3PEN6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3PEN6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3PEN6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3PEN6_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3SAM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3SAM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3SAM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3SAM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3SAM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3SAM6_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3SAIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3SAIM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3SAIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3SAIM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3SAIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3SAIM6_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3DAM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3DAM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3DAM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3DAM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3DAM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3DAM6_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3DAIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3DAIM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3DAIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3DAIM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3DAIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3DAIM6_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3HSBM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3HSBM6_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3HSBM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3HSBM6_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3HSBM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3HSBM6_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3HDBM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3HDBM6_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3HDBM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3HDBM6_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L3HDBM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L3HDBM6_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4PEN6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4PEN6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4PEN6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4PEN6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4PEN6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4PEN6_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4SPM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4SPM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4SPM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4SPM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4SPM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4SPM6_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4SPIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4SPIM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4SPIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4SPIM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4SPIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4SPIM6_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4DPM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4DPM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4DPM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4DPM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4DPM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4DPM6_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4DPIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4DPIM6_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4DPIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4DPIM6_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.L4DPIM6 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_L4DPIM6_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL6_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3PEN7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3PEN7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3PEN7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3PEN7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3PEN7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3PEN7_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3SAM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3SAM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3SAM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3SAM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3SAM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3SAM7_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3SAIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3SAIM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3SAIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3SAIM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3SAIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3SAIM7_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3DAM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3DAM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3DAM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3DAM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3DAM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3DAM7_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3DAIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3DAIM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3DAIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3DAIM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3DAIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3DAIM7_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3HSBM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3HSBM7_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3HSBM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3HSBM7_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3HSBM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3HSBM7_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3HDBM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3HDBM7_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3HDBM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3HDBM7_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L3HDBM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L3HDBM7_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4PEN7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4PEN7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4PEN7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4PEN7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4PEN7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4PEN7_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4SPM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4SPM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4SPM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4SPM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4SPM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4SPM7_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4SPIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4SPIM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4SPIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4SPIM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4SPIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4SPIM7_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4DPM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4DPM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4DPM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4DPM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4DPM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4DPM7_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4DPIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4DPIM7_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4DPIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4DPIM7_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.L4DPIM7 */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_L4DPIM7_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_DMCHN_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_DMCHN_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.DMCHN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_DMCHN_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_DMCHEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_DMCHEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_Bits.DMCHEN */
#define IFX_GETH_PORT_CORE_MAC_L3_L4_CONTROL7_DMCHEN_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0_Bits.L3A00 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0_L3A00_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0_Bits.L3A00 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0_L3A00_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0_Bits.L3A00 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0_L3A00_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1_Bits.L3A01 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1_L3A01_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1_Bits.L3A01 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1_L3A01_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1_Bits.L3A01 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1_L3A01_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2_Bits.L3A02 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2_L3A02_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2_Bits.L3A02 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2_L3A02_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2_Bits.L3A02 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2_L3A02_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3_Bits.L3A03 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3_L3A03_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3_Bits.L3A03 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3_L3A03_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3_Bits.L3A03 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3_L3A03_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4_Bits.L3A04 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4_L3A04_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4_Bits.L3A04 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4_L3A04_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4_Bits.L3A04 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4_L3A04_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5_Bits.L3A05 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5_L3A05_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5_Bits.L3A05 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5_L3A05_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5_Bits.L3A05 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5_L3A05_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6_Bits.L3A06 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6_L3A06_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6_Bits.L3A06 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6_L3A06_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6_Bits.L3A06 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6_L3A06_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7_Bits.L3A07 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7_L3A07_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7_Bits.L3A07 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7_L3A07_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7_Bits.L3A07 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7_L3A07_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0_Bits.L3A10 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0_L3A10_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0_Bits.L3A10 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0_L3A10_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0_Bits.L3A10 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0_L3A10_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1_Bits.L3A11 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1_L3A11_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1_Bits.L3A11 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1_L3A11_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1_Bits.L3A11 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1_L3A11_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2_Bits.L3A12 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2_L3A12_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2_Bits.L3A12 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2_L3A12_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2_Bits.L3A12 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2_L3A12_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3_Bits.L3A13 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3_L3A13_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3_Bits.L3A13 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3_L3A13_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3_Bits.L3A13 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3_L3A13_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4_Bits.L3A14 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4_L3A14_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4_Bits.L3A14 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4_L3A14_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4_Bits.L3A14 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4_L3A14_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5_Bits.L3A15 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5_L3A15_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5_Bits.L3A15 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5_L3A15_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5_Bits.L3A15 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5_L3A15_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6_Bits.L3A16 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6_L3A16_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6_Bits.L3A16 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6_L3A16_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6_Bits.L3A16 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6_L3A16_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7_Bits.L3A17 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7_L3A17_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7_Bits.L3A17 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7_L3A17_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7_Bits.L3A17 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7_L3A17_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0_Bits.L3A20 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0_L3A20_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0_Bits.L3A20 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0_L3A20_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0_Bits.L3A20 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0_L3A20_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1_Bits.L3A21 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1_L3A21_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1_Bits.L3A21 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1_L3A21_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1_Bits.L3A21 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1_L3A21_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2_Bits.L3A22 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2_L3A22_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2_Bits.L3A22 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2_L3A22_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2_Bits.L3A22 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2_L3A22_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3_Bits.L3A23 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3_L3A23_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3_Bits.L3A23 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3_L3A23_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3_Bits.L3A23 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3_L3A23_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4_Bits.L3A24 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4_L3A24_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4_Bits.L3A24 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4_L3A24_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4_Bits.L3A24 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4_L3A24_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5_Bits.L3A25 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5_L3A25_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5_Bits.L3A25 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5_L3A25_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5_Bits.L3A25 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5_L3A25_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6_Bits.L3A26 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6_L3A26_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6_Bits.L3A26 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6_L3A26_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6_Bits.L3A26 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6_L3A26_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7_Bits.L3A27 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7_L3A27_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7_Bits.L3A27 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7_L3A27_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7_Bits.L3A27 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7_L3A27_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0_Bits.L3A30 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0_L3A30_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0_Bits.L3A30 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0_L3A30_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0_Bits.L3A30 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0_L3A30_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1_Bits.L3A31 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1_L3A31_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1_Bits.L3A31 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1_L3A31_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1_Bits.L3A31 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1_L3A31_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2_Bits.L3A32 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2_L3A32_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2_Bits.L3A32 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2_L3A32_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2_Bits.L3A32 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2_L3A32_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3_Bits.L3A33 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3_L3A33_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3_Bits.L3A33 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3_L3A33_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3_Bits.L3A33 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3_L3A33_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4_Bits.L3A34 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4_L3A34_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4_Bits.L3A34 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4_L3A34_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4_Bits.L3A34 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4_L3A34_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5_Bits.L3A35 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5_L3A35_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5_Bits.L3A35 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5_L3A35_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5_Bits.L3A35 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5_L3A35_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6_Bits.L3A36 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6_L3A36_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6_Bits.L3A36 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6_L3A36_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6_Bits.L3A36 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6_L3A36_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7_Bits.L3A37 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7_L3A37_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7_Bits.L3A37 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7_L3A37_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7_Bits.L3A37 */
#define IFX_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7_L3A37_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_Bits.L4SP0 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_L4SP0_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_Bits.L4SP0 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_L4SP0_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_Bits.L4SP0 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_L4SP0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_Bits.L4DP0 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_L4DP0_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_Bits.L4DP0 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_L4DP0_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_Bits.L4DP0 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0_L4DP0_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_Bits.L4SP1 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_L4SP1_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_Bits.L4SP1 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_L4SP1_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_Bits.L4SP1 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_L4SP1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_Bits.L4DP1 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_L4DP1_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_Bits.L4DP1 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_L4DP1_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_Bits.L4DP1 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1_L4DP1_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_Bits.L4SP2 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_L4SP2_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_Bits.L4SP2 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_L4SP2_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_Bits.L4SP2 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_L4SP2_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_Bits.L4DP2 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_L4DP2_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_Bits.L4DP2 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_L4DP2_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_Bits.L4DP2 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2_L4DP2_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_Bits.L4SP3 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_L4SP3_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_Bits.L4SP3 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_L4SP3_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_Bits.L4SP3 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_L4SP3_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_Bits.L4DP3 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_L4DP3_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_Bits.L4DP3 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_L4DP3_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_Bits.L4DP3 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3_L4DP3_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_Bits.L4SP4 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_L4SP4_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_Bits.L4SP4 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_L4SP4_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_Bits.L4SP4 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_L4SP4_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_Bits.L4DP4 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_L4DP4_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_Bits.L4DP4 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_L4DP4_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_Bits.L4DP4 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4_L4DP4_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_Bits.L4SP5 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_L4SP5_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_Bits.L4SP5 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_L4SP5_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_Bits.L4SP5 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_L4SP5_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_Bits.L4DP5 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_L4DP5_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_Bits.L4DP5 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_L4DP5_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_Bits.L4DP5 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5_L4DP5_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_Bits.L4SP6 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_L4SP6_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_Bits.L4SP6 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_L4SP6_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_Bits.L4SP6 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_L4SP6_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_Bits.L4DP6 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_L4DP6_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_Bits.L4DP6 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_L4DP6_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_Bits.L4DP6 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6_L4DP6_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_Bits.L4SP7 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_L4SP7_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_Bits.L4SP7 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_L4SP7_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_Bits.L4SP7 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_L4SP7_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_Bits.L4DP7 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_L4DP7_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_Bits.L4DP7 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_L4DP7_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_Bits.L4DP7 */
#define IFX_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7_L4DP7_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCFUPDT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCFUPDT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCFUPDT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCFUPDT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCFUPDT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCFUPDT_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSINIT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSINIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSINIT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSINIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSINIT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSINIT_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSUPDT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSUPDT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSUPDT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSUPDT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSUPDT */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSUPDT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSADDREG */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSADDREG_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSADDREG */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSADDREG_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSADDREG */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSADDREG_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.PTGE */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_PTGE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.PTGE */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_PTGE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.PTGE */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_PTGE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENALL */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENALL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENALL */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENALL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENALL */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENALL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCTRLSSR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCTRLSSR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCTRLSSR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSVER2ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSVER2ENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSVER2ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSVER2ENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSVER2ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSVER2ENA_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPENA_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV6ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV6ENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV6ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV6ENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV6ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV6ENA_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV4ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV4ENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV4ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV4ENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV4ENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV4ENA_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSEVNTENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSEVNTENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSEVNTENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSEVNTENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSEVNTENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSEVNTENA_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSMSTRENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSMSTRENA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSMSTRENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSMSTRENA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSMSTRENA */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSMSTRENA_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.SNAPTYPSEL */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_SNAPTYPSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.SNAPTYPSEL */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_SNAPTYPSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.SNAPTYPSEL */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_SNAPTYPSEL_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENMACADDR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENMACADDR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENMACADDR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENMACADDR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENMACADDR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENMACADDR_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.CSC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_CSC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.CSC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_CSC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.CSC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_CSC_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.ESTI */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_ESTI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.ESTI */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_ESTI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.ESTI */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_ESTI_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TXTSSTSM */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TXTSSTSM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TXTSSTSM */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TXTSSTSM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TXTSSTSM */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TXTSSTSM_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.AV8021ASMEN */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_AV8021ASMEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.AV8021ASMEN */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_AV8021ASMEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.AV8021ASMEN */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_AV8021ASMEN_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SNSINC */
#define IFX_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SNSINC_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SNSINC */
#define IFX_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SNSINC_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SNSINC */
#define IFX_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SNSINC_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SSINC */
#define IFX_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SSINC_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SSINC */
#define IFX_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SSINC_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SSINC */
#define IFX_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SSINC_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_Bits.TSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_TSS_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_Bits.TSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_TSS_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_Bits.TSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_TSS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.TSSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_TSSS_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.TSSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_TSSS_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.TSSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_TSSS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits.TSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits.TSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits.TSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.TSSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.TSSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.TSSS */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.ADDSUB */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.ADDSUB */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.ADDSUB */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_Bits.TSAR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_TSAR_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_Bits.TSAR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_TSAR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_Bits.TSAR */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_TSAR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.TSHWR */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_TSHWR_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.TSHWR */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_TSHWR_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.TSHWR */
#define IFX_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_TSHWR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSSOVF */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSSOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSSOVF */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSSOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSSOVF */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSSOVF_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT0 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT0 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT0 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT0_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.AUXTSTRIG */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_AUXTSTRIG_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.AUXTSTRIG */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_AUXTSTRIG_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.AUXTSTRIG */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_AUXTSTRIG_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR0 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR0 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR0 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR0_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT1 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT1 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT1 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT1_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR1 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR1 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR1 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR1_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT2 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT2 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT2 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT2_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR2 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR2_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR2 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR2_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR2 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR2_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT3 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT3 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT3 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT3_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR3 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR3_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR3 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR3_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR3 */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR3_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TTSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TTSNS_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TTSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TTSNS_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TTSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TTSNS_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TXTSC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TXTSC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TXTSC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TXTSC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TXTSC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TXTSC_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSSTN */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSSTN_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSSTN */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSSTN_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSSTN */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSSTN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSSTM */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSSTM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSSTM */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSSTM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSSTM */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSSTM_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSNS_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSNS_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.ATSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS_ATSNS_OFF (25u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXSNS */
#define IFX_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXSNS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXSNS */
#define IFX_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXSNS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXSNS */
#define IFX_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXSNS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXNS */
#define IFX_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXNS_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXNS */
#define IFX_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXNS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXNS */
#define IFX_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXNS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXSNS */
#define IFX_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXSNS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXSNS */
#define IFX_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXSNS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXSNS */
#define IFX_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXSNS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXNS */
#define IFX_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXNS_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXNS */
#define IFX_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXNS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXNS */
#define IFX_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXNS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSLO */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSLO_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSLO */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSLO_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSLO */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSLO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSMIS */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSMIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSMIS */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSMIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSMIS */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSMIS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits.TXTSSTSHI */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits.TXTSSTSHI */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits.TXTSSTSHI */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID_Bits.PKTID */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID_PKTID_LEN (10u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID_Bits.PKTID */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID_PKTID_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID_Bits.PKTID */
#define IFX_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID_PKTID_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits.OSTIAC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_OSTIAC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits.OSTIAC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_OSTIAC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits.OSTIAC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_OSTIAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits.OSTEAC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_OSTEAC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits.OSTEAC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_OSTEAC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits.OSTEAC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_OSTEAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits.TSIC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits.TSIC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits.TSIC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_Bits.TSICSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_TSICSNS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_Bits.TSICSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_TSICSNS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_Bits.TSICSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_TSICSNS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits.TSEC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits.TSEC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits.TSEC */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_Bits.TSECSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_TSECSNS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_Bits.TSECSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_TSECSNS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_Bits.TSECSNS */
#define IFX_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_TSECSNS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCTRL0_PPSCMD0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSCTRL0_PPSCMD0_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCTRL0_PPSCMD0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSCTRL0_PPSCMD0_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCTRL0_PPSCMD0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSCTRL0_PPSCMD0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN0_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL0_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL0_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL0_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN0 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN0_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCMD1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSCMD1_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCMD1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSCMD1_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCMD1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSCMD1_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN1_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL1_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL1_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL1_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN1 */
#define IFX_GETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN1_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL_Bits.TIMESEL */
#define IFX_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL_TIMESEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL_Bits.TIMESEL */
#define IFX_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL_TIMESEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL_Bits.TIMESEL */
#define IFX_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL_TIMESEL_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_Bits.TSTRH0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_Bits.TSTRH0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_Bits.TSTRH0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TTSL0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TTSL0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TTSL0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS0_INTERVAL_Bits.PPSINT0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_INTERVAL_PPSINT0_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS0_INTERVAL_Bits.PPSINT0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_INTERVAL_PPSINT0_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS0_INTERVAL_Bits.PPSINT0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_INTERVAL_PPSINT0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS0_WIDTH_Bits.PPSWIDTH0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_WIDTH_PPSWIDTH0_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS0_WIDTH_Bits.PPSWIDTH0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_WIDTH_PPSWIDTH0_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS0_WIDTH_Bits.PPSWIDTH0 */
#define IFX_GETH_PORT_CORE_MAC_PPS0_WIDTH_PPSWIDTH0_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS_Bits.TSTRH1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS_TSTRH1_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS_Bits.TSTRH1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS_TSTRH1_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS_Bits.TSTRH1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS_TSTRH1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_Bits.TTSL1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_TTSL1_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_Bits.TTSL1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_TTSL1_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_Bits.TTSL1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_TTSL1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_TRGTBUSY1_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_TRGTBUSY1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS_TRGTBUSY1_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS1_INTERVAL_Bits.PPSINT1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_INTERVAL_PPSINT1_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS1_INTERVAL_Bits.PPSINT1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_INTERVAL_PPSINT1_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS1_INTERVAL_Bits.PPSINT1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_INTERVAL_PPSINT1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PPS1_WIDTH_Bits.PPSWIDTH1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_WIDTH_PPSWIDTH1_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PPS1_WIDTH_Bits.PPSWIDTH1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_WIDTH_PPSWIDTH1_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PPS1_WIDTH_Bits.PPSWIDTH1 */
#define IFX_GETH_PORT_CORE_MAC_PPS1_WIDTH_PPSWIDTH1_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_NS_Bits.MPTN */
#define IFX_GETH_PORT_CORE_MAC_PRESN_TIME_NS_MPTN_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_NS_Bits.MPTN */
#define IFX_GETH_PORT_CORE_MAC_PRESN_TIME_NS_MPTN_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_NS_Bits.MPTN */
#define IFX_GETH_PORT_CORE_MAC_PRESN_TIME_NS_MPTN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT_Bits.MPTU */
#define IFX_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT_MPTU_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT_Bits.MPTU */
#define IFX_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT_MPTU_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT_Bits.MPTU */
#define IFX_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT_MPTU_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.RAA */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_RAA_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.RAA */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_RAA_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.RAA */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_RAA_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.ETSALG */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_ETSALG_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.ETSALG */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_ETSALG_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.ETSALG */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_ETSALG_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.FRPE */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_FRPE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.FRPE */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_FRPE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_OPERATION_MODE_Bits.FRPE */
#define IFX_GETH_PORT_MTL_OPERATION_MODE_FRPE_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FDBGEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FDBGEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FDBGEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FDBGEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FDBGEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FDBGEN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.DBGMOD */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_DBGMOD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.DBGMOD */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_DBGMOD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.DBGMOD */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_DBGMOD_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.BYTEEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_BYTEEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.BYTEEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_BYTEEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.BYTEEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_BYTEEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.PKTSTATE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_PKTSTATE_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.PKTSTATE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_PKTSTATE_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.PKTSTATE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_PKTSTATE_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.RSTALL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_RSTALL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.RSTALL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_RSTALL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.RSTALL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_RSTALL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.RSTSEL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_RSTSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.RSTSEL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_RSTSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.RSTSEL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_RSTSEL_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFORDEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFORDEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFORDEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFORDEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFORDEN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFORDEN_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFOWREN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFOWREN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFOWREN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFOWREN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFOWREN */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFOWREN_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFOSEL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFOSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFOSEL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFOSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.FIFOSEL */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_FIFOSEL_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.PKTIE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_PKTIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.PKTIE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_PKTIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.PKTIE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_PKTIE_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIEE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIEE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIEE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIEE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIEE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIAEE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIAEE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIAEE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIAEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIAEE */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIAEE_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIEC */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIEC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIEC */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIEC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_CONTROL_Bits.EIEC */
#define IFX_GETH_PORT_MTL_DEBUG_CONTROL_EIEC_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.FIFOBUSY */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_FIFOBUSY_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.FIFOBUSY */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_FIFOBUSY_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.FIFOBUSY */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_FIFOBUSY_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.PKTSTATE */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_PKTSTATE_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.PKTSTATE */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_PKTSTATE_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.PKTSTATE */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_PKTSTATE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.BYTEEN */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_BYTEEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.BYTEEN */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_BYTEEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.BYTEEN */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_BYTEEN_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.PKTI */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_PKTI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.PKTI */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_PKTI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.PKTI */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_PKTI_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.LOCR */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_LOCR_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.LOCR */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_LOCR_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_DEBUG_STATUS_Bits.LOCR */
#define IFX_GETH_PORT_MTL_DEBUG_STATUS_LOCR_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_FIFO_DEBUG_DATA_Bits.FDBGDATA */
#define IFX_GETH_PORT_MTL_FIFO_DEBUG_DATA_FDBGDATA_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FIFO_DEBUG_DATA_Bits.FDBGDATA */
#define IFX_GETH_PORT_MTL_FIFO_DEBUG_DATA_FDBGDATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_FIFO_DEBUG_DATA_Bits.FDBGDATA */
#define IFX_GETH_PORT_MTL_FIFO_DEBUG_DATA_FDBGDATA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q0IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q0IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q0IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q0IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q0IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q0IS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q1IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q1IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q1IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q1IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q1IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q1IS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q2IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q2IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q2IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q2IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q2IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q2IS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q3IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q3IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q3IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q3IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q3IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q3IS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q4IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q4IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q4IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q4IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q4IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q4IS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q5IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q5IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q5IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q5IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q5IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q5IS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q6IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q6IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q6IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q6IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q6IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q6IS_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q7IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q7IS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q7IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q7IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.Q7IS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_Q7IS_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.MACIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_MACIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.MACIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.MACIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_MACIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.DBGIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_DBGIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.DBGIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_DBGIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.DBGIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_DBGIS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.ESTIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_ESTIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.ESTIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_ESTIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.ESTIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_ESTIS_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.TINS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_TINS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.TINS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_TINS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.TINS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_TINS_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.SGFIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_SGFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.SGFIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_SGFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.SGFIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_SGFIS_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.MTLPIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_MTLPIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.MTLPIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_MTLPIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INTERRUPT_STATUS_Bits.MTLPIS */
#define IFX_GETH_PORT_MTL_INTERRUPT_STATUS_MTLPIS_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q0MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q0MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q0MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q0MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q0MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q0MDMACH_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q0DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q0DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q0DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q0DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q0DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q0DDMACH_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q1MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q1MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q1MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q1MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q1MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q1MDMACH_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q1DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q1DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q1DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q1DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q1DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q1DDMACH_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q2MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q2MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q2MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q2MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q2MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q2MDMACH_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q2DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q2DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q2DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q2DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q2DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q2DDMACH_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q3MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q3MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q3MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q3MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q3MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q3MDMACH_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q3DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q3DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q3DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q3DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0_Bits.Q3DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP0_Q3DDMACH_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q4MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q4MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q4MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q4MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q4MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q4MDMACH_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q4DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q4DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q4DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q4DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q4DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q4DDMACH_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q5MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q5MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q5MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q5MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q5MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q5MDMACH_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q5DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q5DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q5DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q5DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q5DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q5DDMACH_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q6MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q6MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q6MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q6MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q6MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q6MDMACH_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q6DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q6DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q6DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q6DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q6DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q6DDMACH_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q7MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q7MDMACH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q7MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q7MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q7MDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q7MDMACH_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q7DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q7DDMACH_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q7DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q7DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1_Bits.Q7DDMACH */
#define IFX_GETH_PORT_MTL_RXQ_DMA_MAP1_Q7DDMACH_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.ESTM */
#define IFX_GETH_PORT_MTL_TBS_CTRL_ESTM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.ESTM */
#define IFX_GETH_PORT_MTL_TBS_CTRL_ESTM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.ESTM */
#define IFX_GETH_PORT_MTL_TBS_CTRL_ESTM_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEOV */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEOV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEOV */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEOV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEOV */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEOV_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.TIEN */
#define IFX_GETH_PORT_MTL_TBS_CTRL_TIEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.TIEN */
#define IFX_GETH_PORT_MTL_TBS_CTRL_TIEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.TIEN */
#define IFX_GETH_PORT_MTL_TBS_CTRL_TIEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEGOS */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEGOS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEGOS */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEGOS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEGOS */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEGOS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEOS */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEOS_LEN (24u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEOS */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEOS_MSK (0xffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TBS_CTRL_Bits.LEOS */
#define IFX_GETH_PORT_MTL_TBS_CTRL_LEOS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TBS_STATS_Bits.EDQN */
#define IFX_GETH_PORT_MTL_TBS_STATS_EDQN_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TBS_STATS_Bits.EDQN */
#define IFX_GETH_PORT_MTL_TBS_STATS_EDQN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TBS_STATS_Bits.EDQN */
#define IFX_GETH_PORT_MTL_TBS_STATS_EDQN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.EEST */
#define IFX_GETH_PORT_MTL_EST_CONTROL_EEST_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.EEST */
#define IFX_GETH_PORT_MTL_EST_CONTROL_EEST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.EEST */
#define IFX_GETH_PORT_MTL_EST_CONTROL_EEST_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.SSWL */
#define IFX_GETH_PORT_MTL_EST_CONTROL_SSWL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.SSWL */
#define IFX_GETH_PORT_MTL_EST_CONTROL_SSWL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.SSWL */
#define IFX_GETH_PORT_MTL_EST_CONTROL_SSWL_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.QHLBF */
#define IFX_GETH_PORT_MTL_EST_CONTROL_QHLBF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.QHLBF */
#define IFX_GETH_PORT_MTL_EST_CONTROL_QHLBF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.QHLBF */
#define IFX_GETH_PORT_MTL_EST_CONTROL_QHLBF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.DDBF */
#define IFX_GETH_PORT_MTL_EST_CONTROL_DDBF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.DDBF */
#define IFX_GETH_PORT_MTL_EST_CONTROL_DDBF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.DDBF */
#define IFX_GETH_PORT_MTL_EST_CONTROL_DDBF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.DFBS */
#define IFX_GETH_PORT_MTL_EST_CONTROL_DFBS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.DFBS */
#define IFX_GETH_PORT_MTL_EST_CONTROL_DFBS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.DFBS */
#define IFX_GETH_PORT_MTL_EST_CONTROL_DFBS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.LCSE */
#define IFX_GETH_PORT_MTL_EST_CONTROL_LCSE_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.LCSE */
#define IFX_GETH_PORT_MTL_EST_CONTROL_LCSE_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.LCSE */
#define IFX_GETH_PORT_MTL_EST_CONTROL_LCSE_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.TILS */
#define IFX_GETH_PORT_MTL_EST_CONTROL_TILS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.TILS */
#define IFX_GETH_PORT_MTL_EST_CONTROL_TILS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.TILS */
#define IFX_GETH_PORT_MTL_EST_CONTROL_TILS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.CTOV */
#define IFX_GETH_PORT_MTL_EST_CONTROL_CTOV_LEN (12u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.CTOV */
#define IFX_GETH_PORT_MTL_EST_CONTROL_CTOV_MSK (0xfffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.CTOV */
#define IFX_GETH_PORT_MTL_EST_CONTROL_CTOV_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.PTOV */
#define IFX_GETH_PORT_MTL_EST_CONTROL_PTOV_LEN (9u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.PTOV */
#define IFX_GETH_PORT_MTL_EST_CONTROL_PTOV_MSK (0x1ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_CONTROL_Bits.PTOV */
#define IFX_GETH_PORT_MTL_EST_CONTROL_PTOV_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_OVERHEAD_Bits.OVHD */
#define IFX_GETH_PORT_MTL_EST_OVERHEAD_OVHD_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_OVERHEAD_Bits.OVHD */
#define IFX_GETH_PORT_MTL_EST_OVERHEAD_OVHD_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_OVERHEAD_Bits.OVHD */
#define IFX_GETH_PORT_MTL_EST_OVERHEAD_OVHD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_OVERHEAD_Bits.ABYT */
#define IFX_GETH_PORT_MTL_EST_OVERHEAD_ABYT_LEN (5u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_OVERHEAD_Bits.ABYT */
#define IFX_GETH_PORT_MTL_EST_OVERHEAD_ABYT_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_OVERHEAD_Bits.ABYT */
#define IFX_GETH_PORT_MTL_EST_OVERHEAD_ABYT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.SWLC */
#define IFX_GETH_PORT_MTL_EST_STATUS_SWLC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.SWLC */
#define IFX_GETH_PORT_MTL_EST_STATUS_SWLC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.SWLC */
#define IFX_GETH_PORT_MTL_EST_STATUS_SWLC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.BTRE */
#define IFX_GETH_PORT_MTL_EST_STATUS_BTRE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.BTRE */
#define IFX_GETH_PORT_MTL_EST_STATUS_BTRE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.BTRE */
#define IFX_GETH_PORT_MTL_EST_STATUS_BTRE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.HLBF */
#define IFX_GETH_PORT_MTL_EST_STATUS_HLBF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.HLBF */
#define IFX_GETH_PORT_MTL_EST_STATUS_HLBF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.HLBF */
#define IFX_GETH_PORT_MTL_EST_STATUS_HLBF_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.HLBS */
#define IFX_GETH_PORT_MTL_EST_STATUS_HLBS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.HLBS */
#define IFX_GETH_PORT_MTL_EST_STATUS_HLBS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.HLBS */
#define IFX_GETH_PORT_MTL_EST_STATUS_HLBS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.CGCE */
#define IFX_GETH_PORT_MTL_EST_STATUS_CGCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.CGCE */
#define IFX_GETH_PORT_MTL_EST_STATUS_CGCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.CGCE */
#define IFX_GETH_PORT_MTL_EST_STATUS_CGCE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.SWOL */
#define IFX_GETH_PORT_MTL_EST_STATUS_SWOL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.SWOL */
#define IFX_GETH_PORT_MTL_EST_STATUS_SWOL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.SWOL */
#define IFX_GETH_PORT_MTL_EST_STATUS_SWOL_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.BTRL */
#define IFX_GETH_PORT_MTL_EST_STATUS_BTRL_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.BTRL */
#define IFX_GETH_PORT_MTL_EST_STATUS_BTRL_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.BTRL */
#define IFX_GETH_PORT_MTL_EST_STATUS_BTRL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.CGSN */
#define IFX_GETH_PORT_MTL_EST_STATUS_CGSN_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.CGSN */
#define IFX_GETH_PORT_MTL_EST_STATUS_CGSN_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_STATUS_Bits.CGSN */
#define IFX_GETH_PORT_MTL_EST_STATUS_CGSN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_SCH_ERROR_Bits.SETN */
#define IFX_GETH_PORT_MTL_EST_SCH_ERROR_SETN_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_SCH_ERROR_Bits.SETN */
#define IFX_GETH_PORT_MTL_EST_SCH_ERROR_SETN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_SCH_ERROR_Bits.SETN */
#define IFX_GETH_PORT_MTL_EST_SCH_ERROR_SETN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_ERROR_Bits.FETN */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_ERROR_FETN_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_ERROR_Bits.FETN */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_ERROR_FETN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_ERROR_Bits.FETN */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_ERROR_FETN_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFS */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_HBFS_LEN (15u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFS */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_HBFS_MSK (0x7fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFS */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_HBFS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFQ */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_HBFQ_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFQ */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_HBFQ_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFQ */
#define IFX_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE_HBFQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IECC */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IECC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IECC */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IECC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IECC */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IECC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEBE */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEBE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEBE */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEBE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEBE */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEBE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEHF */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEHF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEHF */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEHF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEHF */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEHF_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEHS */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEHS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEHS */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEHS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.IEHS */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_IEHS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.CGCE */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_CGCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.CGCE */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_CGCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_EST_INTR_ENABLE_Bits.CGCE */
#define IFX_GETH_PORT_MTL_EST_INTR_ENABLE_CGCE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.SRWO */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_SRWO_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.SRWO */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_SRWO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.SRWO */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_SRWO_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.R1W0 */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_R1W0_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.R1W0 */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_R1W0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.R1W0 */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_R1W0_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCRR */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCRR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCRR */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCRR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCRR */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCRR_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLS */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLS */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLS */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.DBGM */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_DBGM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.DBGM */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_DBGM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.DBGM */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_DBGM_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.DBGB */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_DBGB_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.DBGB */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_DBGB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.DBGB */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_DBGB_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.ADDR */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_ADDR_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.ADDR */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_ADDR_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.ADDR */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_ADDR_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIEE */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIEE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIEE */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIEE */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIEE_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIAEE */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIAEE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIAEE */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIAEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIAEE */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIAEE_OFF (22u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIEC */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIEC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIEC */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIEC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_CONTROL_Bits.GCLEIEC */
#define IFX_GETH_PORT_MTL_GCL_CONTROL_GCLEIEC_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_MTL_GCL_DATA_Bits.GCD */
#define IFX_GETH_PORT_MTL_GCL_DATA_GCD_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_MTL_GCL_DATA_Bits.GCD */
#define IFX_GETH_PORT_MTL_GCL_DATA_GCD_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_GCL_DATA_Bits.GCD */
#define IFX_GETH_PORT_MTL_GCL_DATA_GCD_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.AFSZ */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_AFSZ_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.AFSZ */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_AFSZ_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.AFSZ */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_AFSZ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.LBHT */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_LBHT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.LBHT */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_LBHT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.LBHT */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_LBHT_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.PEC */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_PEC_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.PEC */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_PEC_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.PEC */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_PEC_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.PHRSC */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_PHRSC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.PHRSC */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_PHRSC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.PHRSC */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_PHRSC_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.HRS */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_HRS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.HRS */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_HRS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_CTRL_STS_Bits.HRS */
#define IFX_GETH_PORT_MTL_FPE_CTRL_STS_HRS_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_ADVANCE_Bits.HADV */
#define IFX_GETH_PORT_MTL_FPE_ADVANCE_HADV_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_ADVANCE_Bits.HADV */
#define IFX_GETH_PORT_MTL_FPE_ADVANCE_HADV_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_ADVANCE_Bits.HADV */
#define IFX_GETH_PORT_MTL_FPE_ADVANCE_HADV_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_FPE_ADVANCE_Bits.RADV */
#define IFX_GETH_PORT_MTL_FPE_ADVANCE_RADV_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_FPE_ADVANCE_Bits.RADV */
#define IFX_GETH_PORT_MTL_FPE_ADVANCE_RADV_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_FPE_ADVANCE_Bits.RADV */
#define IFX_GETH_PORT_MTL_FPE_ADVANCE_RADV_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.NVE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_NVE_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.NVE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_NVE_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.NVE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_NVE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.OKI_DME */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_OKI_DME_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.OKI_DME */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_OKI_DME_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.OKI_DME */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_OKI_DME_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.FPE_RCH */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_FPE_RCH_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.FPE_RCH */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_FPE_RCH_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.FPE_RCH */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_FPE_RCH_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.NPE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_NPE_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.NPE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_NPE_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.NPE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_NPE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.PIPE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_PIPE_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.PIPE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_PIPE_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.PIPE */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_PIPE_OFF (28u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.RXPI */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_RXPI_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.RXPI */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_RXPI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS_Bits.RXPI */
#define IFX_GETH_PORT_MTL_RXP_CONTROL_STATUS_RXPI_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIS_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIS */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIE_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIE_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIE */
#define IFX_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIE_OFF (19u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.ADDR */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_ADDR_LEN (10u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.ADDR */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_ADDR_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.ADDR */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_ADDR_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.WRRDN */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_WRRDN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.WRRDN */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_WRRDN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.WRRDN */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_WRRDN_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.CRWSEL */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_CRWSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.CRWSEL */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_CRWSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.CRWSEL */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_CRWSEL_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.CRWEN */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_CRWEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.CRWEN */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_CRWEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.CRWEN */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_CRWEN_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.RXPEIEE */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_RXPEIEE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.RXPEIEE */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_RXPEIEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.RXPEIEE */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_RXPEIEE_OFF (20u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.RXPEIEC */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_RXPEIEC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.RXPEIEC */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_RXPEIEC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.RXPEIEC */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_RXPEIEC_OFF (21u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.ACCSEL */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_ACCSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.ACCSEL */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_ACCSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.ACCSEL */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_ACCSEL_OFF (24u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.STARTBUSY */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_STARTBUSY_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.STARTBUSY */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_STARTBUSY_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_Bits.STARTBUSY */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS_STARTBUSY_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_INDIRECT_ACC_DATA_Bits.DATA */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_DATA_DATA_LEN (32u)

/** \brief Mask for Ifx_GETH_PORT_MTL_INDIRECT_ACC_DATA_Bits.DATA */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_DATA_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_INDIRECT_ACC_DATA_Bits.DATA */
#define IFX_GETH_PORT_MTL_INDIRECT_ACC_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR0_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR0_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR0_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR0_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR0_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR0_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR1_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR1_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR1_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR1_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR1_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR1_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR2_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR2_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR2_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR2_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR2_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR2_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR3_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR3_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR3_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR3_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR3_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR3_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR4_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR4_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR4_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR4_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR4_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR4_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR5_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR5_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR5_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR5_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR5_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR5_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR6_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR6_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR6_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR6_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR6_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR6_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR7_RXPAC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR7_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7_Bits.RXPAC */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR7_RXPAC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR7_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR7_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7_Bits.RXPACOF */
#define IFX_GETH_PORT_MTL_MTL_FRP_ACNTR7_RXPACOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT_Bits.RXPBC */
#define IFX_GETH_PORT_MTL_RXP_BYPASS_CNT_RXPBC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT_Bits.RXPBC */
#define IFX_GETH_PORT_MTL_RXP_BYPASS_CNT_RXPBC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT_Bits.RXPBC */
#define IFX_GETH_PORT_MTL_RXP_BYPASS_CNT_RXPBC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT_Bits.RXPBCOF */
#define IFX_GETH_PORT_MTL_RXP_BYPASS_CNT_RXPBCOF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT_Bits.RXPBCOF */
#define IFX_GETH_PORT_MTL_RXP_BYPASS_CNT_RXPBCOF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT_Bits.RXPBCOF */
#define IFX_GETH_PORT_MTL_RXP_BYPASS_CNT_RXPBCOF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_DROP_CNT_Bits.RXPDC */
#define IFX_GETH_PORT_MTL_RXP_DROP_CNT_RXPDC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_DROP_CNT_Bits.RXPDC */
#define IFX_GETH_PORT_MTL_RXP_DROP_CNT_RXPDC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_DROP_CNT_Bits.RXPDC */
#define IFX_GETH_PORT_MTL_RXP_DROP_CNT_RXPDC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_DROP_CNT_Bits.RXPDCOVF */
#define IFX_GETH_PORT_MTL_RXP_DROP_CNT_RXPDCOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_DROP_CNT_Bits.RXPDCOVF */
#define IFX_GETH_PORT_MTL_RXP_DROP_CNT_RXPDCOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_DROP_CNT_Bits.RXPDCOVF */
#define IFX_GETH_PORT_MTL_RXP_DROP_CNT_RXPDCOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_ERROR_CNT_Bits.RXPEC */
#define IFX_GETH_PORT_MTL_RXP_ERROR_CNT_RXPEC_LEN (31u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_ERROR_CNT_Bits.RXPEC */
#define IFX_GETH_PORT_MTL_RXP_ERROR_CNT_RXPEC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_ERROR_CNT_Bits.RXPEC */
#define IFX_GETH_PORT_MTL_RXP_ERROR_CNT_RXPEC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_RXP_ERROR_CNT_Bits.RXPECOVF */
#define IFX_GETH_PORT_MTL_RXP_ERROR_CNT_RXPECOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_RXP_ERROR_CNT_Bits.RXPECOVF */
#define IFX_GETH_PORT_MTL_RXP_ERROR_CNT_RXPECOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_RXP_ERROR_CNT_Bits.RXPECOVF */
#define IFX_GETH_PORT_MTL_RXP_ERROR_CNT_RXPECOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MTXED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MTXED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MTXED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MTXED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MTXED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MTXED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MRXED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MRXED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MRXED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MRXED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MRXED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MRXED_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MGCLED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MGCLED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MGCLED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MGCLED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MGCLED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MGCLED_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MRXPED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MRXPED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MRXPED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MRXPED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MRXPED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MRXPED_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.DESCED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_DESCED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.DESCED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_DESCED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.DESCED */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_DESCED_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MEEAO */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MEEAO_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MEEAO */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MEEAO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_CONTROL_Bits.MEEAO */
#define IFX_GETH_PORT_MTL_ECC_CONTROL_MEEAO_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MECIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MECIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MECIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MECIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MECIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MECIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MEUIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MEUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MEUIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MEUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MEUIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MEUIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MCSIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MCSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MCSIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MCSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_Bits.MCSIS */
#define IFX_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS_MCSIS_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.TXCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_TXCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.TXCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_TXCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.TXCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_TXCEIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.RXCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_RXCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.RXCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_RXCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.RXCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_RXCEIE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.GCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_GCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.GCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_GCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.GCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_GCEIE_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.RPCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_RPCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.RPCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_RPCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_Bits.RPCEIE */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE_RPCEIE_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXCES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXCES_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXAMS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXAMS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXAMS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXUES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.TXUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_TXUES_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXCES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXCES_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXAMS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXAMS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXAMS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXUES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RXUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RXUES_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GCES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GCES_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GAMS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GAMS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GAMS_OFF (9u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GUES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.GUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_GUES_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPCES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPCES_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPAMS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPAMS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPAMS_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPUES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.RPUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_RPUES_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SCES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SCES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SCES_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SAMS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SAMS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SAMS */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SAMS_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SUES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_Bits.SUES */
#define IFX_GETH_PORT_MTL_ECC_INTERRUPT_STATUS_SUES_OFF (18u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.EESRE */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_EESRE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.EESRE */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_EESRE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.EESRE */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_EESRE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.EMS */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_EMS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.EMS */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_EMS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.EMS */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_EMS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.CCES */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_CCES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.CCES */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_CCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.CCES */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_CCES_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.CUES */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_CUES_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.CUES */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_CUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL_Bits.CUES */
#define IFX_GETH_PORT_MTL_ECC_ERR_STS_RCTL_CUES_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_Bits.ECEAS */
#define IFX_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_ECEAS_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_Bits.ECEAS */
#define IFX_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_ECEAS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_Bits.ECEAS */
#define IFX_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_ECEAS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_Bits.EUEAS */
#define IFX_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_EUEAS_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_Bits.EUEAS */
#define IFX_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_EUEAS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_Bits.EUEAS */
#define IFX_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS_EUEAS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_Bits.ECECS */
#define IFX_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_ECECS_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_Bits.ECECS */
#define IFX_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_ECECS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_Bits.ECECS */
#define IFX_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_ECECS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_Bits.EUECS */
#define IFX_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_EUECS_LEN (4u)

/** \brief Mask for Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_Bits.EUECS */
#define IFX_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_EUECS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_Bits.EUECS */
#define IFX_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS_EUECS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.DDPP */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_DDPP_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.DDPP */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_DDPP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.DDPP */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_DDPP_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.OPE */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_OPE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.OPE */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_OPE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.OPE */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_OPE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEDC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEDC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEDC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEDC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEDC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEDC_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTD */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTD_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTD */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTD */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTD_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTBU */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTBU_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTBU */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTBU_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTBU */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTBU_OFF (10u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTFC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTFC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMTFC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMTFC_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEAR */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEAR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEAR */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEAR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEAR */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEAR_OFF (12u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMRWC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMRWC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMRWC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMRWC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMRWC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMRWC_OFF (13u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMRRC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMRRC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMRRC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMRRC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEMRRC */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEMRRC_OFF (14u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPECW */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPECW_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPECW */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPECW_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPECW */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPECW_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEASR */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEASR_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEASR */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEASR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_CONTROL_Bits.IPEASR */
#define IFX_GETH_PORT_MTL_DPP_CONTROL_IPEASR_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_ECC_EIC_Bits.BLEI */
#define IFX_GETH_PORT_MTL_DPP_ECC_EIC_BLEI_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_ECC_EIC_Bits.BLEI */
#define IFX_GETH_PORT_MTL_DPP_ECC_EIC_BLEI_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_ECC_EIC_Bits.BLEI */
#define IFX_GETH_PORT_MTL_DPP_ECC_EIC_BLEI_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_DPP_ECC_EIC_Bits.EIM */
#define IFX_GETH_PORT_MTL_DPP_ECC_EIC_EIM_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_DPP_ECC_EIC_Bits.EIM */
#define IFX_GETH_PORT_MTL_DPP_ECC_EIC_EIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_DPP_ECC_EIC_Bits.EIM */
#define IFX_GETH_PORT_MTL_DPP_ECC_EIC_EIM_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.ESGF */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_ESGF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.ESGF */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_ESGF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.ESGF */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_ESGF_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.SSWL */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_SSWL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.SSWL */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_SSWL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.SSWL */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_SSWL_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.SCTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_SCTOV_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.SCTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_SCTOV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.SCTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_SCTOV_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.TILS */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_TILS_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.TILS */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_TILS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.TILS */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_TILS_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.CTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_CTOV_LEN (12u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.CTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_CTOV_MSK (0xfffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.CTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_CTOV_OFF (11u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.PTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_PTOV_LEN (9u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.PTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_PTOV_MSK (0x1ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_CONTROL_Bits.PTOV */
#define IFX_GETH_PORT_MTL_SGF_CONTROL_PTOV_OFF (23u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_Bits.FFPFF */
#define IFX_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_FFPFF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_Bits.FFPFF */
#define IFX_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_FFPFF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_Bits.FFPFF */
#define IFX_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_FFPFF_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_Bits.ESPF */
#define IFX_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_ESPF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_Bits.ESPF */
#define IFX_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_ESPF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_Bits.ESPF */
#define IFX_GETH_PORT_MTL_SGF_EXTENDED_CONTROL_ESPF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.SWLC */
#define IFX_GETH_PORT_MTL_SGF_STATUS_SWLC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.SWLC */
#define IFX_GETH_PORT_MTL_SGF_STATUS_SWLC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.SWLC */
#define IFX_GETH_PORT_MTL_SGF_STATUS_SWLC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.BTRE */
#define IFX_GETH_PORT_MTL_SGF_STATUS_BTRE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.BTRE */
#define IFX_GETH_PORT_MTL_SGF_STATUS_BTRE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.BTRE */
#define IFX_GETH_PORT_MTL_SGF_STATUS_BTRE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.CGCE */
#define IFX_GETH_PORT_MTL_SGF_STATUS_CGCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.CGCE */
#define IFX_GETH_PORT_MTL_SGF_STATUS_CGCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.CGCE */
#define IFX_GETH_PORT_MTL_SGF_STATUS_CGCE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.SWOL */
#define IFX_GETH_PORT_MTL_SGF_STATUS_SWOL_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.SWOL */
#define IFX_GETH_PORT_MTL_SGF_STATUS_SWOL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.SWOL */
#define IFX_GETH_PORT_MTL_SGF_STATUS_SWOL_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.BTRL */
#define IFX_GETH_PORT_MTL_SGF_STATUS_BTRL_LEN (8u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.BTRL */
#define IFX_GETH_PORT_MTL_SGF_STATUS_BTRL_MSK (0xffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_STATUS_Bits.BTRL */
#define IFX_GETH_PORT_MTL_SGF_STATUS_BTRL_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.IECC */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_IECC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.IECC */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_IECC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.IECC */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_IECC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.IEBE */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_IEBE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.IEBE */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_IEBE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.IEBE */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_IEBE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.CGCE */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_CGCE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.CGCE */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_CGCE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE_Bits.CGCE */
#define IFX_GETH_PORT_MTL_SGF_INTR_ENABLE_CGCE_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT_SSC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT_SSC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT_SSC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT_SSC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.FTQ */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TSF */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TXQEN */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TTC */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Q2TCMAP_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Q2TCMAP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.Q2TCMAP */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Q2TCMAP_OFF (8u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_Bits.TQS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_UFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_UFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_Bits.UFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_UFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW_UFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TCPAUSED_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TCPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TCPAUSED */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TCPAUSED_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TRCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TWCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TXQSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TRCPSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TRCPSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_Bits.TRCPSTS */
#define IFX_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG_TRCPSTS_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_TSA_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_TSA_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.TSA */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_TSA_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_CBSEN_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_CBSEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.CBSEN */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_CBSEN_OFF (2u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.CC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_Bits.SLC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT_QW_LEN (21u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT_QW_MSK (0x1fffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT_Bits.QW */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT_QW_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT_SSC_LEN (16u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT_SSC_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT_Bits.SSC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_HICREDIT_Bits.HC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT_Bits.LC */
#define IFX_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RTC */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_FUF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_FUF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.FUF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_FUF_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_FEF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_FEF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.FEF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_FEF_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RSF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.EHFC */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RQS_LEN (7u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RQS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_Bits.RQS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE_RQS_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_OVFCNTOVF_OFF (15u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT_MISCNTOVF_OFF (31u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RWCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RRCSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.RXQSTS */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_Bits.PRXQ */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_Bits.RXQ_WEGT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_RXQ_PKT_ARBIT_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_RXQ_PKT_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_Bits.RXQ_PKT_ARBIT */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL_RXQ_PKT_ARBIT_OFF (3u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_RFA_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_RFA_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_Bits.RFA */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_RFA_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_RFD_LEN (6u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_RFD_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_Bits.RFD */
#define IFX_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL_RFD_OFF (17u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_TXUIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.TXUIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_TXUIE_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.ABPSIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_ABPSIE_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_RXOIE_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_Bits.RXOIE */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE_RXOIE_OFF (16u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.TXUNFIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.ABPSIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_Bits.RXOVFIS */
#define IFX_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.MAX_PKT_LENGTH */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_MAX_PKT_LENGTH_LEN (16u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.MAX_PKT_LENGTH */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_MAX_PKT_LENGTH_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.MAX_PKT_LENGTH */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_MAX_PKT_LENGTH_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.FW_DIS_EIN */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_FW_DIS_EIN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.FW_DIS_EIN */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_FW_DIS_EIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.FW_DIS_EIN */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_FW_DIS_EIN_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PYLD_CHKERR_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PYLD_CHKERR_FWEI_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PYLD_CHKERR_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PYLD_CHKERR_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PYLD_CHKERR_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PYLD_CHKERR_FWEI_OFF (17u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.IP_HDRERR_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_IP_HDRERR_FWEI_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.IP_HDRERR_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_IP_HDRERR_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.IP_HDRERR_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_IP_HDRERR_FWEI_OFF (18u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.GIANT_PKT_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_GIANT_PKT_FWEI_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.GIANT_PKT_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_GIANT_PKT_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.GIANT_PKT_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_GIANT_PKT_FWEI_OFF (19u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.P2P_RUNT_PKT_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_P2P_RUNT_PKT_FWEI_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.P2P_RUNT_PKT_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_P2P_RUNT_PKT_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.P2P_RUNT_PKT_FWEI */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_P2P_RUNT_PKT_FWEI_OFF (20u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PBL */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PBL_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PBL */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PBL_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PBL */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PBL_OFF (22u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PORT_SEL */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PORT_SEL_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PORT_SEL */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PORT_SEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.PORT_SEL */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_PORT_SEL_OFF (30u)

/** \brief Length for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.Q_CH_MAPPING_EN */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_Q_CH_MAPPING_EN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.Q_CH_MAPPING_EN */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_Q_CH_MAPPING_EN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FORWARD_CONTROL_Bits.Q_CH_MAPPING_EN */
#define IFX_GETH_BRIDGE_FORWARD_CONTROL_Q_CH_MAPPING_EN_OFF (31u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.RXQ_FLUSH_PORT0 */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_RXQ_FLUSH_PORT0_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.RXQ_FLUSH_PORT0 */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_RXQ_FLUSH_PORT0_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.RXQ_FLUSH_PORT0 */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_RXQ_FLUSH_PORT0_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.RXQ_FLUSH_PORT1 */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_RXQ_FLUSH_PORT1_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.RXQ_FLUSH_PORT1 */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_RXQ_FLUSH_PORT1_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.RXQ_FLUSH_PORT1 */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_RXQ_FLUSH_PORT1_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.PORT_LPBK_EN */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_PORT_LPBK_EN_LEN (2u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.PORT_LPBK_EN */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_PORT_LPBK_EN_MSK (0x3u)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.PORT_LPBK_EN */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_PORT_LPBK_EN_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.PTP_PORT_NUM */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_PTP_PORT_NUM_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.PTP_PORT_NUM */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_PTP_PORT_NUM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_Bits.PTP_PORT_NUM */
#define IFX_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL_PTP_PORT_NUM_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.FWD_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_FWD_EN_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.FWD_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_FWD_EN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.FWD_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_FWD_EN_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.RXC_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_RXC_EN_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.RXC_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_RXC_EN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.RXC_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_RXC_EN_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.TXQ_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_TXQ_EN_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.TXQ_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_TXQ_EN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_0_CONTROL_Bits.TXQ_EN */
#define IFX_GETH_BRIDGE_PORT_0_CONTROL_TXQ_EN_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ0 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ0_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ0 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ0_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ0 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ0_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ1 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ1_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ1 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ1_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ1 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ1_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ2 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ2_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ2 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ2_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ2 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ2_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ3 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ3_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ3 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ3_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ3 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ3_OFF (12u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ4 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ4_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ4 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ4_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ4 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ4_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ5 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ5_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ5 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ5_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ5 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ5_OFF (20u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ6 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ6_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ6 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ6_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ6 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ6_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ7 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ7_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ7 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ7_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0_Bits.TXQ7 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_0_TXQ7_OFF (28u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC0 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC0_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC0 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC0_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC0 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC0_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC1 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC1_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC1 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC1_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC1 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC1_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC2 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC2_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC2 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC2_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC2 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC2_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC3 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC3_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC3 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC3_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC3 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC3_OFF (12u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC4 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC4_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC4 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC4_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC4 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC4_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC5 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC5_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC5 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC5_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC5 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC5_OFF (20u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC6 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC6_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC6 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC6_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC6 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC6_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC7 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC7_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC7 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC7_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_0_Bits.RXC7 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_0_RXC7_OFF (28u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.FWD_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_FWD_EN_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.FWD_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_FWD_EN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.FWD_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_FWD_EN_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.RXC_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_RXC_EN_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.RXC_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_RXC_EN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.RXC_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_RXC_EN_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.TXQ_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_TXQ_EN_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.TXQ_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_TXQ_EN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_PORT_1_CONTROL_Bits.TXQ_EN */
#define IFX_GETH_BRIDGE_PORT_1_CONTROL_TXQ_EN_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ0 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ0_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ0 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ0_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ0 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ0_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ1 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ1_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ1 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ1_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ1 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ1_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ2 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ2_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ2 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ2_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ2 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ2_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ3 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ3_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ3 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ3_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ3 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ3_OFF (12u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ4 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ4_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ4 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ4_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ4 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ4_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ5 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ5_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ5 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ5_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ5 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ5_OFF (20u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ6 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ6_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ6 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ6_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ6 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ6_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ7 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ7_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ7 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ7_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1_Bits.TXQ7 */
#define IFX_GETH_BRIDGE_TXQ_MAP_PORT_1_TXQ7_OFF (28u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC0 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC0_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC0 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC0_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC0 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC0_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC1 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC1_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC1 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC1_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC1 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC1_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC2 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC2_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC2 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC2_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC2 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC2_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC3 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC3_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC3 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC3_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC3 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC3_OFF (12u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC4 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC4_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC4 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC4_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC4 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC4_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC5 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC5_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC5 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC5_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC5 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC5_OFF (20u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC6 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC6_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC6 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC6_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC6 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC6_OFF (24u)

/** \brief Length for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC7 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC7_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC7 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC7_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_RXC_MAP_PORT_1_Bits.RXC7 */
#define IFX_GETH_BRIDGE_RXC_MAP_PORT_1_RXC7_OFF (28u)

/** \brief Length for Ifx_GETH_BRIDGE_CSR_SW_CONTROL_Bits.RCWE */
#define IFX_GETH_BRIDGE_CSR_SW_CONTROL_RCWE_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_CSR_SW_CONTROL_Bits.RCWE */
#define IFX_GETH_BRIDGE_CSR_SW_CONTROL_RCWE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_CSR_SW_CONTROL_Bits.RCWE */
#define IFX_GETH_BRIDGE_CSR_SW_CONTROL_RCWE_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_CSR_SW_CONTROL_Bits.SEEN */
#define IFX_GETH_BRIDGE_CSR_SW_CONTROL_SEEN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_CSR_SW_CONTROL_Bits.SEEN */
#define IFX_GETH_BRIDGE_CSR_SW_CONTROL_SEEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_CSR_SW_CONTROL_Bits.SEEN */
#define IFX_GETH_BRIDGE_CSR_SW_CONTROL_SEEN_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_0_MACIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_0_MACIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_0_MACIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_0_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_0_MACIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_0_MACIS_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_0_MTLIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_0_MTLIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_0_MTLIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_0_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_0_MTLIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_0_MTLIS_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_1_MACIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_1_MACIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_1_MACIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_1_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_1_MACIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_1_MACIS_OFF (2u)

/** \brief Length for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_1_MTLIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_1_MTLIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_1_MTLIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_1_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.Port_1_MTLIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_PORT_1_MTLIS_OFF (3u)

/** \brief Length for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.DMAIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_DMAIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.DMAIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_DMAIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_INTERRUPT_STATUS_Bits.DMAIS */
#define IFX_GETH_BRIDGE_INTERRUPT_STATUS_DMAIS_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.DCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_DCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.DCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_DCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.DCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_DCIS_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.DUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_DUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.DUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_DUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.DUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_DUIS_OFF (2u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MSCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MSCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MSCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MSCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MSCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MSCIS_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MSUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MSUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MSUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MSUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MSUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MSUIS_OFF (5u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MCSIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MCSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MCSIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MCSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_0_MCSIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_0_MCSIS_OFF (6u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MSCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MSCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MSCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MSCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MSCIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MSCIS_OFF (7u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MSUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MSUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MSUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MSUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MSUIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MSUIS_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MCSIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MCSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MCSIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MCSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_Bits.Port_1_MCSIS */
#define IFX_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS_PORT_1_MCSIS_OFF (9u)

/** \brief Length for Ifx_GETH_BRIDGE_DMA_PORT_SELECTION_Bits.DMAPORTSEL */
#define IFX_GETH_BRIDGE_DMA_PORT_SELECTION_DMAPORTSEL_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_DMA_PORT_SELECTION_Bits.DMAPORTSEL */
#define IFX_GETH_BRIDGE_DMA_PORT_SELECTION_DMAPORTSEL_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_DMA_PORT_SELECTION_Bits.DMAPORTSEL */
#define IFX_GETH_BRIDGE_DMA_PORT_SELECTION_DMAPORTSEL_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PWRDWN_PORT0 */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PWRDWN_PORT0_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PWRDWN_PORT0 */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PWRDWN_PORT0_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PWRDWN_PORT0 */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PWRDWN_PORT0_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PWRDWN_PORT1 */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PWRDWN_PORT1_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PWRDWN_PORT1 */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PWRDWN_PORT1_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PWRDWN_PORT1 */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PWRDWN_PORT1_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PMT_ENABLE_ETHBR */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PMT_ENABLE_ETHBR_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PMT_ENABLE_ETHBR */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PMT_ENABLE_ETHBR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_PMT_CONTROL_Bits.PMT_ENABLE_ETHBR */
#define IFX_GETH_BRIDGE_PMT_CONTROL_PMT_ENABLE_ETHBR_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ATPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ATPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ATPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ATPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ATPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ATPES_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.DPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_DPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.DPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_DPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.DPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_DPES_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ARPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ARPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ARPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ARPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ARPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ARPES_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.CWPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_CWPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.CWPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_CWPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.CWPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_CWPES_OFF (11u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ASRPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ASRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ASRPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ASRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ASRPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ASRPES_OFF (12u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ATES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ATES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ATES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ATES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.ATES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_ATES_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.MSTTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_MSTTES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.MSTTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_MSTTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.MSTTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_MSTTES_OFF (21u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.SLVTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_SLVTES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.SLVTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_SLVTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.SLVTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_SLVTES_OFF (22u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FSMPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FSMPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FSMPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FSMPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FSMPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FSMPES_OFF (25u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FWDPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FWDPES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FWDPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FWDPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FWDPES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FWDPES_OFF (29u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FWDTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FWDTES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FWDTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FWDTES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.FWDTES */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_FWDTES_OFF (30u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.BRCPI */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_BRCPI_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.BRCPI */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_BRCPI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_Bits.BRCPI */
#define IFX_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS_BRCPI_OFF (31u)

/** \brief Length for Ifx_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS_Bits.ASPEAS */
#define IFX_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS_ASPEAS_LEN (16u)

/** \brief Mask for Ifx_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS_Bits.ASPEAS */
#define IFX_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS_ASPEAS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS_Bits.ASPEAS */
#define IFX_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS_ASPEAS_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.TMOUTEN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_TMOUTEN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.TMOUTEN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_TMOUTEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.TMOUTEN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_TMOUTEN_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.PRTYEN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_PRTYEN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.PRTYEN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_PRTYEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.PRTYEN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_PRTYEN_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.ATEIN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_ATEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.ATEIN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_ATEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.ATEIN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_ATEIN_OFF (11u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.APEIN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_APEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.APEIN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_APEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.APEIN */
#define IFX_GETH_BRIDGE_FSM_CONTROL_APEIN_OFF (19u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.ALGRNML */
#define IFX_GETH_BRIDGE_FSM_CONTROL_ALGRNML_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.ALGRNML */
#define IFX_GETH_BRIDGE_FSM_CONTROL_ALGRNML_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_CONTROL_Bits.ALGRNML */
#define IFX_GETH_BRIDGE_FSM_CONTROL_ALGRNML_OFF (27u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.TMR */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_TMR_LEN (10u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.TMR */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_TMR_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.TMR */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_TMR_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.NTMRMD */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_NTMRMD_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.NTMRMD */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_NTMRMD_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.NTMRMD */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_NTMRMD_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.LTMRMD */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_LTMRMD_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.LTMRMD */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_LTMRMD_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.LTMRMD */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_LTMRMD_OFF (20u)

/** \brief Length for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.CTMR */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_CTMR_LEN (3u)

/** \brief Mask for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.CTMR */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_CTMR_MSK (0x7u)

/** \brief Offset for Ifx_GETH_BRIDGE_FSM_ACT_TIMER_Bits.CTMR */
#define IFX_GETH_BRIDGE_FSM_ACT_TIMER_CTMR_OFF (28u)

/** \brief Length for Ifx_GETH_BRIDGE_SCSR_CONTROL_Bits.CPEN */
#define IFX_GETH_BRIDGE_SCSR_CONTROL_CPEN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SCSR_CONTROL_Bits.CPEN */
#define IFX_GETH_BRIDGE_SCSR_CONTROL_CPEN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SCSR_CONTROL_Bits.CPEN */
#define IFX_GETH_BRIDGE_SCSR_CONTROL_CPEN_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_SCSR_CONTROL_Bits.CEIN */
#define IFX_GETH_BRIDGE_SCSR_CONTROL_CEIN_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_SCSR_CONTROL_Bits.CEIN */
#define IFX_GETH_BRIDGE_SCSR_CONTROL_CEIN_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_SCSR_CONTROL_Bits.CEIN */
#define IFX_GETH_BRIDGE_SCSR_CONTROL_CEIN_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_SCSR_PARITY_STATUS_Bits.CADD */
#define IFX_GETH_BRIDGE_SCSR_PARITY_STATUS_CADD_LEN (16u)

/** \brief Mask for Ifx_GETH_BRIDGE_SCSR_PARITY_STATUS_Bits.CADD */
#define IFX_GETH_BRIDGE_SCSR_PARITY_STATUS_CADD_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_BRIDGE_SCSR_PARITY_STATUS_Bits.CADD */
#define IFX_GETH_BRIDGE_SCSR_PARITY_STATUS_CADD_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_Bits.ECCL */
#define IFX_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_ECCL_LEN (10u)

/** \brief Mask for Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_Bits.ECCL */
#define IFX_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_ECCL_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_Bits.ECCL */
#define IFX_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_ECCL_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_Bits.ECLL */
#define IFX_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_ECLL_LEN (10u)

/** \brief Mask for Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_Bits.ECLL */
#define IFX_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_ECLL_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_Bits.ECLL */
#define IFX_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT_ECLL_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIEE */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIEE_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIEE */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIEE */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIEE_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIAEE */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIAEE_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIAEE */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIAEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIAEE */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIAEE_OFF (17u)

/** \brief Length for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIEC */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIEC_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIEC */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIEC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DEBUG_CONTROL_Bits.EIEC */
#define IFX_GETH_BRIDGE_DEBUG_CONTROL_EIEC_OFF (18u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_CONTROL_Bits.DESCED */
#define IFX_GETH_BRIDGE_ECC_CONTROL_DESCED_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_CONTROL_Bits.DESCED */
#define IFX_GETH_BRIDGE_ECC_CONTROL_DESCED_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_CONTROL_Bits.DESCED */
#define IFX_GETH_BRIDGE_ECC_CONTROL_DESCED_OFF (5u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_CONTROL_Bits.EEAO */
#define IFX_GETH_BRIDGE_ECC_CONTROL_EEAO_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_CONTROL_Bits.EEAO */
#define IFX_GETH_BRIDGE_ECC_CONTROL_EEAO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_CONTROL_Bits.EEAO */
#define IFX_GETH_BRIDGE_ECC_CONTROL_EEAO_OFF (8u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.EESRE */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_EESRE_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.EESRE */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_EESRE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.EESRE */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_EESRE_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.EMS */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_EMS_LEN (3u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.EMS */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_EMS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.EMS */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_EMS_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.CCES */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_CCES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.CCES */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_CCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.CCES */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_CCES_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.CUES */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_CUES_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.CUES */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_CUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_Bits.CUES */
#define IFX_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL_CUES_OFF (5u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_Bits.ECEAS */
#define IFX_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_ECEAS_LEN (16u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_Bits.ECEAS */
#define IFX_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_ECEAS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_Bits.ECEAS */
#define IFX_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_ECEAS_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_Bits.EUEAS */
#define IFX_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_EUEAS_LEN (16u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_Bits.EUEAS */
#define IFX_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_EUEAS_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_Bits.EUEAS */
#define IFX_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS_EUEAS_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_Bits.ECECS */
#define IFX_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_ECECS_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_Bits.ECECS */
#define IFX_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_ECECS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_Bits.ECECS */
#define IFX_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_ECECS_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_Bits.EUECS */
#define IFX_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_EUECS_LEN (4u)

/** \brief Mask for Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_Bits.EUECS */
#define IFX_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_EUECS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_Bits.EUECS */
#define IFX_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS_EUECS_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.DDPP */
#define IFX_GETH_BRIDGE_DPP_CONTROL_DDPP_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.DDPP */
#define IFX_GETH_BRIDGE_DPP_CONTROL_DDPP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.DDPP */
#define IFX_GETH_BRIDGE_DPP_CONTROL_DDPP_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.OPE */
#define IFX_GETH_BRIDGE_DPP_CONTROL_OPE_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.OPE */
#define IFX_GETH_BRIDGE_DPP_CONTROL_OPE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.OPE */
#define IFX_GETH_BRIDGE_DPP_CONTROL_OPE_OFF (1u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.ESPI */
#define IFX_GETH_BRIDGE_DPP_CONTROL_ESPI_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.ESPI */
#define IFX_GETH_BRIDGE_DPP_CONTROL_ESPI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.ESPI */
#define IFX_GETH_BRIDGE_DPP_CONTROL_ESPI_OFF (2u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEAT */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEAT_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEAT */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEAT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEAT */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEAT_OFF (4u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEDC */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEDC_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEDC */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEDC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEDC */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEDC_OFF (5u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEAR */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEAR_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEAR */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEAR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEAR */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEAR_OFF (12u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPECW */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPECW_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPECW */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPECW_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPECW */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPECW_OFF (15u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEASR */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEASR_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEASR */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEASR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_CONTROL_Bits.IPEASR */
#define IFX_GETH_BRIDGE_DPP_CONTROL_IPEASR_OFF (16u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_Bits.BLEI */
#define IFX_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_BLEI_LEN (8u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_Bits.BLEI */
#define IFX_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_BLEI_MSK (0xffu)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_Bits.BLEI */
#define IFX_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_BLEI_OFF (0u)

/** \brief Length for Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_Bits.EIM */
#define IFX_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_EIM_LEN (1u)

/** \brief Mask for Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_Bits.EIM */
#define IFX_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_EIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_Bits.EIM */
#define IFX_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL_EIM_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_MODE_Bits.SWR */
#define IFX_GETH_DMA_MODE_SWR_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_MODE_Bits.SWR */
#define IFX_GETH_DMA_MODE_SWR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_MODE_Bits.SWR */
#define IFX_GETH_DMA_MODE_SWR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_MODE_Bits.TDRP */
#define IFX_GETH_DMA_MODE_TDRP_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_MODE_Bits.TDRP */
#define IFX_GETH_DMA_MODE_TDRP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_MODE_Bits.TDRP */
#define IFX_GETH_DMA_MODE_TDRP_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_MODE_Bits.TMRP */
#define IFX_GETH_DMA_MODE_TMRP_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_MODE_Bits.TMRP */
#define IFX_GETH_DMA_MODE_TMRP_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_MODE_Bits.TMRP */
#define IFX_GETH_DMA_MODE_TMRP_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_MODE_Bits.DSPW */
#define IFX_GETH_DMA_MODE_DSPW_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_MODE_Bits.DSPW */
#define IFX_GETH_DMA_MODE_DSPW_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_MODE_Bits.DSPW */
#define IFX_GETH_DMA_MODE_DSPW_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_MODE_Bits.INTM */
#define IFX_GETH_DMA_MODE_INTM_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_MODE_Bits.INTM */
#define IFX_GETH_DMA_MODE_INTM_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_MODE_Bits.INTM */
#define IFX_GETH_DMA_MODE_INTM_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.UBL */
#define IFX_GETH_DMA_SYSBUS_MODE_UBL_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.UBL */
#define IFX_GETH_DMA_SYSBUS_MODE_UBL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.UBL */
#define IFX_GETH_DMA_SYSBUS_MODE_UBL_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN4 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN4_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN4 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN4_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN4 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN4_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN8 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN8_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN8 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN8_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN8 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN8_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN16 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN16_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN16 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN16_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN16 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN16_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN32 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN32_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN32 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN32_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN32 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN32_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN64 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN64_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN64 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN64_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN64 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN64_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN128 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN128_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN128 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN128_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN128 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN128_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN256 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN256_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN256 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN256_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.BLEN256 */
#define IFX_GETH_DMA_SYSBUS_MODE_BLEN256_OFF (7u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.AALE */
#define IFX_GETH_DMA_SYSBUS_MODE_AALE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.AALE */
#define IFX_GETH_DMA_SYSBUS_MODE_AALE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.AALE */
#define IFX_GETH_DMA_SYSBUS_MODE_AALE_OFF (10u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.AAL */
#define IFX_GETH_DMA_SYSBUS_MODE_AAL_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.AAL */
#define IFX_GETH_DMA_SYSBUS_MODE_AAL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.AAL */
#define IFX_GETH_DMA_SYSBUS_MODE_AAL_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.ONEKBBE */
#define IFX_GETH_DMA_SYSBUS_MODE_ONEKBBE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.ONEKBBE */
#define IFX_GETH_DMA_SYSBUS_MODE_ONEKBBE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.ONEKBBE */
#define IFX_GETH_DMA_SYSBUS_MODE_ONEKBBE_OFF (13u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.LPI_XIT_PKT */
#define IFX_GETH_DMA_SYSBUS_MODE_LPI_XIT_PKT_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.LPI_XIT_PKT */
#define IFX_GETH_DMA_SYSBUS_MODE_LPI_XIT_PKT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.LPI_XIT_PKT */
#define IFX_GETH_DMA_SYSBUS_MODE_LPI_XIT_PKT_OFF (14u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.EN_LPI */
#define IFX_GETH_DMA_SYSBUS_MODE_EN_LPI_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.EN_LPI */
#define IFX_GETH_DMA_SYSBUS_MODE_EN_LPI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.EN_LPI */
#define IFX_GETH_DMA_SYSBUS_MODE_EN_LPI_OFF (15u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.RD_OSR_LMT */
#define IFX_GETH_DMA_SYSBUS_MODE_RD_OSR_LMT_LEN (5u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.RD_OSR_LMT */
#define IFX_GETH_DMA_SYSBUS_MODE_RD_OSR_LMT_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.RD_OSR_LMT */
#define IFX_GETH_DMA_SYSBUS_MODE_RD_OSR_LMT_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_SYSBUS_MODE_Bits.WR_OSR_LMT */
#define IFX_GETH_DMA_SYSBUS_MODE_WR_OSR_LMT_LEN (5u)

/** \brief Mask for Ifx_GETH_DMA_SYSBUS_MODE_Bits.WR_OSR_LMT */
#define IFX_GETH_DMA_SYSBUS_MODE_WR_OSR_LMT_MSK (0x1fu)

/** \brief Offset for Ifx_GETH_DMA_SYSBUS_MODE_Bits.WR_OSR_LMT */
#define IFX_GETH_DMA_SYSBUS_MODE_WR_OSR_LMT_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC0IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC0IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC0IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC0IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC0IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC0IS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC1IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC1IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC1IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC1IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC1IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC1IS_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC2IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC2IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC2IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC2IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC2IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC2IS_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC3IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC3IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC3IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC3IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC3IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC3IS_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC4IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC4IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC4IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC4IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC4IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC4IS_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC5IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC5IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC5IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC5IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC5IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC5IS_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC6IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC6IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC6IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC6IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC6IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC6IS_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC7IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC7IS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC7IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC7IS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC7IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC7IS_OFF (7u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC15TC8IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC15TC8IS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC15TC8IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC15TC8IS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.DC15TC8IS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_DC15TC8IS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.MTLIS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_MTLIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.MTLIS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.MTLIS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_MTLIS_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.MACIS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_MACIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.MACIS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_INTERRUPT_STATUS_Bits.MACIS */
#define IFX_GETH_DMA_INTERRUPT_STATUS_MACIS_OFF (17u)

/** \brief Length for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TDRC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TDRC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TDRC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TDRC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TDRC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TDRC_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TDRD */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TDRD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TDRD */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TDRD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TDRD */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TDRD_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TEC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TEC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TEC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TEC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TEC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TEC_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TED */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TED_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TED */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TED_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.TED */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_TED_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.THC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_THC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.THC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_THC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.THC */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_THC_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.THD */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_THD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.THD */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_THD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL_Bits.THD */
#define IFX_GETH_DMA_AXI_TX_AR_ACE_CONTROL_THD_OFF (20u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDWC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDWC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDWC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDWC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDWC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDWC_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDWD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDWD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDWD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDWD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDWD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDWD_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RPC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RPC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RPC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RPC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RPC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RPC_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RPD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RPD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RPD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RPD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RPD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RPD_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RHC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RHC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RHC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RHC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RHC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RHC_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RHD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RHD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RHD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RHD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RHD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RHD_OFF (20u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDC */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDC_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL_Bits.RDD */
#define IFX_GETH_DMA_AXI_RX_AW_ACE_CONTROL_RDD_OFF (28u)

/** \brief Length for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.TDWC */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_TDWC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.TDWC */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_TDWC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.TDWC */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_TDWC_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.TDWD */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_TDWD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.TDWD */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_TDWD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.TDWD */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_TDWD_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDRC */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDRC_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDRC */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDRC_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDRC */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDRC_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDRD */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDRD_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDRD */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDRD_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDRD */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDRD_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDP */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDP_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDP */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.RDP */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_RDP_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.WRP */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_WRP_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.WRP */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_WRP_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_Bits.WRP */
#define IFX_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL_WRP_OFF (20u)

/** \brief Length for Ifx_GETH_DMA_DEBUG_STATUS0_Bits.AXWHSTS */
#define IFX_GETH_DMA_DEBUG_STATUS0_AXWHSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_DEBUG_STATUS0_Bits.AXWHSTS */
#define IFX_GETH_DMA_DEBUG_STATUS0_AXWHSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_DEBUG_STATUS0_Bits.AXWHSTS */
#define IFX_GETH_DMA_DEBUG_STATUS0_AXWHSTS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_DEBUG_STATUS0_Bits.AXRHSTS */
#define IFX_GETH_DMA_DEBUG_STATUS0_AXRHSTS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_DEBUG_STATUS0_Bits.AXRHSTS */
#define IFX_GETH_DMA_DEBUG_STATUS0_AXRHSTS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_DEBUG_STATUS0_Bits.AXRHSTS */
#define IFX_GETH_DMA_DEBUG_STATUS0_AXRHSTS_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_DEBUG_STATUS1_Bits.TDAS */
#define IFX_GETH_DMA_DEBUG_STATUS1_TDAS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_DEBUG_STATUS1_Bits.TDAS */
#define IFX_GETH_DMA_DEBUG_STATUS1_TDAS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_DEBUG_STATUS1_Bits.TDAS */
#define IFX_GETH_DMA_DEBUG_STATUS1_TDAS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_DEBUG_STATUS3_Bits.RDAS */
#define IFX_GETH_DMA_DEBUG_STATUS3_RDAS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_DEBUG_STATUS3_Bits.RDAS */
#define IFX_GETH_DMA_DEBUG_STATUS3_RDAS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_DEBUG_STATUS3_Bits.RDAS */
#define IFX_GETH_DMA_DEBUG_STATUS3_RDAS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TX_EDMA_CONTROL_Bits.TDPS */
#define IFX_GETH_DMA_TX_EDMA_CONTROL_TDPS_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_TX_EDMA_CONTROL_Bits.TDPS */
#define IFX_GETH_DMA_TX_EDMA_CONTROL_TDPS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_TX_EDMA_CONTROL_Bits.TDPS */
#define IFX_GETH_DMA_TX_EDMA_CONTROL_TDPS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TX_EDMA_CONTROL_Bits.TEDM */
#define IFX_GETH_DMA_TX_EDMA_CONTROL_TEDM_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_TX_EDMA_CONTROL_Bits.TEDM */
#define IFX_GETH_DMA_TX_EDMA_CONTROL_TEDM_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_TX_EDMA_CONTROL_Bits.TEDM */
#define IFX_GETH_DMA_TX_EDMA_CONTROL_TEDM_OFF (30u)

/** \brief Length for Ifx_GETH_DMA_RX_EDMA_CONTROL_Bits.RDPS */
#define IFX_GETH_DMA_RX_EDMA_CONTROL_RDPS_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_RX_EDMA_CONTROL_Bits.RDPS */
#define IFX_GETH_DMA_RX_EDMA_CONTROL_RDPS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_RX_EDMA_CONTROL_Bits.RDPS */
#define IFX_GETH_DMA_RX_EDMA_CONTROL_RDPS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_RX_EDMA_CONTROL_Bits.REDM */
#define IFX_GETH_DMA_RX_EDMA_CONTROL_REDM_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_RX_EDMA_CONTROL_Bits.REDM */
#define IFX_GETH_DMA_RX_EDMA_CONTROL_REDM_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_RX_EDMA_CONTROL_Bits.REDM */
#define IFX_GETH_DMA_RX_EDMA_CONTROL_REDM_OFF (30u)

/** \brief Length for Ifx_GETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.LPIEI */
#define IFX_GETH_DMA_AXI_LPI_ENTRY_INTERVAL_LPIEI_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.LPIEI */
#define IFX_GETH_DMA_AXI_LPI_ENTRY_INTERVAL_LPIEI_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.LPIEI */
#define IFX_GETH_DMA_AXI_LPI_ENTRY_INTERVAL_LPIEI_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL0_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL0_FTOV_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL0_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL0_FTOV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL0_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL0_FTOV_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL0_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL0_FGOS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL0_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL0_FGOS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL0_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL0_FGOS_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL0_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL0_FTOS_LEN (24u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL0_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL0_FTOS_MSK (0xffffffu)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL0_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL0_FTOS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL1_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL1_FTOV_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL1_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL1_FTOV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL1_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL1_FTOV_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL1_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL1_FGOS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL1_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL1_FGOS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL1_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL1_FGOS_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL1_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL1_FTOS_LEN (24u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL1_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL1_FTOS_MSK (0xffffffu)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL1_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL1_FTOS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL2_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL2_FTOV_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL2_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL2_FTOV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL2_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL2_FTOV_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL2_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL2_FGOS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL2_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL2_FGOS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL2_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL2_FGOS_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL2_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL2_FTOS_LEN (24u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL2_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL2_FTOS_MSK (0xffffffu)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL2_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL2_FTOS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL3_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL3_FTOV_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL3_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL3_FTOV_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL3_Bits.FTOV */
#define IFX_GETH_DMA_TBS_CTRL3_FTOV_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL3_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL3_FGOS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL3_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL3_FGOS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL3_Bits.FGOS */
#define IFX_GETH_DMA_TBS_CTRL3_FGOS_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_TBS_CTRL3_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL3_FTOS_LEN (24u)

/** \brief Mask for Ifx_GETH_DMA_TBS_CTRL3_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL3_FTOS_MSK (0xffffffu)

/** \brief Offset for Ifx_GETH_DMA_TBS_CTRL3_Bits.FTOS */
#define IFX_GETH_DMA_TBS_CTRL3_FTOS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.DECIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_DECIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.DECIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_DECIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.DECIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_DECIS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.DEUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_DEUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.DEUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_DEUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.DEUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_DEUIS_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.AMCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_AMCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.AMCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_AMCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.AMCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_AMCIS_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.AMUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_AMUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.AMUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_AMUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.AMUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_AMUIS_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.ASCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_ASCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.ASCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_ASCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.ASCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_ASCIS_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.ASUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_ASUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.ASUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_ASUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.ASUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_ASUIS_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MSCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MSCIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MSCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MSCIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MSCIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MSCIS_OFF (28u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MSUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MSUIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MSUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MSUIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MSUIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MSUIS_OFF (29u)

/** \brief Length for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MCSIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MCSIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MCSIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MCSIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS_Bits.MCSIS */
#define IFX_GETH_DMA_SAFETY_INTERRUPT_STATUS_MCSIS_OFF (31u)

/** \brief Length for Ifx_GETH_DMA_ECC_INTERRUPT_ENABLE_Bits.DCEIE */
#define IFX_GETH_DMA_ECC_INTERRUPT_ENABLE_DCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_ECC_INTERRUPT_ENABLE_Bits.DCEIE */
#define IFX_GETH_DMA_ECC_INTERRUPT_ENABLE_DCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_ECC_INTERRUPT_ENABLE_Bits.DCEIE */
#define IFX_GETH_DMA_ECC_INTERRUPT_ENABLE_DCEIE_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DCES */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DCES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DCES */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DCES */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DCES_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DAMS */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DAMS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DAMS */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DAMS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DAMS */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DAMS_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DUES */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DUES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DUES */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_ECC_INTERRUPT_STATUS_Bits.DUES */
#define IFX_GETH_DMA_ECC_INTERRUPT_STATUS_DUES_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_DPP_CONTROL_Bits.IPETD */
#define IFX_GETH_DMA_DPP_CONTROL_IPETD_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_DPP_CONTROL_Bits.IPETD */
#define IFX_GETH_DMA_DPP_CONTROL_IPETD_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_DPP_CONTROL_Bits.IPETD */
#define IFX_GETH_DMA_DPP_CONTROL_IPETD_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_DPP_CONTROL_Bits.IPERD */
#define IFX_GETH_DMA_DPP_CONTROL_IPERD_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_DPP_CONTROL_Bits.IPERD */
#define IFX_GETH_DMA_DPP_CONTROL_IPERD_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_DPP_CONTROL_Bits.IPERD */
#define IFX_GETH_DMA_DPP_CONTROL_IPERD_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_DPP_INTERRUPT_STATUS_Bits.TDPES */
#define IFX_GETH_DMA_DPP_INTERRUPT_STATUS_TDPES_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_DPP_INTERRUPT_STATUS_Bits.TDPES */
#define IFX_GETH_DMA_DPP_INTERRUPT_STATUS_TDPES_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_DPP_INTERRUPT_STATUS_Bits.TDPES */
#define IFX_GETH_DMA_DPP_INTERRUPT_STATUS_TDPES_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_DPP_INTERRUPT_STATUS_Bits.RDPES */
#define IFX_GETH_DMA_DPP_INTERRUPT_STATUS_RDPES_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_DPP_INTERRUPT_STATUS_Bits.RDPES */
#define IFX_GETH_DMA_DPP_INTERRUPT_STATUS_RDPES_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_DPP_INTERRUPT_STATUS_Bits.RDPES */
#define IFX_GETH_DMA_DPP_INTERRUPT_STATUS_RDPES_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_IND_CTRL_Bits.OB */
#define IFX_GETH_DMA_CH_IND_CTRL_OB_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_IND_CTRL_Bits.OB */
#define IFX_GETH_DMA_CH_IND_CTRL_OB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_IND_CTRL_Bits.OB */
#define IFX_GETH_DMA_CH_IND_CTRL_OB_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_IND_CTRL_Bits.CT */
#define IFX_GETH_DMA_CH_IND_CTRL_CT_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_IND_CTRL_Bits.CT */
#define IFX_GETH_DMA_CH_IND_CTRL_CT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_IND_CTRL_Bits.CT */
#define IFX_GETH_DMA_CH_IND_CTRL_CT_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_CH_IND_CTRL_Bits.AUTO */
#define IFX_GETH_DMA_CH_IND_CTRL_AUTO_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_CH_IND_CTRL_Bits.AUTO */
#define IFX_GETH_DMA_CH_IND_CTRL_AUTO_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_CH_IND_CTRL_Bits.AUTO */
#define IFX_GETH_DMA_CH_IND_CTRL_AUTO_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_CH_IND_CTRL_Bits.AOFF */
#define IFX_GETH_DMA_CH_IND_CTRL_AOFF_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_CH_IND_CTRL_Bits.AOFF */
#define IFX_GETH_DMA_CH_IND_CTRL_AOFF_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_CH_IND_CTRL_Bits.AOFF */
#define IFX_GETH_DMA_CH_IND_CTRL_AOFF_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_CH_IND_CTRL_Bits.MSEL */
#define IFX_GETH_DMA_CH_IND_CTRL_MSEL_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_CH_IND_CTRL_Bits.MSEL */
#define IFX_GETH_DMA_CH_IND_CTRL_MSEL_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_CH_IND_CTRL_Bits.MSEL */
#define IFX_GETH_DMA_CH_IND_CTRL_MSEL_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_IND_DATA_Bits.WT */
#define IFX_GETH_DMA_CH_IND_DATA_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH_IND_DATA_Bits.WT */
#define IFX_GETH_DMA_CH_IND_DATA_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH_IND_DATA_Bits.WT */
#define IFX_GETH_DMA_CH_IND_DATA_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH0_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH0_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH0_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH0_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH0_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH0_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH1_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH1_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH1_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH1_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH1_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH1_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH2_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH2_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH2_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH2_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH2_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH2_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH3_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH3_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH3_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH3_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH3_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH3_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH4_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH4_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH4_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH4_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH4_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH4_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH5_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH5_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH5_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH5_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH5_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH5_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH6_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH6_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH6_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH6_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH6_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH6_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH7_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH7_TXEXTCFG_WT_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH7_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH7_TXEXTCFG_WT_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH7_TXEXTCFG_Bits.WT */
#define IFX_GETH_DMA_CH7_TXEXTCFG_WT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.OB */
#define IFX_GETH_DMA_SFTY_IND_CTRL_OB_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.OB */
#define IFX_GETH_DMA_SFTY_IND_CTRL_OB_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.OB */
#define IFX_GETH_DMA_SFTY_IND_CTRL_OB_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.CT */
#define IFX_GETH_DMA_SFTY_IND_CTRL_CT_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.CT */
#define IFX_GETH_DMA_SFTY_IND_CTRL_CT_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.CT */
#define IFX_GETH_DMA_SFTY_IND_CTRL_CT_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.AUTO */
#define IFX_GETH_DMA_SFTY_IND_CTRL_AUTO_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.AUTO */
#define IFX_GETH_DMA_SFTY_IND_CTRL_AUTO_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.AUTO */
#define IFX_GETH_DMA_SFTY_IND_CTRL_AUTO_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.AOFF */
#define IFX_GETH_DMA_SFTY_IND_CTRL_AOFF_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.AOFF */
#define IFX_GETH_DMA_SFTY_IND_CTRL_AOFF_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.AOFF */
#define IFX_GETH_DMA_SFTY_IND_CTRL_AOFF_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.MSEL */
#define IFX_GETH_DMA_SFTY_IND_CTRL_MSEL_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.MSEL */
#define IFX_GETH_DMA_SFTY_IND_CTRL_MSEL_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.MSEL */
#define IFX_GETH_DMA_SFTY_IND_CTRL_MSEL_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.DAPS */
#define IFX_GETH_DMA_SFTY_IND_CTRL_DAPS_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.DAPS */
#define IFX_GETH_DMA_SFTY_IND_CTRL_DAPS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_CTRL_Bits.DAPS */
#define IFX_GETH_DMA_SFTY_IND_CTRL_DAPS_OFF (22u)

/** \brief Length for Ifx_GETH_DMA_SFTY_IND_DATA_Bits.DATA */
#define IFX_GETH_DMA_SFTY_IND_DATA_DATA_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_IND_DATA_Bits.DATA */
#define IFX_GETH_DMA_SFTY_IND_DATA_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_SFTY_IND_DATA_Bits.DATA */
#define IFX_GETH_DMA_SFTY_IND_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_CTRL_Bits.AMSD */
#define IFX_GETH_DMA_AM_SFTY_CTRL_AMSD_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_CTRL_Bits.AMSD */
#define IFX_GETH_DMA_AM_SFTY_CTRL_AMSD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_CTRL_Bits.AMSD */
#define IFX_GETH_DMA_AM_SFTY_CTRL_AMSD_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_CTRL_Bits.CESM */
#define IFX_GETH_DMA_AM_SFTY_CTRL_CESM_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_CTRL_Bits.CESM */
#define IFX_GETH_DMA_AM_SFTY_CTRL_CESM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_CTRL_Bits.CESM */
#define IFX_GETH_DMA_AM_SFTY_CTRL_CESM_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.BVPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_BVPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.BVPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_BVPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.BVPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_BVPES_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.BCPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_BCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.BCPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_BCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.BCPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_BCPES_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.RVPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_RVPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.RVPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_RVPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.RVPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_RVPES_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.RCPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_RCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.RCPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_RCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.RCPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_RCPES_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.WRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_WRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.WRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_WRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.WRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_WRPES_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.AWRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_AWRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.AWRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_AWRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.AWRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_AWRPES_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.ARRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_ARRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.ARRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_ARRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS_Bits.ARRPES */
#define IFX_GETH_DMA_AM_SFTY_DPP_INTR_STS_ARRPES_OFF (7u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS_Bits.RDCES */
#define IFX_GETH_DMA_AM_SFTY_ECC_INTR_STS_RDCES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS_Bits.RDCES */
#define IFX_GETH_DMA_AM_SFTY_ECC_INTR_STS_RDCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS_Bits.RDCES */
#define IFX_GETH_DMA_AM_SFTY_ECC_INTR_STS_RDCES_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS_Bits.RDUES */
#define IFX_GETH_DMA_AM_SFTY_ECC_INTR_STS_RDUES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS_Bits.RDUES */
#define IFX_GETH_DMA_AM_SFTY_ECC_INTR_STS_RDUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS_Bits.RDUES */
#define IFX_GETH_DMA_AM_SFTY_ECC_INTR_STS_RDUES_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_INTR_EN_Bits.RDCEIE */
#define IFX_GETH_DMA_AM_SFTY_INTR_EN_RDCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_INTR_EN_Bits.RDCEIE */
#define IFX_GETH_DMA_AM_SFTY_INTR_EN_RDCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_INTR_EN_Bits.RDCEIE */
#define IFX_GETH_DMA_AM_SFTY_INTR_EN_RDCEIE_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RID */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RID_LEN (6u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RID */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RID_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RID */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RID_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RRESP */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RRESP_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RRESP */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RRESP_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RRESP */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RRESP_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RLAST */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RLAST_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RLAST */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RLAST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_Bits.RLAST */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_CTRL_RLAST_OFF (14u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_DATA_Bits.RD */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_DATA_RD_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_DATA_Bits.RD */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_DATA_RD_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_RDC_DBG_DATA_Bits.RD */
#define IFX_GETH_DMA_AM_SFTY_RDC_DBG_DATA_RD_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_Bits.RECECS */
#define IFX_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_RECECS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_Bits.RECECS */
#define IFX_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_RECECS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_Bits.RECECS */
#define IFX_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_RECECS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_Bits.REUECS */
#define IFX_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_REUECS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_Bits.REUECS */
#define IFX_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_REUECS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_Bits.REUECS */
#define IFX_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS_REUECS_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_Bits.BID */
#define IFX_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_BID_LEN (6u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_Bits.BID */
#define IFX_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_BID_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_Bits.BID */
#define IFX_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_BID_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_Bits.BRESP */
#define IFX_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_BRESP_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_Bits.BRESP */
#define IFX_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_BRESP_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_Bits.BRESP */
#define IFX_GETH_DMA_AM_SFTY_WRC_DBG_CTRL_BRESP_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_CTRL_Bits.ASSD */
#define IFX_GETH_DMA_AS_SFTY_CTRL_ASSD_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_CTRL_Bits.ASSD */
#define IFX_GETH_DMA_AS_SFTY_CTRL_ASSD_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_CTRL_Bits.ASSD */
#define IFX_GETH_DMA_AS_SFTY_CTRL_ASSD_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_CTRL_Bits.CESS */
#define IFX_GETH_DMA_AS_SFTY_CTRL_CESS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_CTRL_Bits.CESS */
#define IFX_GETH_DMA_AS_SFTY_CTRL_CESS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_CTRL_Bits.CESS */
#define IFX_GETH_DMA_AS_SFTY_CTRL_CESS_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.BRPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_BRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.BRPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_BRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.BRPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_BRPES_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.RRPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_RRPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.RRPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_RRPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.RRPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_RRPES_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.WVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_WVPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.WVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_WVPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.WVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_WVPES_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.WCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_WCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.WCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_WCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.WCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_WCPES_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWVPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWVPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWVPES_OFF (5u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWCPES_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWAPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWAPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWAPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWAPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.AWAPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_AWAPES_OFF (7u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARVPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARVPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARVPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARVPES_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARCPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARCPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARCPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARCPES_OFF (9u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARAPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARAPES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARAPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARAPES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS_Bits.ARAPES */
#define IFX_GETH_DMA_AS_SFTY_DPP_INTR_STS_ARAPES_OFF (10u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS_Bits.WDCES */
#define IFX_GETH_DMA_AS_SFTY_ECC_INTR_STS_WDCES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS_Bits.WDCES */
#define IFX_GETH_DMA_AS_SFTY_ECC_INTR_STS_WDCES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS_Bits.WDCES */
#define IFX_GETH_DMA_AS_SFTY_ECC_INTR_STS_WDCES_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS_Bits.WDUES */
#define IFX_GETH_DMA_AS_SFTY_ECC_INTR_STS_WDUES_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS_Bits.WDUES */
#define IFX_GETH_DMA_AS_SFTY_ECC_INTR_STS_WDUES_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS_Bits.WDUES */
#define IFX_GETH_DMA_AS_SFTY_ECC_INTR_STS_WDUES_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_INTR_EN_Bits.WDCEIE */
#define IFX_GETH_DMA_AS_SFTY_INTR_EN_WDCEIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_INTR_EN_Bits.WDCEIE */
#define IFX_GETH_DMA_AS_SFTY_INTR_EN_WDCEIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_INTR_EN_Bits.WDCEIE */
#define IFX_GETH_DMA_AS_SFTY_INTR_EN_WDCEIE_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_ADDR_Bits.ADDR */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_ADDR_ADDR_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_ADDR_Bits.ADDR */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_ADDR_ADDR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_ADDR_Bits.ADDR */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_ADDR_ADDR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARID */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARID_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARID */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARID_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARID */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARID_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARLEN */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARLEN_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARLEN */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARLEN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARLEN */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARLEN_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARSIZE */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARSIZE_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARSIZE */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARSIZE_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARSIZE */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARSIZE_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARBURST */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARBURST_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARBURST */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARBURST_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARBURST */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARBURST_OFF (27u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARLOCK */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARLOCK_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARLOCK */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARLOCK_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_Bits.ARLOCK */
#define IFX_GETH_DMA_AS_SFTY_RAC_DBG_CTRL_ARLOCK_OFF (29u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_ADDR_Bits.ADDR */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_ADDR_ADDR_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_ADDR_Bits.ADDR */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_ADDR_ADDR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_ADDR_Bits.ADDR */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_ADDR_ADDR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWID */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWID_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWID */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWID_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWID */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWID_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWLEN */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWLEN_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWLEN */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWLEN_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWLEN */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWLEN_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWSIZE */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWSIZE_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWSIZE */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWSIZE_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWSIZE */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWSIZE_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWBURST */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWBURST_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWBURST */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWBURST_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWBURST */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWBURST_OFF (27u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWLOCK */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWLOCK_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWLOCK */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWLOCK_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_Bits.AWLOCK */
#define IFX_GETH_DMA_AS_SFTY_WAC_DBG_CTRL_AWLOCK_OFF (29u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_Bits.WID */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_WID_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_Bits.WID */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_WID_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_Bits.WID */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_WID_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_Bits.WSTRB */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_WSTRB_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_Bits.WSTRB */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_WSTRB_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_Bits.WSTRB */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_CTRL_WSTRB_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_DATA_Bits.WD */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_DATA_WD_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_DATA_Bits.WD */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_DATA_WD_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WDC_DBG_DATA_Bits.WD */
#define IFX_GETH_DMA_AS_SFTY_WDC_DBG_DATA_WD_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_Bits.WECECS */
#define IFX_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_WECECS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_Bits.WECECS */
#define IFX_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_WECECS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_Bits.WECECS */
#define IFX_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_WECECS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_Bits.WEUECS */
#define IFX_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_WEUECS_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_Bits.WEUECS */
#define IFX_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_WEUECS_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_Bits.WEUECS */
#define IFX_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS_WEUECS_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.AMIE */
#define IFX_GETH_DMA_SFTY_DBG_EIC_AMIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.AMIE */
#define IFX_GETH_DMA_SFTY_DBG_EIC_AMIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.AMIE */
#define IFX_GETH_DMA_SFTY_DBG_EIC_AMIE_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.ASIE */
#define IFX_GETH_DMA_SFTY_DBG_EIC_ASIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.ASIE */
#define IFX_GETH_DMA_SFTY_DBG_EIC_ASIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.ASIE */
#define IFX_GETH_DMA_SFTY_DBG_EIC_ASIE_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.NBEI */
#define IFX_GETH_DMA_SFTY_DBG_EIC_NBEI_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.NBEI */
#define IFX_GETH_DMA_SFTY_DBG_EIC_NBEI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.NBEI */
#define IFX_GETH_DMA_SFTY_DBG_EIC_NBEI_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.EIM */
#define IFX_GETH_DMA_SFTY_DBG_EIC_EIM_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.EIM */
#define IFX_GETH_DMA_SFTY_DBG_EIC_EIM_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.EIM */
#define IFX_GETH_DMA_SFTY_DBG_EIC_EIM_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.ECC_SEL */
#define IFX_GETH_DMA_SFTY_DBG_EIC_ECC_SEL_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.ECC_SEL */
#define IFX_GETH_DMA_SFTY_DBG_EIC_ECC_SEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.ECC_SEL */
#define IFX_GETH_DMA_SFTY_DBG_EIC_ECC_SEL_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.BLEI */
#define IFX_GETH_DMA_SFTY_DBG_EIC_BLEI_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.BLEI */
#define IFX_GETH_DMA_SFTY_DBG_EIC_BLEI_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_SFTY_DBG_EIC_Bits.BLEI */
#define IFX_GETH_DMA_SFTY_DBG_EIC_BLEI_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_CONTROL_Bits.PBLx8 */
#define IFX_GETH_DMA_CH_CONTROL_PBLX8_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_CONTROL_Bits.PBLx8 */
#define IFX_GETH_DMA_CH_CONTROL_PBLX8_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_CONTROL_Bits.PBLx8 */
#define IFX_GETH_DMA_CH_CONTROL_PBLX8_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_CONTROL_Bits.DSL */
#define IFX_GETH_DMA_CH_CONTROL_DSL_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_CONTROL_Bits.DSL */
#define IFX_GETH_DMA_CH_CONTROL_DSL_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_CONTROL_Bits.DSL */
#define IFX_GETH_DMA_CH_CONTROL_DSL_OFF (18u)

/** \brief Length for Ifx_GETH_DMA_CH_CONTROL_Bits.SPH */
#define IFX_GETH_DMA_CH_CONTROL_SPH_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_CONTROL_Bits.SPH */
#define IFX_GETH_DMA_CH_CONTROL_SPH_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_CONTROL_Bits.SPH */
#define IFX_GETH_DMA_CH_CONTROL_SPH_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.ST */
#define IFX_GETH_DMA_CH_TX_CONTROL_ST_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.ST */
#define IFX_GETH_DMA_CH_TX_CONTROL_ST_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.ST */
#define IFX_GETH_DMA_CH_TX_CONTROL_ST_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TxPBL */
#define IFX_GETH_DMA_CH_TX_CONTROL_TXPBL_LEN (6u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TxPBL */
#define IFX_GETH_DMA_CH_TX_CONTROL_TXPBL_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TxPBL */
#define IFX_GETH_DMA_CH_TX_CONTROL_TXPBL_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TQOS */
#define IFX_GETH_DMA_CH_TX_CONTROL_TQOS_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TQOS */
#define IFX_GETH_DMA_CH_TX_CONTROL_TQOS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TQOS */
#define IFX_GETH_DMA_CH_TX_CONTROL_TQOS_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.EDSE */
#define IFX_GETH_DMA_CH_TX_CONTROL_EDSE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.EDSE */
#define IFX_GETH_DMA_CH_TX_CONTROL_EDSE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.EDSE */
#define IFX_GETH_DMA_CH_TX_CONTROL_EDSE_OFF (28u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TFSEL */
#define IFX_GETH_DMA_CH_TX_CONTROL_TFSEL_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TFSEL */
#define IFX_GETH_DMA_CH_TX_CONTROL_TFSEL_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL_Bits.TFSEL */
#define IFX_GETH_DMA_CH_TX_CONTROL_TFSEL_OFF (29u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.SR */
#define IFX_GETH_DMA_CH_RX_CONTROL_SR_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.SR */
#define IFX_GETH_DMA_CH_RX_CONTROL_SR_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.SR */
#define IFX_GETH_DMA_CH_RX_CONTROL_SR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RBSZ */
#define IFX_GETH_DMA_CH_RX_CONTROL_RBSZ_LEN (11u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RBSZ */
#define IFX_GETH_DMA_CH_RX_CONTROL_RBSZ_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RBSZ */
#define IFX_GETH_DMA_CH_RX_CONTROL_RBSZ_OFF (4u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RxPBL */
#define IFX_GETH_DMA_CH_RX_CONTROL_RXPBL_LEN (6u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RxPBL */
#define IFX_GETH_DMA_CH_RX_CONTROL_RXPBL_MSK (0x3fu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RxPBL */
#define IFX_GETH_DMA_CH_RX_CONTROL_RXPBL_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RQOS */
#define IFX_GETH_DMA_CH_RX_CONTROL_RQOS_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RQOS */
#define IFX_GETH_DMA_CH_RX_CONTROL_RQOS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RQOS */
#define IFX_GETH_DMA_CH_RX_CONTROL_RQOS_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RPF */
#define IFX_GETH_DMA_CH_RX_CONTROL_RPF_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RPF */
#define IFX_GETH_DMA_CH_RX_CONTROL_RPF_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL_Bits.RPF */
#define IFX_GETH_DMA_CH_RX_CONTROL_RPF_OFF (31u)

/** \brief Length for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ESC */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ESC_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ESC */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ESC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ESC */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ESC_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ASC */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ASC_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ASC */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ASC_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ASC */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ASC_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.RSN */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RSN_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.RSN */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RSN_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.RSN */
#define IFX_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RSN_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS_Bits.TDESLA */
#define IFX_GETH_DMA_CH_TXDESC_LIST_LADDRESS_TDESLA_LEN (29u)

/** \brief Mask for Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS_Bits.TDESLA */
#define IFX_GETH_DMA_CH_TXDESC_LIST_LADDRESS_TDESLA_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS_Bits.TDESLA */
#define IFX_GETH_DMA_CH_TXDESC_LIST_LADDRESS_TDESLA_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS_Bits.RDESLA */
#define IFX_GETH_DMA_CH_RXDESC_LIST_LADDRESS_RDESLA_LEN (29u)

/** \brief Mask for Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS_Bits.RDESLA */
#define IFX_GETH_DMA_CH_RXDESC_LIST_LADDRESS_RDESLA_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS_Bits.RDESLA */
#define IFX_GETH_DMA_CH_RXDESC_LIST_LADDRESS_RDESLA_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER_Bits.TDT */
#define IFX_GETH_DMA_CH_TXDESC_TAIL_LPOINTER_TDT_LEN (29u)

/** \brief Mask for Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER_Bits.TDT */
#define IFX_GETH_DMA_CH_TXDESC_TAIL_LPOINTER_TDT_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER_Bits.TDT */
#define IFX_GETH_DMA_CH_TXDESC_TAIL_LPOINTER_TDT_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER_Bits.RDT */
#define IFX_GETH_DMA_CH_RXDESC_TAIL_LPOINTER_RDT_LEN (29u)

/** \brief Mask for Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER_Bits.RDT */
#define IFX_GETH_DMA_CH_RXDESC_TAIL_LPOINTER_RDT_MSK (0x1fffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER_Bits.RDT */
#define IFX_GETH_DMA_CH_RXDESC_TAIL_LPOINTER_RDT_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL2_Bits.TDRL */
#define IFX_GETH_DMA_CH_TX_CONTROL2_TDRL_LEN (16u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL2_Bits.TDRL */
#define IFX_GETH_DMA_CH_TX_CONTROL2_TDRL_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL2_Bits.TDRL */
#define IFX_GETH_DMA_CH_TX_CONTROL2_TDRL_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_CONTROL2_Bits.ORRQ */
#define IFX_GETH_DMA_CH_TX_CONTROL2_ORRQ_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_CONTROL2_Bits.ORRQ */
#define IFX_GETH_DMA_CH_TX_CONTROL2_ORRQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_CONTROL2_Bits.ORRQ */
#define IFX_GETH_DMA_CH_TX_CONTROL2_ORRQ_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.RDRL */
#define IFX_GETH_DMA_CH_RX_CONTROL2_RDRL_LEN (16u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.RDRL */
#define IFX_GETH_DMA_CH_RX_CONTROL2_RDRL_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.RDRL */
#define IFX_GETH_DMA_CH_RX_CONTROL2_RDRL_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.ARBS */
#define IFX_GETH_DMA_CH_RX_CONTROL2_ARBS_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.ARBS */
#define IFX_GETH_DMA_CH_RX_CONTROL2_ARBS_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.ARBS */
#define IFX_GETH_DMA_CH_RX_CONTROL2_ARBS_OFF (17u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.OWRQ */
#define IFX_GETH_DMA_CH_RX_CONTROL2_OWRQ_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.OWRQ */
#define IFX_GETH_DMA_CH_RX_CONTROL2_OWRQ_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_CONTROL2_Bits.OWRQ */
#define IFX_GETH_DMA_CH_RX_CONTROL2_OWRQ_OFF (24u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TXSE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TXSE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TXSE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TBUE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TBUE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.TBUE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RBUE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RBUE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RBUE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF (7u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RSE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RSE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.RSE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.DDEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_DDEE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.DDEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_DDEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.DDEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_DDEE_OFF (9u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.FBEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_FBEE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.FBEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_FBEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.FBEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_FBEE_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.CDEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_CDEE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.CDEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_CDEE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.CDEE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_CDEE_OFF (13u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.AIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_AIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.AIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_AIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.AIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_AIE_OFF (14u)

/** \brief Length for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.NIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_NIE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.NIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_NIE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits.NIE */
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_NIE_OFF (15u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWT */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWT_LEN (8u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWT */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWT_MSK (0xffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWT */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWT_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWTU */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWTU */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWTU */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RBCT */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RBCT_LEN (10u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RBCT */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RBCT_MSK (0x3ffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RBCT */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RBCT_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.PSEL */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_PSEL_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.PSEL */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_PSEL_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.PSEL */
#define IFX_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_PSEL_OFF (31u)

/** \brief Length for Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L_Bits.CURTDESAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_TXDESC_L_CURTDESAPTR_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L_Bits.CURTDESAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_TXDESC_L_CURTDESAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L_Bits.CURTDESAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_TXDESC_L_CURTDESAPTR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L_Bits.CURRDESAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_RXDESC_L_CURRDESAPTR_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L_Bits.CURRDESAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_RXDESC_L_CURRDESAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L_Bits.CURRDESAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_RXDESC_L_CURRDESAPTR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L_Bits.CURTBUFAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L_CURTBUFAPTR_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L_Bits.CURTBUFAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L_CURTBUFAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L_Bits.CURTBUFAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L_CURTBUFAPTR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L_Bits.CURRBUFAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L_CURRBUFAPTR_LEN (32u)

/** \brief Mask for Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L_Bits.CURRBUFAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L_CURRBUFAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L_Bits.CURRBUFAPTR */
#define IFX_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L_CURRBUFAPTR_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.TI */
#define IFX_GETH_DMA_CH_STATUS_TI_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.TI */
#define IFX_GETH_DMA_CH_STATUS_TI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.TI */
#define IFX_GETH_DMA_CH_STATUS_TI_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.TPS */
#define IFX_GETH_DMA_CH_STATUS_TPS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.TPS */
#define IFX_GETH_DMA_CH_STATUS_TPS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.TPS */
#define IFX_GETH_DMA_CH_STATUS_TPS_OFF (1u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.TBU */
#define IFX_GETH_DMA_CH_STATUS_TBU_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.TBU */
#define IFX_GETH_DMA_CH_STATUS_TBU_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.TBU */
#define IFX_GETH_DMA_CH_STATUS_TBU_OFF (2u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.RI */
#define IFX_GETH_DMA_CH_STATUS_RI_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.RI */
#define IFX_GETH_DMA_CH_STATUS_RI_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.RI */
#define IFX_GETH_DMA_CH_STATUS_RI_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.RBU */
#define IFX_GETH_DMA_CH_STATUS_RBU_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.RBU */
#define IFX_GETH_DMA_CH_STATUS_RBU_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.RBU */
#define IFX_GETH_DMA_CH_STATUS_RBU_OFF (7u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.RPS */
#define IFX_GETH_DMA_CH_STATUS_RPS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.RPS */
#define IFX_GETH_DMA_CH_STATUS_RPS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.RPS */
#define IFX_GETH_DMA_CH_STATUS_RPS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.DDE */
#define IFX_GETH_DMA_CH_STATUS_DDE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.DDE */
#define IFX_GETH_DMA_CH_STATUS_DDE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.DDE */
#define IFX_GETH_DMA_CH_STATUS_DDE_OFF (9u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.FBE */
#define IFX_GETH_DMA_CH_STATUS_FBE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.FBE */
#define IFX_GETH_DMA_CH_STATUS_FBE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.FBE */
#define IFX_GETH_DMA_CH_STATUS_FBE_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.CDE */
#define IFX_GETH_DMA_CH_STATUS_CDE_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.CDE */
#define IFX_GETH_DMA_CH_STATUS_CDE_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.CDE */
#define IFX_GETH_DMA_CH_STATUS_CDE_OFF (13u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.AIS */
#define IFX_GETH_DMA_CH_STATUS_AIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.AIS */
#define IFX_GETH_DMA_CH_STATUS_AIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.AIS */
#define IFX_GETH_DMA_CH_STATUS_AIS_OFF (14u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.NIS */
#define IFX_GETH_DMA_CH_STATUS_NIS_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.NIS */
#define IFX_GETH_DMA_CH_STATUS_NIS_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.NIS */
#define IFX_GETH_DMA_CH_STATUS_NIS_OFF (15u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.TEB */
#define IFX_GETH_DMA_CH_STATUS_TEB_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.TEB */
#define IFX_GETH_DMA_CH_STATUS_TEB_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.TEB */
#define IFX_GETH_DMA_CH_STATUS_TEB_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_STATUS_Bits.REB */
#define IFX_GETH_DMA_CH_STATUS_REB_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_STATUS_Bits.REB */
#define IFX_GETH_DMA_CH_STATUS_REB_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_STATUS_Bits.REB */
#define IFX_GETH_DMA_CH_STATUS_REB_OFF (19u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDFS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDFS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDFS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDFS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDFS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDFS_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDXS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDXS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDXS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDXS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDXS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDXS_OFF (3u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDRS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDRS_LEN (2u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDRS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDRS_MSK (0x3u)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDRS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDRS_OFF (6u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDTS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDTS_LEN (4u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDTS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDTS_MSK (0xfu)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDTS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDTS_OFF (8u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDWS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDWS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDWS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDWS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.TDWS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_TDWS_OFF (12u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDFS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDFS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDFS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDFS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDFS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDFS_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDTS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDTS_LEN (9u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDTS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDTS_MSK (0x1ffu)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDTS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDTS_OFF (19u)

/** \brief Length for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDWS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDWS_LEN (3u)

/** \brief Mask for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDWS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDWS_MSK (0x7u)

/** \brief Offset for Ifx_GETH_DMA_CH_DEBUG_STATUS_Bits.RDWS */
#define IFX_GETH_DMA_CH_DEBUG_STATUS_RDWS_OFF (28u)

/** \brief Length for Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_Bits.TX_FILL_LVL */
#define IFX_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_TX_FILL_LVL_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_Bits.TX_FILL_LVL */
#define IFX_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_TX_FILL_LVL_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_Bits.TX_FILL_LVL */
#define IFX_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_TX_FILL_LVL_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_Bits.RX_FILL_LVL */
#define IFX_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_RX_FILL_LVL_LEN (7u)

/** \brief Mask for Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_Bits.RX_FILL_LVL */
#define IFX_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_RX_FILL_LVL_MSK (0x7fu)

/** \brief Offset for Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_Bits.RX_FILL_LVL */
#define IFX_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL_RX_FILL_LVL_OFF (16u)

/** \brief Length for Ifx_GETH_DMA_CH_MISS_PACKET_CNT_Bits.MFC */
#define IFX_GETH_DMA_CH_MISS_PACKET_CNT_MFC_LEN (11u)

/** \brief Mask for Ifx_GETH_DMA_CH_MISS_PACKET_CNT_Bits.MFC */
#define IFX_GETH_DMA_CH_MISS_PACKET_CNT_MFC_MSK (0x7ffu)

/** \brief Offset for Ifx_GETH_DMA_CH_MISS_PACKET_CNT_Bits.MFC */
#define IFX_GETH_DMA_CH_MISS_PACKET_CNT_MFC_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_MISS_PACKET_CNT_Bits.MFCO */
#define IFX_GETH_DMA_CH_MISS_PACKET_CNT_MFCO_LEN (1u)

/** \brief Mask for Ifx_GETH_DMA_CH_MISS_PACKET_CNT_Bits.MFCO */
#define IFX_GETH_DMA_CH_MISS_PACKET_CNT_MFCO_MSK (0x1u)

/** \brief Offset for Ifx_GETH_DMA_CH_MISS_PACKET_CNT_Bits.MFCO */
#define IFX_GETH_DMA_CH_MISS_PACKET_CNT_MFCO_OFF (15u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET_DESC_OFFSET_LEN (16u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET_DESC_OFFSET_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET_DESC_OFFSET_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET_DESC_OFFSET_LEN (16u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET_DESC_OFFSET_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET_DESC_OFFSET_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET_DESC_OFFSET_LEN (16u)

/** \brief Mask for Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET_DESC_OFFSET_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET_DESC_OFFSET_OFF (0u)

/** \brief Length for Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET_DESC_OFFSET_LEN (16u)

/** \brief Mask for Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET_DESC_OFFSET_MSK (0xffffu)

/** \brief Offset for Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET_Bits.DESC_OFFSET */
#define IFX_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET_DESC_OFFSET_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXGETH_BF_H */
