/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [21:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_11z[15] | celloutsig_1_2z);
  assign celloutsig_1_6z = ~celloutsig_1_3z[0];
  assign celloutsig_1_7z = celloutsig_1_5z | in_data[104];
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[168];
  assign celloutsig_1_3z = { celloutsig_1_0z[1:0], celloutsig_1_2z } + { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[167:150], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z } & { in_data[116:96], celloutsig_1_2z };
  assign celloutsig_0_10z = in_data[77:75] & { celloutsig_0_6z[12], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_13z = in_data[181:176] <= { in_data[163:160], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_7z } <= { celloutsig_1_16z[0], celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_9z[1:0], celloutsig_0_9z } <= { celloutsig_0_6z[10:5], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_8z = ! celloutsig_0_6z[12:4];
  assign celloutsig_1_5z = celloutsig_1_0z[0] & ~(celloutsig_1_3z[1]);
  assign celloutsig_1_8z = celloutsig_1_0z[3] & ~(celloutsig_1_0z[5]);
  assign celloutsig_1_1z = in_data[102] & ~(in_data[180]);
  assign celloutsig_0_20z = { celloutsig_0_1z[3:1], celloutsig_0_6z } % { 3'h7, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_5z } * { celloutsig_1_3z[1:0], celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_3z[5:3], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z } * { celloutsig_0_3z[2], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[88:48] != { in_data[80:44], celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[20:11], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } != { in_data[71:64], 3'h7, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_10z } != { celloutsig_0_10z[1:0], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[60:51] != in_data[74:65];
  assign celloutsig_0_1z = ~ in_data[45:42];
  assign celloutsig_0_28z = { celloutsig_0_13z, celloutsig_0_3z } >> { celloutsig_0_18z[1:0], celloutsig_0_6z };
  assign celloutsig_0_3z = { celloutsig_0_1z[3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >> { in_data[42:30], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_3z } <<< { celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[21:17] ~^ in_data[13:9];
  assign celloutsig_1_0z = in_data[174:169] ~^ in_data[153:148];
  assign celloutsig_0_16z = celloutsig_0_3z[9:3] ^ { in_data[5], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_3z[12:7] ^ { celloutsig_0_16z[4:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_16z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_16z = celloutsig_1_11z[14:9];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 13'h0000;
    else if (clkin_data[32]) celloutsig_0_6z = { celloutsig_0_4z, 3'h7, celloutsig_0_2z, celloutsig_0_0z, 3'h7 };
  assign out_data[40:33] = celloutsig_0_6z[7:0] ^ { celloutsig_0_20z[9:8], celloutsig_0_18z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_28z };
endmodule
