sv work ../../../../../../soc-riscv/rtl/verilog/pkg/arbiter/arb_rr.sv
sv work ../../../../../../soc-riscv/rtl/verilog/pkg/functions/optimsoc_functions.sv
sv work ../../../../../../soc-riscv/rtl/verilog/pkg/config/optimsoc_config.sv
sv work ../../../../../../soc-riscv/rtl/verilog/pkg/constants/optimsoc_constants.sv

sv work ../../../../../../soc-riscv/bench/verilog/glip/glip_channel.sv
sv work ../../../../../../soc-riscv/bench/verilog/glip/glip_tcp_toplevel.sv
sv work ../../../../../../soc-riscv/bench/verilog/monitor/r3_checker.sv
sv work ../../../../../../soc-riscv/bench/verilog/monitor/trace_monitor.sv

sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/debug_interface.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/him/osd_him.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/blackbone/mam_bb_adapter.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/blackbone/osd_mam_bb_if.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/blackbone/osd_mam_bb.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_bb.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/debug_ring.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
sv work ../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router.sv

sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/core/mpsoc_dma_initiator_nocreq.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/core/mpsoc_dma_packet_buffer.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/core/mpsoc_dma_request_table.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator_nocres.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator_req.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_interface.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_target.sv
sv work ../../../../../../soc-riscv/dma/rtl/verilog/bb/bb/mpsoc_dma_bb_top.sv

sv work ../../../../../../soc-riscv/mpi/rtl/verilog/bb/core/mpi_buffer.sv
sv work ../../../../../../soc-riscv/mpi/rtl/verilog/bb/core/mpi_buffer_endpoint.sv
sv work ../../../../../../soc-riscv/mpi/rtl/verilog/bb/bb/mpi_bb.sv

sv work ../../../../../../soc-riscv/noc/rtl/verilog/core/noc_buffer.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/core/noc_demux.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/core/noc_mux.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/core/noc_vchannel_mux.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_input.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_lookup.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_lookup_slice.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_output.sv
sv work ../../../../../../soc-riscv/noc/rtl/verilog/topology/noc_mesh2d.sv

sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_and_gate.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_clock_gate.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_clock_mux.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_scan_mux.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_sync_cell.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_sync_reset.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/fuse/riscv_wakeup_cell.sv

sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/omsp/riscv_alu.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/omsp/riscv_dbg_hwbrk.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/omsp/riscv_dbg_i2c.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/omsp/riscv_dbg_uart.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/omsp/riscv_register_file.sv

sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_bcm.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_dbg.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_execution.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_gpio.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_memory.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_multiplier.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_template08.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_template16.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_uart.sv

sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_frontend.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_sfr.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_ta.sv
sv work ../../../../../../soc-riscv/pu/rtl/verilog/core/main/riscv_watchdog.sv

sv work ../../../../../../soc-riscv/pu/rtl/verilog/pu/riscv_core.sv

sv work ../../../../../../soc-riscv/rtl/verilog/soc/adapter/networkadapter_conf.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/adapter/networkadapter_ct.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/bootrom/bootrom.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/interconnection/bus/bb_bus_b3.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/interconnection/decode/bb_decode.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/interconnection/mux/bb_mux.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/spram/sram_sp_impl_plain.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/spram/sram_sp.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/spram/bb_sram_sp.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/spram/bb2sram.sv
sv work ../../../../../../soc-riscv/rtl/verilog/soc/riscv_tile.sv

sv work ../../../../../../soc/riscv/bench/verilog/testbench.sv

sv work ../../../../../../soc/riscv/rtl/verilog/design.sv
