// Seed: 442617391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  genvar id_11;
  wire id_12;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri   id_2,
    output wire  id_3,
    output wand  id_4
);
  wire id_6;
  assign id_4 = 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
