Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Wed Jun 12 16:39:56 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {jk|exCLK} [get_ports {exCLK}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {jk|exCLK}]


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKout       | output            | F14     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Q            | output            | K18     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Q1           | output            | N15     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| CLKen        | input             | J15     | 1.2       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| CLR          | input             | H13     | 1.2       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| J            | input             | K15     | 1.2       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| K            | input             | J14     | 1.2       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| SET          | input             | H14     | 1.2       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| exCLK        | input             | H18     | 1.2       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | exCLK_ibuf          | clkbufg_0         | ntclkbufg_0     | 26         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N30          | N30_25              | 25         
| U1/N181      | U1/N181             | 2          
| U1/N78       | U1/N78              | 3          
| U1/N79_0     | U1/N79_0            | 1          
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N30          | N30_25             | 1          
+-------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------+
| Net_Name         | Driver           | Fanout     
+---------------------------------------------------+
| ntclkbufg_0      | clkbufg_0        | 26         
| N30              | N30_25           | 26         
| U1/N160          | U1/N160          | 4          
| U1/N78           | U1/N78           | 4          
| CLKcount[0]      | CLKcount[0]      | 4          
| CLKcount[1]      | CLKcount[1]      | 3          
| CLKin            | CLKin            | 3          
| CLKcount[7]      | CLKcount[7]      | 2          
| CLKcount[8]      | CLKcount[8]      | 2          
| CLKcount[9]      | CLKcount[9]      | 2          
| CLKcount[10]     | CLKcount[10]     | 2          
| CLKcount[11]     | CLKcount[11]     | 2          
| CLKcount[12]     | CLKcount[12]     | 2          
| CLKcount[13]     | CLKcount[13]     | 2          
| CLKcount[14]     | CLKcount[14]     | 2          
| CLKcount[15]     | CLKcount[15]     | 2          
| CLKcount[6]      | CLKcount[6]      | 2          
| CLKcount[17]     | CLKcount[17]     | 2          
| CLKcount[18]     | CLKcount[18]     | 2          
| CLKcount[19]     | CLKcount[19]     | 2          
| CLKcount[20]     | CLKcount[20]     | 2          
| CLKcount[21]     | CLKcount[21]     | 2          
| CLKcount[22]     | CLKcount[22]     | 2          
| CLKcount[23]     | CLKcount[23]     | 2          
| CLKcount[24]     | CLKcount[24]     | 2          
| U1/_N59          | U1/Q1_sel        | 2          
| CLKcount[16]     | CLKcount[16]     | 2          
| U1/_N58          | U1/Q1_cp         | 2          
| U1/N181          | U1/N181          | 2          
| CLKcount[5]      | CLKcount[5]      | 2          
| U1/N79_0         | U1/N79_0         | 2          
| CLKcount[2]      | CLKcount[2]      | 2          
| nt_SET           | SET_ibuf         | 2          
| CLKcount[4]      | CLKcount[4]      | 2          
| nt_K             | K_ibuf           | 2          
| nt_J             | J_ibuf           | 2          
| nt_CLR           | CLR_ibuf         | 2          
| nt_CLKen         | CLKen_ibuf       | 2          
| _N63             | U1/Q1n_ce        | 2          
| _N62             | U1/Q1n_sel       | 2          
| _N61             | U1/Q1n_cp        | 2          
| U1/_N60          | U1/Q1_ce         | 2          
| CLKcount[3]      | CLKcount[3]      | 2          
| N33[10]          | N6_0_10          | 1          
| N33[11]          | N6_0_11          | 1          
| N33[12]          | N6_0_12          | 1          
| N33[13]          | N6_0_13          | 1          
| N33[14]          | N6_0_14          | 1          
| N33[15]          | N6_0_15          | 1          
| N33[16]          | N6_0_16          | 1          
| N33[17]          | N6_0_17          | 1          
| N33[18]          | N6_0_18          | 1          
| N33[19]          | N6_0_19          | 1          
| N33[20]          | N6_0_20          | 1          
| N33[21]          | N6_0_21          | 1          
| N33[22]          | N6_0_22          | 1          
| N33[9]           | N6_0_9           | 1          
| N33[24]          | N6_0_24          | 1          
| N33[8]           | N6_0_8           | 1          
| Q1               | Q1_obuf          | 1          
| _N3              | N6_0_1           | 1          
| _N4              | N6_0_2           | 1          
| _N5              | N6_0_3           | 1          
| _N6              | N6_0_4           | 1          
| _N7              | N6_0_5           | 1          
| _N8              | N6_0_6           | 1          
| _N9              | N6_0_7           | 1          
| _N10             | N6_0_8           | 1          
| _N11             | N6_0_9           | 1          
| _N12             | N6_0_10          | 1          
| _N13             | N6_0_11          | 1          
| _N14             | N6_0_12          | 1          
| _N15             | N6_0_13          | 1          
| _N16             | N6_0_14          | 1          
| _N17             | N6_0_15          | 1          
| _N18             | N6_0_16          | 1          
| _N19             | N6_0_17          | 1          
| _N20             | N6_0_18          | 1          
| _N21             | N6_0_19          | 1          
| _N22             | N6_0_20          | 1          
| _N23             | N6_0_21          | 1          
| _N24             | N6_0_22          | 1          
| _N25             | N6_0_23          | 1          
| N33[7]           | N6_0_7           | 1          
| N33[6]           | N6_0_6           | 1          
| N33[5]           | N6_0_5           | 1          
| _N67             | N30_5            | 1          
| _N71             | N30_9            | 1          
| _N75             | N30_13           | 1          
| _N79             | N30_17           | 1          
| _N83             | N30_21           | 1          
| N33[4]           | N6_0_4           | 1          
| nt_CLKout        | N9               | 1          
| N33[3]           | N6_0_3           | 1          
| N33[2]           | N6_0_2           | 1          
| N33[1]           | N6_0_1           | 1          
| nt_Q             | U1/Q1_mux        | 1          
| nt_Q1            | U1/Q1n_mux       | 1          
| N17              | N17              | 1          
| nt_exCLK         | exCLK_ibuf       | 1          
+---------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 43       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 9        | 240           | 4                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/synthesize/jk_syn.adf     
| Output     | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/device_map/jk_map.adf     
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/device_map/jk_dmr.prt     
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/device_map/jk.dmr         
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/device_map/dmr.db         
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 282 MB
Total CPU time to dev_map completion : 0h:0m:7s
Process Total CPU time to dev_map completion : 0h:0m:7s
Total real time to dev_map completion : 0h:0m:8s
