vendor_name = ModelSim
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/sine.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/pseudo_top_level.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/phasor.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/lorenz.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/components.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/Computer_System.qip
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/Computer_System.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_char_mode_rom_128.mif
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.mif
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_audio.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/DE1_SoC_Computer.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/DE1_SoC_Computer.sdc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/hex_decoder.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/stp1.stp
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ddio_out_uqe.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/scfifo_7ba1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/a_dpfifo_q2a1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_tne1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cmpr_6l8.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_h2b.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_u27.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_i2b.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_kb22.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/decode_tma.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/mux_dhb.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/mult_i5n.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_6dd2.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_ggo1.tdf
source_file = 1, altera_up_video_char_mode_rom_128.mif
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dcfifo_73q1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/a_gray2bin_f9b.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/a_graycounter_cg6.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/a_graycounter_8ub.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_9v41.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/alt_synch_pipe_7u7.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dffpipe_1v8.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dffpipe_0v8.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/alt_synch_pipe_8u7.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dffpipe_2v8.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cmpr_su5.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/mux_5r7.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/scfifo_9bg1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/a_dpfifo_u2a1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_5oe1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dcfifo_f3q1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_hv41.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/alt_synch_pipe_du7.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dffpipe_7v8.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/alt_synch_pipe_eu7.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/dffpipe_8v8.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/sld_ela_trigger_qgp.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/sld_reserved_de1_soc_computer_auto_signaltap_0_1_2e53.v
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_u784.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/mux_hlc.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/declut.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/decode_vnf.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_79i.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cmpr_f9c.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_a2j.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_49i.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cmpr_d9c.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cntr_kri.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/cmpr_99c.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ip/sldc8888fe3/alt_sld_fab.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_40n1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_pio_x.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_pio_phasor_out_1.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_pio_lorenz_clk.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_pio_freq.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_pio_beta.v
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_u6e1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/altsyncram_v6e1.tdf
source_file = 1, C:/Users/hh543/Documents/Final Lab/Lorenz/computer_640_16bit_video/verilog/db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif
design_name = DE1_SoC_Computer
instance = comp, \The_System|audio_subsystem|audio|irq , The_System|audio_subsystem|audio|irq, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|read_interrupt , The_System|audio_subsystem|audio|read_interrupt, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|irq~0 , The_System|audio_subsystem|audio|irq~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, DE1_SoC_Computer, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, DE1_SoC_Computer, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE1_SoC_Computer, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SoC_Computer, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, DE1_SoC_Computer, 1
instance = comp, \HPS_FLASH_DCLK~output , HPS_FLASH_DCLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_FLASH_NCSO~output , HPS_FLASH_NCSO~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, DE1_SoC_Computer, 1
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[0]~output , The_System|sdram_dq[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[1]~output , The_System|sdram_dq[1]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[2]~output , The_System|sdram_dq[2]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[3]~output , The_System|sdram_dq[3]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[4]~output , The_System|sdram_dq[4]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[5]~output , The_System|sdram_dq[5]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[6]~output , The_System|sdram_dq[6]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[7]~output , The_System|sdram_dq[7]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[8]~output , The_System|sdram_dq[8]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[9]~output , The_System|sdram_dq[9]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[10]~output , The_System|sdram_dq[10]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[11]~output , The_System|sdram_dq[11]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[12]~output , The_System|sdram_dq[12]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[13]~output , The_System|sdram_dq[13]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[14]~output , The_System|sdram_dq[14]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[15]~output , The_System|sdram_dq[15]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config_SDAT~output , The_System|av_config_SDAT~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~output, DE1_SoC_Computer, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, DE1_SoC_Computer, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE1_SoC_Computer, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, DE1_SoC_Computer, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SoC_Computer, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_Computer, 1
instance = comp, \~GND , ~GND, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 , The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|hold_waitrequest~feeder , The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|hold_waitrequest~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|clocks_resets , The_System|arm_a9_hps|fpga_interfaces|clocks_resets, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , The_System|arm_a9_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|merged_reset~0 , The_System|rst_controller|merged_reset~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , The_System|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[2] , The_System|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[3] , The_System|rst_controller|r_sync_rst_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain~1 , The_System|rst_controller|r_sync_rst_chain~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[2] , The_System|rst_controller|r_sync_rst_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain~0 , The_System|rst_controller|r_sync_rst_chain~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[1] , The_System|rst_controller|r_sync_rst_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[3] , The_System|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , The_System|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[4] , The_System|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|WideOr0~0 , The_System|rst_controller|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst , The_System|rst_controller|r_sync_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|hold_waitrequest~DUPLICATE , The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|hold_waitrequest~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][86] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|hold_waitrequest , The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|hold_waitrequest, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_translator|read_accepted~0 , The_System|mm_interconnect_0|bus_master_audio_avalon_master_translator|read_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE , The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|cp_ready~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|cp_ready~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][57] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|src_data[88]~0 , The_System|mm_interconnect_0|router|src_data[88]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|m0_read~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \state.0100~DUPLICATE , state.0100~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[1]~feeder , left_audio_input[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \always1~5 , always1~5, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[1] , left_audio_input[1], DE1_SoC_Computer, 1
instance = comp, \state.1100 , state.1100, DE1_SoC_Computer, 1
instance = comp, \state.1101 , state.1101, DE1_SoC_Computer, 1
instance = comp, \state.1010~feeder , state.1010~feeder, DE1_SoC_Computer, 1
instance = comp, \state.1010 , state.1010, DE1_SoC_Computer, 1
instance = comp, \state~51 , state~51, DE1_SoC_Computer, 1
instance = comp, \state~52 , state~52, DE1_SoC_Computer, 1
instance = comp, \state~40 , state~40, DE1_SoC_Computer, 1
instance = comp, \state~37 , state~37, DE1_SoC_Computer, 1
instance = comp, \state~47 , state~47, DE1_SoC_Computer, 1
instance = comp, \state.0110 , state.0110, DE1_SoC_Computer, 1
instance = comp, \state~38 , state~38, DE1_SoC_Computer, 1
instance = comp, \state.0111 , state.0111, DE1_SoC_Computer, 1
instance = comp, \always1~0 , always1~0, DE1_SoC_Computer, 1
instance = comp, \state~41 , state~41, DE1_SoC_Computer, 1
instance = comp, \state.1000~DUPLICATE , state.1000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload[0] , The_System|mm_interconnect_0|cmd_mux_003|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|audio_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|cur_test_clk , The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|cur_test_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|last_test_clk , The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|last_test_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[0]~0 , dec_filter_300|audio_out[0]~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.0001 , dec_filter_300|state.0001, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state~24 , dec_filter_300|state~24, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.0010 , dec_filter_300|state.0010, DE1_SoC_Computer, 1
instance = comp, \audio_input_ready~0 , audio_input_ready~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[0]~0 , filter_right|audio_out[0]~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.0001 , filter_decimation1|state.0001, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state~24 , filter_decimation1|state~24, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.0010 , filter_decimation1|state.0010, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state~22 , filter_decimation1|state~22, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.0011 , filter_decimation1|state.0011, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state~23 , filter_decimation1|state~23, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.0110 , filter_decimation1|state.0110, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state~21 , filter_decimation1|state~21, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.0111 , filter_decimation1|state.0111, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state~20 , filter_decimation1|state~20, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.1010 , filter_decimation1|state.1010, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state~19 , filter_decimation1|state~19, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.1111 , filter_decimation1|state.1111, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_value[0]~1 , filter_right|f1_value[0]~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[0]~0 , filter_right|x_n1[0]~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[0] , filter_decimation2|f1_y_n1[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[0] , filter_decimation2|f1_y_n2[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector53~0 , filter_decimation2|Selector53~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_value~0 , filter_right|f1_value~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector17~0 , filter_decimation1|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[0] , filter_decimation1|f1_mac_old[0], DE1_SoC_Computer, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SoC_Computer, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[4]~0 , bus_write_data[4]~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector17~0 , dec_filter_300|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[0] , dec_filter_300|f1_mac_old[0], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state~23 , dec_filter_300|state~23, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.0011 , dec_filter_300|state.0011, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[1] , filter_decimation2|f1_y_n1[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[1] , filter_decimation2|f1_y_n2[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector52~0 , filter_decimation2|Selector52~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector16~0 , filter_decimation1|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[1] , filter_decimation1|f1_mac_old[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[1]~feeder , filter_decimation1|x_n[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[1] , filter_decimation1|x_n[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[1] , filter_decimation1|x_n1[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector52~1 , filter_decimation1|Selector52~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[1] , filter_decimation1|x_n2[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[1] , filter_decimation1|f1_y_n1[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[1] , filter_decimation1|f1_y_n2[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector52~0 , filter_decimation1|Selector52~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector52~2 , filter_decimation1|Selector52~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE , The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|done_adc_channel_sync~0 , The_System|audio_subsystem|audio|done_adc_channel_sync~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|done_adc_channel_sync , The_System|audio_subsystem|audio|done_adc_channel_sync, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \bus_addr~3 , bus_addr~3, DE1_SoC_Computer, 1
instance = comp, \bus_addr~1 , bus_addr~1, DE1_SoC_Computer, 1
instance = comp, \bus_addr[6]~2 , bus_addr[6]~2, DE1_SoC_Computer, 1
instance = comp, \bus_addr[3] , bus_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[4], DE1_SoC_Computer, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE1_SoC_Computer, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Bit_Clock_Edges|cur_test_clk , The_System|audio_subsystem|audio|Bit_Clock_Edges|cur_test_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|found_edge , The_System|audio_subsystem|audio|ADC_Left_Right_Clock_Edges|found_edge, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Bit_Clock_Edges|last_test_clk , The_System|audio_subsystem|audio|Bit_Clock_Edges|last_test_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Bit_Clock_Edges|falling_edge , The_System|audio_subsystem|audio|Bit_Clock_Edges|falling_edge, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|always1~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|always1~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|always1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|always1~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|always1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[1]~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[1]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[2]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[6]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[7]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[7] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[8]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[8] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[9] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[10] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[11]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[11] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[12]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[12] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[13] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[14] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[15]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[15] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[16]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[16] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[17] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[18] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[19] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[20] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[21]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[21] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[22] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[23] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[24]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[24] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[25] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[26] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[27]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[27] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[28]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[28] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[29] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[30]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[30]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[30] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[31]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[31]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[31] , The_System|audio_subsystem|audio|Audio_In_Deserializer|data_in_shift_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~1 , The_System|audio_subsystem|audio|readdata~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[25]~2 , The_System|audio_subsystem|audio|readdata[25]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[59] , The_System|mm_interconnect_0|cmd_mux|src_data[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|m0_write~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[1]~0 , The_System|audio_subsystem|audio|readdata[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[4]~DUPLICATE , The_System|audio_subsystem|audio|readdata[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[4] , The_System|audio_subsystem|audio|readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[34] , The_System|mm_interconnect_0|cmd_mux_002|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[5]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~3 , The_System|audio_subsystem|audio|readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[5] , The_System|audio_subsystem|audio|readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[7] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~5 , The_System|audio_subsystem|audio|readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[7] , The_System|audio_subsystem|audio|readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[7]~7 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~4 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~6 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[2]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~6 , The_System|audio_subsystem|audio|readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[10] , The_System|audio_subsystem|audio|readdata[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][10]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[10]~10 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[10]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|src1_valid , The_System|mm_interconnect_0|rsp_demux|src1_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~7 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~5 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector14~0 , dec_filter_300|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[3] , dec_filter_300|f1_mac_old[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector15~0 , filter_decimation2|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[2] , filter_decimation2|f1_mac_old[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector15~0 , filter_decimation1|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[2] , filter_decimation1|f1_mac_old[2], DE1_SoC_Computer, 1
instance = comp, \left_audio_input[3]~feeder , left_audio_input[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[3] , left_audio_input[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[3] , filter_decimation1|x_n[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[3] , filter_decimation1|x_n1[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector50~1 , filter_decimation1|Selector50~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector14~0 , filter_decimation1|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[3] , filter_decimation1|f1_mac_old[3], DE1_SoC_Computer, 1
instance = comp, \left_audio_input[4] , left_audio_input[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[4] , filter_decimation1|x_n[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[4] , filter_decimation1|x_n1[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector49~1 , filter_decimation1|Selector49~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector12~0 , filter_decimation1|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[5] , filter_decimation1|f1_mac_old[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~4 , The_System|audio_subsystem|audio|readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[6] , The_System|audio_subsystem|audio|readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[6]~feeder , left_audio_input[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[6] , left_audio_input[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[6] , filter_decimation1|x_n[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[6] , filter_decimation1|x_n1[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector47~1 , filter_decimation1|Selector47~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[6] , filter_decimation1|x_n2[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector10~0 , filter_decimation1|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[7] , filter_decimation1|f1_mac_old[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[6]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[6] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[5] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[7] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|read_interrupt~0 , The_System|audio_subsystem|audio|read_interrupt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|read_interrupt~1 , The_System|audio_subsystem|audio|read_interrupt~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|read_interrupt~DUPLICATE , The_System|audio_subsystem|audio|read_interrupt~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~32 , The_System|audio_subsystem|audio|readdata~32, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[8] , The_System|audio_subsystem|audio|readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[8]~8 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[8]~8, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[8] , left_audio_input[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[8]~feeder , filter_decimation1|x_n[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[8] , filter_decimation1|x_n[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[8] , filter_decimation1|x_n1[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector45~1 , filter_decimation1|Selector45~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector9~0 , filter_decimation1|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[8] , filter_decimation1|f1_mac_old[8], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[1]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~DUPLICATE , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|DAC_Left_Right_Clock_Edges|cur_test_clk , The_System|audio_subsystem|audio|DAC_Left_Right_Clock_Edges|cur_test_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE , The_System|audio_subsystem|audio|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|done_dac_channel_sync~0 , The_System|audio_subsystem|audio|done_dac_channel_sync~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|done_dac_channel_sync , The_System|audio_subsystem|audio|done_dac_channel_sync, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_was_read~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_was_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_was_read , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_was_read, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|DAC_Left_Right_Clock_Edges|last_test_clk , The_System|audio_subsystem|audio|DAC_Left_Right_Clock_Edges|last_test_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|read_right_channel~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|read_right_channel~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|comb~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|comb~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|read_left_channel , The_System|audio_subsystem|audio|Audio_Out_Serializer|read_left_channel, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~9 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~13 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~17 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~21 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~25 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~29 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[7] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~9 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~13 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~17 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~21 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~25 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~29 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[7] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt~0 , The_System|audio_subsystem|audio|write_interrupt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt_en~0 , The_System|audio_subsystem|audio|write_interrupt_en~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt_en~DUPLICATE , The_System|audio_subsystem|audio|write_interrupt_en~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt~1 , The_System|audio_subsystem|audio|write_interrupt~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt , The_System|audio_subsystem|audio|write_interrupt, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~28 , The_System|audio_subsystem|audio|readdata~28, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[9] , The_System|audio_subsystem|audio|readdata[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][9]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[9]~9 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[9]~9, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[9]~feeder , left_audio_input[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[9] , left_audio_input[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[9]~feeder , filter_decimation1|x_n[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[9] , filter_decimation1|x_n[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[9] , filter_decimation1|x_n1[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector44~1 , filter_decimation1|Selector44~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector8~0 , filter_decimation1|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[9] , filter_decimation1|f1_mac_old[9], DE1_SoC_Computer, 1
instance = comp, \left_audio_input[10]~feeder , left_audio_input[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[10] , left_audio_input[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[10]~feeder , filter_decimation1|x_n[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[10] , filter_decimation1|x_n[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[10] , filter_decimation1|x_n1[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector43~1 , filter_decimation1|Selector43~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[10] , filter_decimation1|x_n2[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector7~0 , filter_decimation1|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[10] , filter_decimation1|f1_mac_old[10], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[3]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~7 , The_System|audio_subsystem|audio|readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[11] , The_System|audio_subsystem|audio|readdata[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][11]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[11]~11 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[11]~11, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[11] , left_audio_input[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[11]~feeder , filter_decimation1|x_n[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[11] , filter_decimation1|x_n[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[11] , filter_decimation1|x_n1[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector42~1 , filter_decimation1|Selector42~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector6~0 , filter_decimation1|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[11] , filter_decimation1|f1_mac_old[11], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[4] , The_System|audio_subsystem|audio|Audio_In_Deserializer|left_audio_fifo_read_space[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~8 , The_System|audio_subsystem|audio|readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[12] , The_System|audio_subsystem|audio|readdata[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[12]~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[12]~12, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[12] , left_audio_input[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[12] , filter_decimation1|x_n[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[12] , filter_decimation1|x_n1[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector41~1 , filter_decimation1|Selector41~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[12] , filter_decimation1|x_n2[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector5~0 , filter_decimation1|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[12] , filter_decimation1|f1_mac_old[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~11 , The_System|audio_subsystem|audio|readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[15] , The_System|audio_subsystem|audio|readdata[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][15]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[15]~15 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[15]~15, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[15]~feeder , left_audio_input[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[15] , left_audio_input[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[15] , filter_decimation1|x_n[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[15] , filter_decimation1|x_n1[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[15] , filter_decimation1|x_n2[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector38~0 , filter_decimation1|Selector38~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector1~0 , filter_decimation1|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[16] , filter_decimation1|f1_mac_old[16], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector34~0 , filter_decimation1|Selector34~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[1] , filter_decimation1|f1_coeff[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|state.0010~_wirecell , filter_decimation1|state.0010~_wirecell, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[2] , filter_decimation1|f1_coeff[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector25~0 , filter_decimation1|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[4] , filter_decimation1|f1_coeff[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[5]~0 , filter_decimation1|f1_coeff[5]~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[5] , filter_decimation1|f1_coeff[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector25~1 , filter_decimation1|Selector25~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[10] , filter_decimation1|f1_coeff[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector27~0 , filter_decimation1|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[8] , filter_decimation1|f1_coeff[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector23~0 , filter_decimation1|Selector23~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[12] , filter_decimation1|f1_coeff[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector22~0 , filter_decimation1|Selector22~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[13] , filter_decimation1|f1_coeff[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector18~0 , filter_decimation1|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_coeff[17] , filter_decimation1|f1_coeff[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_c_x_v|Mult0~8 , filter_decimation1|f1_c_x_v|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector0~0 , filter_decimation1|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[17] , filter_decimation1|f1_mac_old[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector2~0 , filter_decimation1|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[15] , filter_decimation1|f1_mac_old[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector3~0 , filter_decimation1|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[14] , filter_decimation1|f1_mac_old[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector4~0 , filter_decimation1|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[13] , filter_decimation1|f1_mac_old[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector11~0 , filter_decimation1|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[6] , filter_decimation1|f1_mac_old[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector13~0 , filter_decimation1|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_mac_old[4] , filter_decimation1|f1_mac_old[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~1 , filter_decimation1|Add0~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~5 , filter_decimation1|Add0~5, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~9 , filter_decimation1|Add0~9, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~13 , filter_decimation1|Add0~13, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~17 , filter_decimation1|Add0~17, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~21 , filter_decimation1|Add0~21, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~25 , filter_decimation1|Add0~25, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~29 , filter_decimation1|Add0~29, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~33 , filter_decimation1|Add0~33, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~37 , filter_decimation1|Add0~37, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~41 , filter_decimation1|Add0~41, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~45 , filter_decimation1|Add0~45, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~49 , filter_decimation1|Add0~49, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~53 , filter_decimation1|Add0~53, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~57 , filter_decimation1|Add0~57, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~61 , filter_decimation1|Add0~61, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~65 , filter_decimation1|Add0~65, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Add0~69 , filter_decimation1|Add0~69, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[17] , filter_decimation1|f1_y_n1[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[17] , filter_decimation1|f1_y_n2[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector36~0 , filter_decimation1|Selector36~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[16] , filter_decimation1|f1_y_n1[16], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[16] , filter_decimation1|f1_y_n2[16], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector37~0 , filter_decimation1|Selector37~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[15] , filter_decimation1|f1_y_n1[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[15] , filter_decimation1|f1_y_n2[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector38~1 , filter_decimation1|Selector38~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[14] , filter_decimation1|f1_y_n1[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[14] , filter_decimation1|f1_y_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector39~0 , filter_decimation1|Selector39~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~10 , The_System|audio_subsystem|audio|readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[14] , The_System|audio_subsystem|audio|readdata[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[14]~14 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[14]~14, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[14]~feeder , left_audio_input[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[14] , left_audio_input[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[14] , filter_decimation1|x_n[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[14] , filter_decimation1|x_n1[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector39~1 , filter_decimation1|Selector39~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[14] , filter_decimation1|x_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector39~2 , filter_decimation1|Selector39~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[13] , filter_decimation1|f1_y_n1[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[13] , filter_decimation1|f1_y_n2[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector40~0 , filter_decimation1|Selector40~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~9 , The_System|audio_subsystem|audio|readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[13] , The_System|audio_subsystem|audio|readdata[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[13]~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[13]~13, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[13] , left_audio_input[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[13]~feeder , filter_decimation1|x_n[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[13] , filter_decimation1|x_n[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[13] , filter_decimation1|x_n1[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[13] , filter_decimation1|x_n2[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector40~1 , filter_decimation1|Selector40~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector40~2 , filter_decimation1|Selector40~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[12] , filter_decimation1|f1_y_n1[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[12] , filter_decimation1|f1_y_n2[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector41~0 , filter_decimation1|Selector41~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector41~2 , filter_decimation1|Selector41~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[11] , filter_decimation1|f1_y_n1[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[11] , filter_decimation1|f1_y_n2[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector42~0 , filter_decimation1|Selector42~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[11] , filter_decimation1|x_n2[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector42~2 , filter_decimation1|Selector42~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[10] , filter_decimation1|f1_y_n1[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[10] , filter_decimation1|f1_y_n2[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector43~0 , filter_decimation1|Selector43~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector43~2 , filter_decimation1|Selector43~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[9] , filter_decimation1|f1_y_n1[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[9] , filter_decimation1|f1_y_n2[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector44~0 , filter_decimation1|Selector44~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[9] , filter_decimation1|x_n2[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector44~2 , filter_decimation1|Selector44~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[8] , filter_decimation1|f1_y_n1[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[8] , filter_decimation1|f1_y_n2[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector45~0 , filter_decimation1|Selector45~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[8] , filter_decimation1|x_n2[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector45~2 , filter_decimation1|Selector45~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[7] , filter_decimation1|f1_y_n1[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[7] , filter_decimation1|f1_y_n2[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector46~0 , filter_decimation1|Selector46~0, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[7]~feeder , left_audio_input[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[7] , left_audio_input[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[7] , filter_decimation1|x_n[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[7] , filter_decimation1|x_n1[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector46~1 , filter_decimation1|Selector46~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[7] , filter_decimation1|x_n2[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector46~2 , filter_decimation1|Selector46~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[6] , filter_decimation1|f1_y_n1[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[6] , filter_decimation1|f1_y_n2[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector47~0 , filter_decimation1|Selector47~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector47~2 , filter_decimation1|Selector47~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[5] , filter_decimation1|f1_y_n1[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[5] , filter_decimation1|f1_y_n2[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector48~0 , filter_decimation1|Selector48~0, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[5] , left_audio_input[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[5]~feeder , filter_decimation1|x_n[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[5] , filter_decimation1|x_n[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[5] , filter_decimation1|x_n1[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[5] , filter_decimation1|x_n2[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector48~1 , filter_decimation1|Selector48~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector48~2 , filter_decimation1|Selector48~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[4] , filter_decimation1|f1_y_n1[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[4] , filter_decimation1|f1_y_n2[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector49~0 , filter_decimation1|Selector49~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[4] , filter_decimation1|x_n2[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector49~2 , filter_decimation1|Selector49~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[3] , filter_decimation1|f1_y_n1[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[3] , filter_decimation1|f1_y_n2[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector50~0 , filter_decimation1|Selector50~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[3] , filter_decimation1|x_n2[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector50~2 , filter_decimation1|Selector50~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[2] , filter_decimation1|audio_out[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[2]~feeder , filter_decimation2|x_n[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[2] , filter_decimation2|x_n[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[2] , filter_decimation2|x_n1[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector51~1 , filter_decimation2|Selector51~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[2] , filter_decimation2|x_n2[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[2] , filter_decimation2|f1_y_n1[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[2] , filter_decimation2|f1_y_n2[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector51~0 , filter_decimation2|Selector51~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector51~2 , filter_decimation2|Selector51~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[3] , filter_decimation1|audio_out[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[3]~feeder , filter_decimation2|x_n[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[3] , filter_decimation2|x_n[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[3] , filter_decimation2|x_n1[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector50~1 , filter_decimation2|Selector50~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector14~0 , filter_decimation2|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[3] , filter_decimation2|f1_mac_old[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector12~0 , filter_decimation2|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[5] , filter_decimation2|f1_mac_old[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[7] , filter_decimation1|audio_out[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[7]~feeder , filter_decimation2|x_n[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[7] , filter_decimation2|x_n[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[7] , filter_decimation2|x_n1[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector46~1 , filter_decimation2|Selector46~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[7] , filter_decimation2|x_n2[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector10~0 , filter_decimation2|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[7] , filter_decimation2|f1_mac_old[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector9~0 , filter_decimation2|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[8] , filter_decimation2|f1_mac_old[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[9] , filter_decimation1|audio_out[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[9] , filter_decimation2|x_n[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[9] , filter_decimation2|x_n1[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector44~1 , filter_decimation2|Selector44~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[9] , filter_decimation2|x_n2[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector8~0 , filter_decimation2|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[9] , filter_decimation2|f1_mac_old[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector7~0 , filter_decimation2|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[10] , filter_decimation2|f1_mac_old[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector5~0 , filter_decimation2|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[12] , filter_decimation2|f1_mac_old[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[13] , filter_decimation1|audio_out[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[13] , filter_decimation2|x_n[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[13] , filter_decimation2|x_n1[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector40~1 , filter_decimation2|Selector40~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector3~0 , filter_decimation2|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[14] , filter_decimation2|f1_mac_old[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[15] , filter_decimation1|audio_out[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[15] , filter_decimation2|x_n[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[15] , filter_decimation2|x_n1[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[15] , filter_decimation2|x_n2[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector38~0 , filter_decimation2|Selector38~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector0~0 , filter_decimation2|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[17] , filter_decimation2|f1_mac_old[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_coeff[2]~0 , filter_decimation2|f1_coeff[2]~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_coeff[2] , filter_decimation2|f1_coeff[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector29~0 , filter_decimation2|Selector29~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_coeff[6] , filter_decimation2|f1_coeff[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_c_x_v|Mult0~8 , filter_decimation2|f1_c_x_v|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector1~0 , filter_decimation2|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[16] , filter_decimation2|f1_mac_old[16], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector2~0 , filter_decimation2|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[15] , filter_decimation2|f1_mac_old[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector4~0 , filter_decimation2|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[13] , filter_decimation2|f1_mac_old[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector6~0 , filter_decimation2|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[11] , filter_decimation2|f1_mac_old[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector11~0 , filter_decimation2|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[6] , filter_decimation2|f1_mac_old[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector13~0 , filter_decimation2|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[4] , filter_decimation2|f1_mac_old[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector16~0 , filter_decimation2|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[1] , filter_decimation2|f1_mac_old[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector17~0 , filter_decimation2|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_mac_old[0] , filter_decimation2|f1_mac_old[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~1 , filter_decimation2|Add0~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~5 , filter_decimation2|Add0~5, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~9 , filter_decimation2|Add0~9, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~13 , filter_decimation2|Add0~13, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~17 , filter_decimation2|Add0~17, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~21 , filter_decimation2|Add0~21, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~25 , filter_decimation2|Add0~25, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~29 , filter_decimation2|Add0~29, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~33 , filter_decimation2|Add0~33, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~37 , filter_decimation2|Add0~37, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~41 , filter_decimation2|Add0~41, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~45 , filter_decimation2|Add0~45, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~49 , filter_decimation2|Add0~49, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~53 , filter_decimation2|Add0~53, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~57 , filter_decimation2|Add0~57, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~61 , filter_decimation2|Add0~61, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~65 , filter_decimation2|Add0~65, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Add0~69 , filter_decimation2|Add0~69, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[17] , filter_decimation2|f1_y_n1[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[17] , filter_decimation2|f1_y_n2[17], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector36~0 , filter_decimation2|Selector36~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[16] , filter_decimation2|f1_y_n1[16], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[16] , filter_decimation2|f1_y_n2[16], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector37~0 , filter_decimation2|Selector37~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[15] , filter_decimation2|f1_y_n1[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[15] , filter_decimation2|f1_y_n2[15], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector38~1 , filter_decimation2|Selector38~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[14] , filter_decimation2|f1_y_n1[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[14] , filter_decimation2|f1_y_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector39~0 , filter_decimation2|Selector39~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[14] , filter_decimation1|audio_out[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[14]~feeder , filter_decimation2|x_n[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[14] , filter_decimation2|x_n[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[14] , filter_decimation2|x_n1[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector39~1 , filter_decimation2|Selector39~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[14] , filter_decimation2|x_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector39~2 , filter_decimation2|Selector39~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[13] , filter_decimation2|f1_y_n1[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[13] , filter_decimation2|f1_y_n2[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector40~0 , filter_decimation2|Selector40~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[13] , filter_decimation2|x_n2[13], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector40~2 , filter_decimation2|Selector40~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[12] , filter_decimation2|f1_y_n1[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[12] , filter_decimation2|f1_y_n2[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector41~0 , filter_decimation2|Selector41~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[12] , filter_decimation1|audio_out[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[12] , filter_decimation2|x_n[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[12] , filter_decimation2|x_n1[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[12] , filter_decimation2|x_n2[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector41~1 , filter_decimation2|Selector41~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector41~2 , filter_decimation2|Selector41~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[11] , filter_decimation2|f1_y_n1[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[11] , filter_decimation2|f1_y_n2[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector42~0 , filter_decimation2|Selector42~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[11] , filter_decimation1|audio_out[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[11]~feeder , filter_decimation2|x_n[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[11] , filter_decimation2|x_n[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[11] , filter_decimation2|x_n1[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[11] , filter_decimation2|x_n2[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector42~1 , filter_decimation2|Selector42~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector42~2 , filter_decimation2|Selector42~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[10] , filter_decimation2|f1_y_n1[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[10] , filter_decimation2|f1_y_n2[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector43~0 , filter_decimation2|Selector43~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[10] , filter_decimation1|audio_out[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[10]~feeder , filter_decimation2|x_n[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[10] , filter_decimation2|x_n[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[10] , filter_decimation2|x_n1[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector43~1 , filter_decimation2|Selector43~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[10] , filter_decimation2|x_n2[10], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector43~2 , filter_decimation2|Selector43~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[9]~feeder , filter_decimation2|f1_y_n1[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[9] , filter_decimation2|f1_y_n1[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[9] , filter_decimation2|f1_y_n2[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector44~0 , filter_decimation2|Selector44~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector44~2 , filter_decimation2|Selector44~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[8] , filter_decimation2|f1_y_n1[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[8] , filter_decimation2|f1_y_n2[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector45~0 , filter_decimation2|Selector45~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[8] , filter_decimation1|audio_out[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[8] , filter_decimation2|x_n[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[8] , filter_decimation2|x_n1[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector45~1 , filter_decimation2|Selector45~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[8] , filter_decimation2|x_n2[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector45~2 , filter_decimation2|Selector45~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[7] , filter_decimation2|f1_y_n1[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[7] , filter_decimation2|f1_y_n2[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector46~0 , filter_decimation2|Selector46~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector46~2 , filter_decimation2|Selector46~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[6] , filter_decimation2|f1_y_n1[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[6] , filter_decimation2|f1_y_n2[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector47~0 , filter_decimation2|Selector47~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[6] , filter_decimation1|audio_out[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[6] , filter_decimation2|x_n[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[6]~feeder , filter_decimation2|x_n1[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[6] , filter_decimation2|x_n1[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector47~1 , filter_decimation2|Selector47~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[6] , filter_decimation2|x_n2[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector47~2 , filter_decimation2|Selector47~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[5] , filter_decimation2|f1_y_n1[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[5] , filter_decimation2|f1_y_n2[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector48~0 , filter_decimation2|Selector48~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[5] , filter_decimation1|audio_out[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[5] , filter_decimation2|x_n[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[5] , filter_decimation2|x_n1[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector48~1 , filter_decimation2|Selector48~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[5] , filter_decimation2|x_n2[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector48~2 , filter_decimation2|Selector48~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[4] , filter_decimation2|f1_y_n1[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[4] , filter_decimation2|f1_y_n2[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector49~0 , filter_decimation2|Selector49~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[4] , filter_decimation1|audio_out[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[4] , filter_decimation2|x_n[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[4] , filter_decimation2|x_n1[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector49~1 , filter_decimation2|Selector49~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[4] , filter_decimation2|x_n2[4], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector49~2 , filter_decimation2|Selector49~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n1[3] , filter_decimation2|f1_y_n1[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|f1_y_n2[3] , filter_decimation2|f1_y_n2[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector50~0 , filter_decimation2|Selector50~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[3] , filter_decimation2|x_n2[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector50~2 , filter_decimation2|Selector50~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[2] , filter_decimation2|audio_out[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[3] , dec_filter_300|x_n[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state~22 , dec_filter_300|state~22, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.0110 , dec_filter_300|state.0110, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state~21 , dec_filter_300|state~21, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.0111 , dec_filter_300|state.0111, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state~20 , dec_filter_300|state~20, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.1010 , dec_filter_300|state.1010, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[0]~0 , dec_filter_300|f1_y_n1[0]~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[3] , dec_filter_300|x_n1[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector50~1 , dec_filter_300|Selector50~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[3] , dec_filter_300|f1_y_n1[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[3] , dec_filter_300|f1_y_n2[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector50~0 , dec_filter_300|Selector50~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[3] , dec_filter_300|x_n2[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector50~2 , dec_filter_300|Selector50~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[1]~1 , dec_filter_300|f1_value[1]~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[3] , dec_filter_300|f1_value[3], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[3] , filter_decimation2|audio_out[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[4] , dec_filter_300|x_n[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[4] , dec_filter_300|x_n1[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[4] , dec_filter_300|x_n2[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector49~1 , dec_filter_300|Selector49~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector13~0 , dec_filter_300|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[4] , dec_filter_300|f1_mac_old[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector12~0 , dec_filter_300|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[5] , dec_filter_300|f1_mac_old[5], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[5] , filter_decimation2|audio_out[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[6]~feeder , dec_filter_300|x_n[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[6] , dec_filter_300|x_n[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[6] , dec_filter_300|x_n1[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[6]~feeder , dec_filter_300|x_n2[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[6] , dec_filter_300|x_n2[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector47~1 , dec_filter_300|Selector47~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector11~0 , dec_filter_300|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[6] , dec_filter_300|f1_mac_old[6], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[6] , filter_decimation2|audio_out[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[7] , dec_filter_300|x_n[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[7] , dec_filter_300|x_n1[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector46~1 , dec_filter_300|Selector46~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[7] , dec_filter_300|x_n2[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector10~0 , dec_filter_300|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[7] , dec_filter_300|f1_mac_old[7], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[7] , filter_decimation2|audio_out[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[8] , dec_filter_300|x_n[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[8]~feeder , dec_filter_300|x_n1[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[8] , dec_filter_300|x_n1[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector45~1 , dec_filter_300|Selector45~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[8] , dec_filter_300|x_n2[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector9~0 , dec_filter_300|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[8] , dec_filter_300|f1_mac_old[8], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[8] , filter_decimation2|audio_out[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[9]~feeder , dec_filter_300|x_n[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[9] , dec_filter_300|x_n[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[9] , dec_filter_300|x_n1[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[9] , dec_filter_300|x_n2[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector44~1 , dec_filter_300|Selector44~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector8~0 , dec_filter_300|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[9] , dec_filter_300|f1_mac_old[9], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[10] , filter_decimation2|audio_out[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[11]~feeder , dec_filter_300|x_n[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[11] , dec_filter_300|x_n[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[11]~feeder , dec_filter_300|x_n1[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[11] , dec_filter_300|x_n1[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector42~1 , dec_filter_300|Selector42~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[11] , dec_filter_300|x_n2[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector6~0 , dec_filter_300|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[11] , dec_filter_300|f1_mac_old[11], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[11] , filter_decimation2|audio_out[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[12]~feeder , dec_filter_300|x_n[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[12] , dec_filter_300|x_n[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[12]~feeder , dec_filter_300|x_n1[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[12] , dec_filter_300|x_n1[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[12] , dec_filter_300|x_n2[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector41~1 , dec_filter_300|Selector41~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector5~0 , dec_filter_300|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[12] , dec_filter_300|f1_mac_old[12], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[12] , filter_decimation2|audio_out[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[13] , dec_filter_300|x_n[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[13]~feeder , dec_filter_300|x_n1[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[13] , dec_filter_300|x_n1[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector40~1 , dec_filter_300|Selector40~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[13] , filter_decimation2|audio_out[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[14] , dec_filter_300|x_n[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[14] , dec_filter_300|x_n1[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector39~1 , dec_filter_300|Selector39~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[14] , dec_filter_300|x_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[14] , filter_decimation2|audio_out[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[15]~feeder , dec_filter_300|x_n[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[15] , dec_filter_300|x_n[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[15] , dec_filter_300|x_n1[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[15] , dec_filter_300|x_n2[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector38~0 , dec_filter_300|Selector38~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector2~0 , dec_filter_300|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[15] , dec_filter_300|f1_mac_old[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector35~0 , dec_filter_300|Selector35~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[0] , dec_filter_300|f1_coeff[0], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector25~0 , dec_filter_300|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector25~1 , dec_filter_300|Selector25~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[10] , dec_filter_300|f1_coeff[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector33~0 , dec_filter_300|Selector33~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[2] , dec_filter_300|f1_coeff[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector32~0 , dec_filter_300|Selector32~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[3] , dec_filter_300|f1_coeff[3], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector18~0 , dec_filter_300|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[17] , dec_filter_300|f1_coeff[17], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector24~0 , dec_filter_300|Selector24~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[11] , dec_filter_300|f1_coeff[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[12] , dec_filter_300|f1_coeff[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector28~0 , dec_filter_300|Selector28~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[7] , dec_filter_300|f1_coeff[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector22~0 , dec_filter_300|Selector22~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_coeff[13] , dec_filter_300|f1_coeff[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_c_x_v|Mult0~8 , dec_filter_300|f1_c_x_v|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector0~0 , dec_filter_300|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[17] , dec_filter_300|f1_mac_old[17], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector1~0 , dec_filter_300|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[16] , dec_filter_300|f1_mac_old[16], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector3~0 , dec_filter_300|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[14] , dec_filter_300|f1_mac_old[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector4~0 , dec_filter_300|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[13] , dec_filter_300|f1_mac_old[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector7~0 , dec_filter_300|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[10] , dec_filter_300|f1_mac_old[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector15~0 , dec_filter_300|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[2] , dec_filter_300|f1_mac_old[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector16~0 , dec_filter_300|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_mac_old[1] , dec_filter_300|f1_mac_old[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~1 , dec_filter_300|Add0~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~5 , dec_filter_300|Add0~5, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~9 , dec_filter_300|Add0~9, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~13 , dec_filter_300|Add0~13, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~17 , dec_filter_300|Add0~17, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~21 , dec_filter_300|Add0~21, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~25 , dec_filter_300|Add0~25, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~29 , dec_filter_300|Add0~29, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~33 , dec_filter_300|Add0~33, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~37 , dec_filter_300|Add0~37, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~41 , dec_filter_300|Add0~41, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~45 , dec_filter_300|Add0~45, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~49 , dec_filter_300|Add0~49, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~53 , dec_filter_300|Add0~53, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~57 , dec_filter_300|Add0~57, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~61 , dec_filter_300|Add0~61, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~65 , dec_filter_300|Add0~65, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Add0~69 , dec_filter_300|Add0~69, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[17] , dec_filter_300|f1_y_n1[17], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[17] , dec_filter_300|f1_y_n2[17], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector36~0 , dec_filter_300|Selector36~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[17] , dec_filter_300|f1_value[17], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[16] , dec_filter_300|f1_y_n1[16], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[16] , dec_filter_300|f1_y_n2[16], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector37~0 , dec_filter_300|Selector37~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[16] , dec_filter_300|f1_value[16], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[15] , dec_filter_300|f1_y_n1[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[15] , dec_filter_300|f1_y_n2[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector38~1 , dec_filter_300|Selector38~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[15] , dec_filter_300|f1_value[15], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[14] , dec_filter_300|f1_y_n1[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[14] , dec_filter_300|f1_y_n2[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector39~0 , dec_filter_300|Selector39~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector39~2 , dec_filter_300|Selector39~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[14] , dec_filter_300|f1_value[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[13] , dec_filter_300|f1_y_n1[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[13] , dec_filter_300|f1_y_n2[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector40~0 , dec_filter_300|Selector40~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[13] , dec_filter_300|x_n2[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector40~2 , dec_filter_300|Selector40~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[13] , dec_filter_300|f1_value[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[12] , dec_filter_300|f1_y_n1[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[12] , dec_filter_300|f1_y_n2[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector41~0 , dec_filter_300|Selector41~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector41~2 , dec_filter_300|Selector41~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[12] , dec_filter_300|f1_value[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[11] , dec_filter_300|f1_y_n1[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[11] , dec_filter_300|f1_y_n2[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector42~0 , dec_filter_300|Selector42~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector42~2 , dec_filter_300|Selector42~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[11] , dec_filter_300|f1_value[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[10] , dec_filter_300|f1_y_n1[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[10] , dec_filter_300|f1_y_n2[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector43~0 , dec_filter_300|Selector43~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[9] , filter_decimation2|audio_out[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[10] , dec_filter_300|x_n[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[10]~feeder , dec_filter_300|x_n1[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[10] , dec_filter_300|x_n1[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector43~1 , dec_filter_300|Selector43~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[10] , dec_filter_300|x_n2[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector43~2 , dec_filter_300|Selector43~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[10] , dec_filter_300|f1_value[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[9] , dec_filter_300|f1_y_n1[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[9] , dec_filter_300|f1_y_n2[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector44~0 , dec_filter_300|Selector44~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector44~2 , dec_filter_300|Selector44~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[9] , dec_filter_300|f1_value[9], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[8] , dec_filter_300|f1_y_n1[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[8] , dec_filter_300|f1_y_n2[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector45~0 , dec_filter_300|Selector45~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector45~2 , dec_filter_300|Selector45~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[8] , dec_filter_300|f1_value[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[7] , dec_filter_300|f1_y_n1[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[7] , dec_filter_300|f1_y_n2[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector46~0 , dec_filter_300|Selector46~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector46~2 , dec_filter_300|Selector46~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[7] , dec_filter_300|f1_value[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[6] , dec_filter_300|f1_y_n1[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[6] , dec_filter_300|f1_y_n2[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector47~0 , dec_filter_300|Selector47~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector47~2 , dec_filter_300|Selector47~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[6] , dec_filter_300|f1_value[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[5] , dec_filter_300|f1_y_n1[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[5] , dec_filter_300|f1_y_n2[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector48~0 , dec_filter_300|Selector48~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[4] , filter_decimation2|audio_out[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[5] , dec_filter_300|x_n[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[5] , dec_filter_300|x_n1[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector48~1 , dec_filter_300|Selector48~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[5]~feeder , dec_filter_300|x_n2[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[5] , dec_filter_300|x_n2[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector48~2 , dec_filter_300|Selector48~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[5] , dec_filter_300|f1_value[5], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[4] , dec_filter_300|f1_y_n1[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[4] , dec_filter_300|f1_y_n2[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector49~0 , dec_filter_300|Selector49~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector49~2 , dec_filter_300|Selector49~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[4] , dec_filter_300|f1_value[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[3] , dec_filter_300|audio_out[3], DE1_SoC_Computer, 1
instance = comp, \right_audio_input[3]~feeder , right_audio_input[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[3] , right_audio_input[3], DE1_SoC_Computer, 1
instance = comp, \right_audio_input[0]~feeder , right_audio_input[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[0] , right_audio_input[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[0] , filter_right|x_n[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[0] , filter_right|x_n1[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector53~1 , filter_right|Selector53~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[0] , filter_right|x_n2[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector16~0 , filter_right|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[1] , filter_right|f1_mac_old[1], DE1_SoC_Computer, 1
instance = comp, \right_audio_input[2] , right_audio_input[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[2] , filter_right|x_n[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[2] , filter_right|x_n1[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector51~1 , filter_right|Selector51~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[2] , filter_right|x_n2[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector15~0 , filter_right|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[2] , filter_right|f1_mac_old[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[3] , filter_right|f1_y_n1[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[3] , filter_right|f1_y_n2[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector50~0 , filter_right|Selector50~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[3] , filter_right|x_n[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[3] , filter_right|x_n1[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[3] , filter_right|x_n2[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector50~1 , filter_right|Selector50~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector50~2 , filter_right|Selector50~2, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[4] , right_audio_input[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[4]~feeder , filter_right|x_n[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[4] , filter_right|x_n[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[4] , filter_right|x_n1[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector49~1 , filter_right|Selector49~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[4] , filter_right|x_n2[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector13~0 , filter_right|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[4] , filter_right|f1_mac_old[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector12~0 , filter_right|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[5] , filter_right|f1_mac_old[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector11~0 , filter_right|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[6] , filter_right|f1_mac_old[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector10~0 , filter_right|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[7] , filter_right|f1_mac_old[7], DE1_SoC_Computer, 1
instance = comp, \right_audio_input[9] , right_audio_input[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[9]~feeder , filter_right|x_n[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[9] , filter_right|x_n[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[9] , filter_right|x_n1[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector44~1 , filter_right|Selector44~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector8~0 , filter_right|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[9] , filter_right|f1_mac_old[9], DE1_SoC_Computer, 1
instance = comp, \right_audio_input[11]~feeder , right_audio_input[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[11] , right_audio_input[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[11]~feeder , filter_right|x_n[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[11] , filter_right|x_n[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[11] , filter_right|x_n1[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector42~1 , filter_right|Selector42~1, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[13]~feeder , right_audio_input[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[13] , right_audio_input[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[13] , filter_right|x_n[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[13] , filter_right|x_n1[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector40~1 , filter_right|Selector40~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector3~0 , filter_right|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[14] , filter_right|f1_mac_old[14], DE1_SoC_Computer, 1
instance = comp, \right_audio_input[15] , right_audio_input[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[15]~feeder , filter_right|x_n[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[15] , filter_right|x_n[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[15] , filter_right|x_n1[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[15] , filter_right|x_n2[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector38~0 , filter_right|Selector38~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector1~0 , filter_right|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[16] , filter_right|f1_mac_old[16], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector0~0 , filter_right|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[17] , filter_right|f1_mac_old[17], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector18~0 , filter_right|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_coeff[17] , filter_right|f1_coeff[17], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector32~0 , filter_right|Selector32~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_coeff[3] , filter_right|f1_coeff[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector30~0 , filter_right|Selector30~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_coeff[5] , filter_right|f1_coeff[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector25~0 , filter_right|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_coeff[16] , filter_right|f1_coeff[16], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector27~0 , filter_right|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_coeff[8] , filter_right|f1_coeff[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector25~1 , filter_right|Selector25~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_coeff[10] , filter_right|f1_coeff[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_c_x_v|Mult0~8 , filter_right|f1_c_x_v|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector2~0 , filter_right|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[15] , filter_right|f1_mac_old[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector4~0 , filter_right|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[13] , filter_right|f1_mac_old[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector5~0 , filter_right|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[12] , filter_right|f1_mac_old[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector6~0 , filter_right|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[11] , filter_right|f1_mac_old[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector7~0 , filter_right|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[10] , filter_right|f1_mac_old[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector9~0 , filter_right|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[8] , filter_right|f1_mac_old[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector14~0 , filter_right|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[3] , filter_right|f1_mac_old[3], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector17~0 , filter_right|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_mac_old[0] , filter_right|f1_mac_old[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~1 , filter_right|Add0~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~5 , filter_right|Add0~5, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~9 , filter_right|Add0~9, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~13 , filter_right|Add0~13, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~17 , filter_right|Add0~17, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~21 , filter_right|Add0~21, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~25 , filter_right|Add0~25, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~29 , filter_right|Add0~29, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~33 , filter_right|Add0~33, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~37 , filter_right|Add0~37, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~41 , filter_right|Add0~41, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~45 , filter_right|Add0~45, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~49 , filter_right|Add0~49, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~53 , filter_right|Add0~53, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~57 , filter_right|Add0~57, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~61 , filter_right|Add0~61, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~65 , filter_right|Add0~65, DE1_SoC_Computer, 1
instance = comp, \filter_right|Add0~69 , filter_right|Add0~69, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[17] , filter_right|f1_y_n1[17], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[17] , filter_right|f1_y_n2[17], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector36~0 , filter_right|Selector36~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[16] , filter_right|f1_y_n1[16], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[16] , filter_right|f1_y_n2[16], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector37~0 , filter_right|Selector37~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[15] , filter_right|f1_y_n1[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[15] , filter_right|f1_y_n2[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector38~1 , filter_right|Selector38~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[14] , filter_right|f1_y_n1[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[14] , filter_right|f1_y_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector39~0 , filter_right|Selector39~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[14] , right_audio_input[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[14]~feeder , filter_right|x_n[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[14] , filter_right|x_n[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[14] , filter_right|x_n1[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[14] , filter_right|x_n2[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector39~1 , filter_right|Selector39~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector39~2 , filter_right|Selector39~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[13] , filter_right|f1_y_n1[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[13] , filter_right|f1_y_n2[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector40~0 , filter_right|Selector40~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[13] , filter_right|x_n2[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector40~2 , filter_right|Selector40~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[12] , filter_right|f1_y_n1[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[12] , filter_right|f1_y_n2[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector41~0 , filter_right|Selector41~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[12] , right_audio_input[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[12]~feeder , filter_right|x_n[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[12] , filter_right|x_n[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[12] , filter_right|x_n1[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[12] , filter_right|x_n2[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector41~1 , filter_right|Selector41~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector41~2 , filter_right|Selector41~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[11] , filter_right|f1_y_n1[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[11] , filter_right|f1_y_n2[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector42~0 , filter_right|Selector42~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[11] , filter_right|x_n2[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector42~2 , filter_right|Selector42~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[10] , filter_right|f1_y_n1[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[10] , filter_right|f1_y_n2[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector43~0 , filter_right|Selector43~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[10] , right_audio_input[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[10]~feeder , filter_right|x_n[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[10] , filter_right|x_n[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[10] , filter_right|x_n1[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[10] , filter_right|x_n2[10], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector43~1 , filter_right|Selector43~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector43~2 , filter_right|Selector43~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[9] , filter_right|f1_y_n1[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[9] , filter_right|f1_y_n2[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector44~0 , filter_right|Selector44~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[9] , filter_right|x_n2[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector44~2 , filter_right|Selector44~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[8] , filter_right|f1_y_n1[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[8] , filter_right|f1_y_n2[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector45~0 , filter_right|Selector45~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[8] , right_audio_input[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[8]~feeder , filter_right|x_n[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[8] , filter_right|x_n[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[8] , filter_right|x_n1[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector45~1 , filter_right|Selector45~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[8] , filter_right|x_n2[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector45~2 , filter_right|Selector45~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[7] , filter_right|f1_y_n1[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[7] , filter_right|f1_y_n2[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector46~0 , filter_right|Selector46~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[7] , right_audio_input[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[7] , filter_right|x_n[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[7] , filter_right|x_n1[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[7] , filter_right|x_n2[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector46~1 , filter_right|Selector46~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector46~2 , filter_right|Selector46~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[6] , filter_right|f1_y_n1[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[6] , filter_right|f1_y_n2[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector47~0 , filter_right|Selector47~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[6]~feeder , right_audio_input[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[6] , right_audio_input[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[6]~feeder , filter_right|x_n[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[6] , filter_right|x_n[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[6] , filter_right|x_n1[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[6] , filter_right|x_n2[6], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector47~1 , filter_right|Selector47~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector47~2 , filter_right|Selector47~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[5] , filter_right|f1_y_n1[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[5] , filter_right|f1_y_n2[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector48~0 , filter_right|Selector48~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[5]~feeder , right_audio_input[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[5] , right_audio_input[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[5]~feeder , filter_right|x_n[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[5] , filter_right|x_n[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[5] , filter_right|x_n1[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[5] , filter_right|x_n2[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector48~1 , filter_right|Selector48~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector48~2 , filter_right|Selector48~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[4] , filter_right|f1_y_n1[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[4] , filter_right|f1_y_n2[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector49~0 , filter_right|Selector49~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector49~2 , filter_right|Selector49~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[2] , filter_right|f1_y_n1[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[2] , filter_right|f1_y_n2[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector51~0 , filter_right|Selector51~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector51~2 , filter_right|Selector51~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[1] , filter_right|f1_y_n1[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[1] , filter_right|f1_y_n2[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector52~0 , filter_right|Selector52~0, DE1_SoC_Computer, 1
instance = comp, \right_audio_input[1] , right_audio_input[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[1]~feeder , filter_right|x_n[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n[1] , filter_right|x_n[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n1[1] , filter_right|x_n1[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|x_n2[1] , filter_right|x_n2[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector52~1 , filter_right|Selector52~1, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector52~2 , filter_right|Selector52~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n1[0] , filter_right|f1_y_n1[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|f1_y_n2[0] , filter_right|f1_y_n2[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector53~0 , filter_right|Selector53~0, DE1_SoC_Computer, 1
instance = comp, \filter_right|Selector53~2 , filter_right|Selector53~2, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[3]~feeder , filter_right|audio_out[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[3] , filter_right|audio_out[3], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~4 , bus_write_data~4, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[3] , bus_write_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~17 , The_System|audio_subsystem|audio|readdata~17, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[21] , The_System|audio_subsystem|audio|readdata[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[21]~21 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[21]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~22 , The_System|audio_subsystem|audio|readdata~22, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[26] , The_System|audio_subsystem|audio|readdata[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[26]~26 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[26]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight , The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~13 , The_System|mm_interconnect_0|cmd_mux|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[101] , The_System|mm_interconnect_0|cmd_mux_002|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[101] , The_System|mm_interconnect_0|cmd_mux_003|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~97 , The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[101] , The_System|mm_interconnect_0|rsp_mux_001|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[100] , The_System|mm_interconnect_0|cmd_mux_001|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~15 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~12 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~14 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~11 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src1_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|sink_ready~3 , The_System|mm_interconnect_0|cmd_demux_001|sink_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0~0 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|src_data[88]~0 , The_System|mm_interconnect_0|router_001|src_data[88]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|src_data[89]~1 , The_System|mm_interconnect_0|router_001|src_data[89]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|internal_valid~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|internal_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~1 , The_System|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|sink_ready~1 , The_System|mm_interconnect_0|cmd_demux_001|sink_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[78] , The_System|mm_interconnect_0|cmd_mux_002|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[65]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[65]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[66]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[66]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[67]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[67]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload[0] , The_System|mm_interconnect_0|cmd_mux_002|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~49 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|LessThan11~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|LessThan11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Equal4~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add3~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[70] , The_System|mm_interconnect_0|cmd_mux_002|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[32] , The_System|mm_interconnect_0|cmd_mux_002|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[35] , The_System|mm_interconnect_0|cmd_mux_002|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|WideOr0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|cp_ready~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src2_valid~1 , The_System|mm_interconnect_0|cmd_demux|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|sink_ready~2 , The_System|mm_interconnect_0|cmd_demux_001|sink_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|response_sink_accepted , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|response_sink_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_valid~0 , The_System|mm_interconnect_0|cmd_mux_001|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src1_valid~0 , The_System|mm_interconnect_0|cmd_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|sink_ready~0 , The_System|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|comb~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~3 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][67]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|LessThan0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~10 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload[0] , The_System|mm_interconnect_0|cmd_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~10 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|read~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|comb~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~22 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~27 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~23 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~24 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~25 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~26 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|LessThan0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add1~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|comb~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~33 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~38 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~35 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~34 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~37 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~36 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][115]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][115]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|LessThan0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add1~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~0 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~0 , The_System|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src1_valid~1 , The_System|mm_interconnect_0|cmd_demux|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_valid~1 , The_System|mm_interconnect_0|cmd_mux_001|src_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[100] , The_System|mm_interconnect_0|cmd_mux_003|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[100] , The_System|mm_interconnect_0|cmd_mux_002|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~96 , The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[100] , The_System|mm_interconnect_0|rsp_mux_001|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~11 , The_System|mm_interconnect_0|cmd_mux|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[99] , The_System|mm_interconnect_0|cmd_mux_003|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[99] , The_System|mm_interconnect_0|cmd_mux_002|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~95 , The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[99] , The_System|mm_interconnect_0|rsp_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~10 , The_System|mm_interconnect_0|cmd_mux|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[98] , The_System|mm_interconnect_0|cmd_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[98] , The_System|mm_interconnect_0|cmd_mux_003|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~94 , The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[98] , The_System|mm_interconnect_0|rsp_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[97] , The_System|mm_interconnect_0|cmd_mux_003|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[97] , The_System|mm_interconnect_0|cmd_mux_002|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~93 , The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~9 , The_System|mm_interconnect_0|cmd_mux|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[97] , The_System|mm_interconnect_0|rsp_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~8 , The_System|mm_interconnect_0|cmd_mux|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[96] , The_System|mm_interconnect_0|cmd_mux_003|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[96] , The_System|mm_interconnect_0|cmd_mux_002|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~92 , The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[96] , The_System|mm_interconnect_0|rsp_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~7 , The_System|mm_interconnect_0|cmd_mux|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[95] , The_System|mm_interconnect_0|cmd_mux_002|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[95] , The_System|mm_interconnect_0|cmd_mux_003|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~91 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95] , The_System|mm_interconnect_0|rsp_mux_001|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~6 , The_System|mm_interconnect_0|cmd_mux|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[94] , The_System|mm_interconnect_0|cmd_mux_001|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[94] , The_System|mm_interconnect_0|cmd_mux_003|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[94] , The_System|mm_interconnect_0|cmd_mux_002|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~90 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94] , The_System|mm_interconnect_0|rsp_mux_001|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~5 , The_System|mm_interconnect_0|cmd_mux|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[93] , The_System|mm_interconnect_0|cmd_mux_002|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[93] , The_System|mm_interconnect_0|cmd_mux_003|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~89 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93] , The_System|mm_interconnect_0|rsp_mux_001|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[92] , The_System|mm_interconnect_0|cmd_mux_001|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[92] , The_System|mm_interconnect_0|cmd_mux_003|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[92] , The_System|mm_interconnect_0|cmd_mux_002|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~88 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92] , The_System|mm_interconnect_0|rsp_mux_001|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[91] , The_System|mm_interconnect_0|cmd_mux_002|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[91] , The_System|mm_interconnect_0|cmd_mux_003|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~87 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[91] , The_System|mm_interconnect_0|cmd_mux_001|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~3 , The_System|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91] , The_System|mm_interconnect_0|rsp_mux_001|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[90] , The_System|mm_interconnect_0|cmd_mux_001|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[90] , The_System|mm_interconnect_0|cmd_mux_002|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[90] , The_System|mm_interconnect_0|cmd_mux_003|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~86 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~2 , The_System|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90] , The_System|mm_interconnect_0|rsp_mux_001|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~31 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[31]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[31]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always2~0 , The_System|vga_subsystem|vga_char_buffer|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[24]~12 , The_System|vga_subsystem|vga_char_buffer|control_reg[24]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[31] , The_System|vga_subsystem|vga_char_buffer|control_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~32 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~32, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11]~1 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[31] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~27 , The_System|audio_subsystem|audio|readdata~27, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[31] , The_System|audio_subsystem|audio|readdata[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[31]~31 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[31]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~84 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~61 , The_System|vga_subsystem|vga_pixel_dma|Add2~61, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~1 , The_System|vga_subsystem|vga_pixel_dma|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~17 , The_System|vga_subsystem|vga_pixel_dma|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[0]~3 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[0] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[1] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[1]~4 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[1]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pending_reads[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add0~0 , The_System|vga_subsystem|vga_pixel_dma|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~2 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[3] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal5~0 , The_System|vga_subsystem|vga_pixel_dma|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][87] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|cp_ready~12 , The_System|mm_interconnect_1|sdram_s1_agent|cp_ready~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|m0_read~0 , The_System|mm_interconnect_1|sdram_s1_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|onchip_sram_s2_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][57] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][102] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][102], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~1 , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[0] , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~0 , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[1] , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|endofpacket_reg~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|endofpacket_reg~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~16 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~29 , The_System|vga_subsystem|vga_char_buffer|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[0]~0 , The_System|vga_subsystem|vga_char_buffer|y_position[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~29 , The_System|vga_subsystem|vga_char_buffer|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[7]~0 , The_System|vga_subsystem|vga_char_buffer|x_position[7]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][111]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][111]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][111]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][111]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][111]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.101 , The_System|sdram|i_state.101, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.010~DUPLICATE , The_System|sdram|i_state.010~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~13 , The_System|sdram|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~2 , The_System|sdram|refresh_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[0] , The_System|sdram|refresh_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~9 , The_System|sdram|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[1] , The_System|sdram|refresh_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~5 , The_System|sdram|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~1 , The_System|sdram|refresh_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[2] , The_System|sdram|refresh_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~53 , The_System|sdram|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[3] , The_System|sdram|refresh_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~49 , The_System|sdram|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[4]~13 , The_System|sdram|refresh_counter[4]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[4] , The_System|sdram|refresh_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~45 , The_System|sdram|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~8 , The_System|sdram|refresh_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[5] , The_System|sdram|refresh_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~41 , The_System|sdram|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~7 , The_System|sdram|refresh_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[6] , The_System|sdram|refresh_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~37 , The_System|sdram|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~6 , The_System|sdram|refresh_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[7] , The_System|sdram|refresh_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~1 , The_System|sdram|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~0 , The_System|sdram|refresh_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[8] , The_System|sdram|refresh_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~33 , The_System|sdram|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[9]~12 , The_System|sdram|refresh_counter[9]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[9] , The_System|sdram|refresh_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~29 , The_System|sdram|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[10]~11 , The_System|sdram|refresh_counter[10]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[10] , The_System|sdram|refresh_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~25 , The_System|sdram|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~5 , The_System|sdram|refresh_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[11] , The_System|sdram|refresh_counter[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~21 , The_System|sdram|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~4 , The_System|sdram|refresh_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[12] , The_System|sdram|refresh_counter[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~17 , The_System|sdram|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~3 , The_System|sdram|refresh_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[13] , The_System|sdram|refresh_counter[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal0~0 , The_System|sdram|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal0~1 , The_System|sdram|Equal0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal0~2 , The_System|sdram|Equal0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector8~0 , The_System|sdram|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.001 , The_System|sdram|i_state.001, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector10~0 , The_System|sdram|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.011 , The_System|sdram|i_state.011, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next~21 , The_System|sdram|i_next~21, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.000 , The_System|sdram|i_next.000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.000 , The_System|sdram|i_state.000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector7~0 , The_System|sdram|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.000~DUPLICATE , The_System|sdram|i_state.000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr6 , The_System|sdram|WideOr6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector6~0 , The_System|sdram|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[0] , The_System|sdram|i_refs[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[0]~DUPLICATE , The_System|sdram|i_refs[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector5~0 , The_System|sdram|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[1] , The_System|sdram|i_refs[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector4~0 , The_System|sdram|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[2] , The_System|sdram|i_refs[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector18~0 , The_System|sdram|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector16~0 , The_System|sdram|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.010 , The_System|sdram|i_next.010, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector9~0 , The_System|sdram|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.010 , The_System|sdram|i_state.010, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector18~1 , The_System|sdram|Selector18~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.111 , The_System|sdram|i_next.111, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector12~0 , The_System|sdram|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.111 , The_System|sdram|i_state.111, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector15~0 , The_System|sdram|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector15~1 , The_System|sdram|Selector15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[0] , The_System|sdram|i_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[2]~DUPLICATE , The_System|sdram|i_count[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector14~0 , The_System|sdram|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[1] , The_System|sdram|i_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector13~0 , The_System|sdram|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector13~1 , The_System|sdram|Selector13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[2] , The_System|sdram|i_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|LessThan0~0 , The_System|sdram|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector17~0 , The_System|sdram|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.101 , The_System|sdram|i_next.101, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector11~0 , The_System|sdram|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.101~DUPLICATE , The_System|sdram|i_state.101~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|init_done~0 , The_System|sdram|init_done~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|init_done , The_System|sdram|init_done, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_request , The_System|sdram|refresh_request, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector35~0 , The_System|sdram|Selector35~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector30~0 , The_System|sdram|Selector30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[0]~DUPLICATE , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal0~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|m0_write~0 , The_System|mm_interconnect_1|sdram_s1_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|comb~0 , The_System|sdram|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~2 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src0_valid~0 , The_System|mm_interconnect_1|rsp_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|WideOr0~1 , The_System|mm_interconnect_1|rsp_demux_001|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|WideOr0~3 , The_System|mm_interconnect_1|rsp_demux_001|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[1]~3 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[6] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~5 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[5] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~7 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[4] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~8 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[3] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~6 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[2] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~4 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|sink_ready~0 , The_System|mm_interconnect_1|rsp_demux_001|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[0]~input , The_System|sdram_dq[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[0] , The_System|sdram|za_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[0] , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[1] , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|Add0~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|Add0~1 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[2] , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|wr_ptr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|rd_ptr[0] , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|rd_ptr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|rd_ptr[1] , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|rd_ptr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|rd_ptr[2] , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|rd_ptr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|Add1~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[1]~input , The_System|sdram_dq[1]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[1] , The_System|sdram|za_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[2]~input , The_System|sdram_dq[2]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[2] , The_System|sdram|za_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[3]~input , The_System|sdram_dq[3]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[3] , The_System|sdram|za_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[4]~input , The_System|sdram_dq[4]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[4] , The_System|sdram|za_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[5]~input , The_System|sdram_dq[5]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[5] , The_System|sdram|za_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[6]~input , The_System|sdram_dq[6]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[6] , The_System|sdram|za_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[7]~input , The_System|sdram_dq[7]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[7] , The_System|sdram|za_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[8]~input , The_System|sdram_dq[8]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[8] , The_System|sdram|za_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[9]~input , The_System|sdram_dq[9]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[9] , The_System|sdram|za_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[10]~input , The_System|sdram_dq[10]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[10] , The_System|sdram|za_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[11]~input , The_System|sdram_dq[11]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[11] , The_System|sdram|za_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[12]~input , The_System|sdram_dq[12]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[12] , The_System|sdram|za_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[13]~input , The_System|sdram_dq[13]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[13] , The_System|sdram|za_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[14]~input , The_System|sdram_dq[14]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[14] , The_System|sdram|za_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram_dq[15]~input , The_System|sdram_dq[15]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[15] , The_System|sdram|za_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|sink_ready~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~4 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|~GND , The_System|~GND, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][76]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][76]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][76]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][76]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][76]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always5~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always4~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always3~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always2~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always1~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][76] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~20 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][109]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][109]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][109]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][75]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][75]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][75]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][75]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][75]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][75]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][75] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][74]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][74] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][110] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan17~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~50 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~54 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][44]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][44]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][44] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][41] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][48] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][48], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_waitrequest , The_System|vga_subsystem|vga_char_buffer|buf_waitrequest, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~24 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][48] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][47] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][47] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][49] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~23 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][49] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][43] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][43] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_003|src_channel[0]~0 , The_System|mm_interconnect_1|router_003|src_channel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][50] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][50] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][53] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~27 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~26 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][53] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][52] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][52] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][51] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][51] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][54] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][54] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][55] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~22 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][55] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~37 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~37 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[99] , The_System|mm_interconnect_1|cmd_mux|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|WideOr0~0 , The_System|mm_interconnect_1|rsp_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src0_valid~0 , The_System|mm_interconnect_1|rsp_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|WideOr0~1 , The_System|mm_interconnect_1|rsp_demux|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan6~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan5~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan5~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~14 , The_System|rtl~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][11] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[32] , The_System|mm_interconnect_0|cmd_mux_003|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~45 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector5~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[71] , The_System|mm_interconnect_0|cmd_mux_003|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[77] , The_System|mm_interconnect_0|cmd_mux_003|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[78] , The_System|mm_interconnect_0|cmd_mux_003|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3]~0 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[22]~0 , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[22]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[1] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~5 , The_System|vga_subsystem|vga_pixel_dma|Add3~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|LessThan2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|LessThan2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|check_and_align_address_to_size|LessThan0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|check_and_align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload[0]~0 , The_System|mm_interconnect_1|cmd_mux_001|src_payload[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[17]~2 , The_System|mm_interconnect_1|cmd_mux_001|src_data[17]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_endofpacket~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload[0]~1 , The_System|mm_interconnect_1|cmd_mux_001|src_payload[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|sink0_ready , The_System|mm_interconnect_1|cmd_mux_001|sink0_ready, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~67 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~66 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~8 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add5~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector9~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|LessThan3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|LessThan3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[5]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[0]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|sop_enable , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|sop_enable, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~74 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~75 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~79 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~78 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][57] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~83 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~82 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~87 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~88 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~95 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~96 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_valid~0 , The_System|mm_interconnect_1|cmd_mux_002|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|endofpacket_reg~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|endofpacket_reg~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|sink0_ready , The_System|mm_interconnect_1|cmd_mux_002|sink0_ready, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[3]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[1]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Equal1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload[0]~1 , The_System|mm_interconnect_1|cmd_mux_002|src_payload[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|cp_ready~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~18 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~25 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~21 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~22 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~19 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~24 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~26 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~27 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~23 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~20 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~23 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][53] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][53] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][52] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][52] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][51] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][51] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][50] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][50] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][49] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][49] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][48] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][48] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][47] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][47] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~33 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~17 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~21 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~13 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~9 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][54] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][54] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][55] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][55] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[0] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~33 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~17 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[1] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~21 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~13 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~9 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~25 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~25 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~29 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~29 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~6 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~37 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~37 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~10 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[0]~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|last_packet_beat~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][41] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][103] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][103] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~0 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~466 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~466, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~97 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~98 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~100 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~99 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~99, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1749w[1]~0 , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1749w[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1756w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1756w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|always2~0 , The_System|rst_controller|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_early_rst , The_System|rst_controller|r_early_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[13]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[13]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[0]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[1]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|check_and_align_address_to_size|LessThan2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|check_and_align_address_to_size|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~468 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~468, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~105 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~104 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~103 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~106 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~106, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~108 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~108, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~107 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~107, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1651w[1]~0 , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1651w[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1717w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1717w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~111 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~111, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~112 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~112, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|WideOr0~0 , The_System|mm_interconnect_1|rsp_demux_002|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][6]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~470 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~470, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~113 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~113, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~114 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~114, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~417 , The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~417, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~115 , The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~115, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~116 , The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~116, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~120 , The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~120, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~121 , The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~121, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1677w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1677w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~124 , The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~124, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~125 , The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~125, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~473 , The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~473, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~126 , The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~126, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~127 , The_System|mm_interconnect_1|rsp_mux_001|src_data[34]~127, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~128 , The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~128, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][3]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~474 , The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~474, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~130 , The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~130, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~129 , The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~129, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~131 , The_System|mm_interconnect_1|rsp_mux_001|src_data[35]~131, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~132 , The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~132, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~133 , The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~133, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~475 , The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~475, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~134 , The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~134, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~135 , The_System|mm_interconnect_1|rsp_mux_001|src_data[36]~135, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~136 , The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~136, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~137 , The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~137, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~476 , The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~476, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~138 , The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~138, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~139 , The_System|mm_interconnect_1|rsp_mux_001|src_data[37]~139, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~140 , The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~140, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~141 , The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~141, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~477 , The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~477, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~142 , The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~142, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~143 , The_System|mm_interconnect_1|rsp_mux_001|src_data[38]~143, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[39]~418 , The_System|mm_interconnect_1|rsp_mux_001|src_data[39]~418, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[39]~144 , The_System|mm_interconnect_1|rsp_mux_001|src_data[39]~144, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~145 , The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~145, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~146 , The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~146, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1807w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1807w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~149 , The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~149, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~150 , The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~150, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~479 , The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~479, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~151 , The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~151, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~152 , The_System|mm_interconnect_1|rsp_mux_001|src_data[41]~152, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~153 , The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~153, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~154 , The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~154, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~480 , The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~480, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~155 , The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~155, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~156 , The_System|mm_interconnect_1|rsp_mux_001|src_data[42]~156, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~157 , The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~157, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~158 , The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~158, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~481 , The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~481, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~159 , The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~159, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~160 , The_System|mm_interconnect_1|rsp_mux_001|src_data[43]~160, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~161 , The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~161, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~482 , The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~482, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~163 , The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~163, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~162 , The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~162, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~164 , The_System|mm_interconnect_1|rsp_mux_001|src_data[44]~164, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~165 , The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~165, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~166 , The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~166, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~483 , The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~483, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~167 , The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~167, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~168 , The_System|mm_interconnect_1|rsp_mux_001|src_data[45]~168, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~170 , The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~170, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~169 , The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~169, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~484 , The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~484, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~171 , The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~171, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~172 , The_System|mm_interconnect_1|rsp_mux_001|src_data[46]~172, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[47]~419 , The_System|mm_interconnect_1|rsp_mux_001|src_data[47]~419, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[47]~173 , The_System|mm_interconnect_1|rsp_mux_001|src_data[47]~173, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~174 , The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~174, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~175 , The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~175, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~485 , The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~485, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~176 , The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~176, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~177 , The_System|mm_interconnect_1|rsp_mux_001|src_data[48]~177, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~178 , The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~178, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~179 , The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~179, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~486 , The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~486, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~180 , The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~180, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~181 , The_System|mm_interconnect_1|rsp_mux_001|src_data[49]~181, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~182 , The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~182, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~183 , The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~183, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~487 , The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~487, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~184 , The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~184, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~185 , The_System|mm_interconnect_1|rsp_mux_001|src_data[50]~185, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~186 , The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~186, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~187 , The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~187, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~488 , The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~488, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~188 , The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~188, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~189 , The_System|mm_interconnect_1|rsp_mux_001|src_data[51]~189, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~191 , The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~191, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~190 , The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~190, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~489 , The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~489, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~192 , The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~192, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~193 , The_System|mm_interconnect_1|rsp_mux_001|src_data[52]~193, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~195 , The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~195, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~194 , The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~194, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~490 , The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~490, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~196 , The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~196, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~197 , The_System|mm_interconnect_1|rsp_mux_001|src_data[53]~197, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~199 , The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~199, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~198 , The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~198, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~491 , The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~491, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~200 , The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~200, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~201 , The_System|mm_interconnect_1|rsp_mux_001|src_data[54]~201, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[55]~420 , The_System|mm_interconnect_1|rsp_mux_001|src_data[55]~420, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[55]~202 , The_System|mm_interconnect_1|rsp_mux_001|src_data[55]~202, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~204 , The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~204, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~203 , The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~203, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~492 , The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~492, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~205 , The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~205, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~206 , The_System|mm_interconnect_1|rsp_mux_001|src_data[56]~206, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~207 , The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~207, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~208 , The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~208, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~493 , The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~493, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~209 , The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~209, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~210 , The_System|mm_interconnect_1|rsp_mux_001|src_data[57]~210, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~212 , The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~212, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~211 , The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~211, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~494 , The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~494, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~213 , The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~213, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~214 , The_System|mm_interconnect_1|rsp_mux_001|src_data[58]~214, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~216 , The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~216, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~215 , The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~215, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~495 , The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~495, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~217 , The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~217, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~218 , The_System|mm_interconnect_1|rsp_mux_001|src_data[59]~218, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~220 , The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~220, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~219 , The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~219, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~496 , The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~496, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~221 , The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~221, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~222 , The_System|mm_interconnect_1|rsp_mux_001|src_data[60]~222, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~497 , The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~497, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~225 , The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~225, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~223 , The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~223, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~224 , The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~224, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~226 , The_System|mm_interconnect_1|rsp_mux_001|src_data[61]~226, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~227 , The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~227, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~228 , The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~228, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~498 , The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~498, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~229 , The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~229, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~230 , The_System|mm_interconnect_1|rsp_mux_001|src_data[62]~230, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[63]~421 , The_System|mm_interconnect_1|rsp_mux_001|src_data[63]~421, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[63]~231 , The_System|mm_interconnect_1|rsp_mux_001|src_data[63]~231, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~233 , The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~233, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~232 , The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~232, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~499 , The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~499, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~234 , The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~234, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~235 , The_System|mm_interconnect_1|rsp_mux_001|src_data[64]~235, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~237 , The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~237, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~236 , The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~236, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~500 , The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~500, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~238 , The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~238, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~239 , The_System|mm_interconnect_1|rsp_mux_001|src_data[65]~239, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~240 , The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~240, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~241 , The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~241, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~501 , The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~501, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~242 , The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~242, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~243 , The_System|mm_interconnect_1|rsp_mux_001|src_data[66]~243, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~244 , The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~244, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~245 , The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~245, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~502 , The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~502, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~246 , The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~246, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~247 , The_System|mm_interconnect_1|rsp_mux_001|src_data[67]~247, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~248 , The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~248, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~249 , The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~249, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~503 , The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~503, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~250 , The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~250, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~251 , The_System|mm_interconnect_1|rsp_mux_001|src_data[68]~251, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~252 , The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~252, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~253 , The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~253, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~504 , The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~504, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~254 , The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~254, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~255 , The_System|mm_interconnect_1|rsp_mux_001|src_data[69]~255, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~256 , The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~256, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~257 , The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~257, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~505 , The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~505, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~258 , The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~258, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~259 , The_System|mm_interconnect_1|rsp_mux_001|src_data[70]~259, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[71]~422 , The_System|mm_interconnect_1|rsp_mux_001|src_data[71]~422, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[71]~260 , The_System|mm_interconnect_1|rsp_mux_001|src_data[71]~260, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~262 , The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~262, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~261 , The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~261, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~9 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~506 , The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~506, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~263 , The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~263, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~264 , The_System|mm_interconnect_1|rsp_mux_001|src_data[72]~264, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~266 , The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~266, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~265 , The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~265, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~507 , The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~507, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~267 , The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~267, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~268 , The_System|mm_interconnect_1|rsp_mux_001|src_data[73]~268, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~269 , The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~269, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~270 , The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~270, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~508 , The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~508, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~271 , The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~271, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~272 , The_System|mm_interconnect_1|rsp_mux_001|src_data[74]~272, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~273 , The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~273, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~274 , The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~274, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~509 , The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~509, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~275 , The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~275, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~276 , The_System|mm_interconnect_1|rsp_mux_001|src_data[75]~276, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~278 , The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~278, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~277 , The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~277, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~510 , The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~510, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~279 , The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~279, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~280 , The_System|mm_interconnect_1|rsp_mux_001|src_data[76]~280, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~281 , The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~281, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~282 , The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~282, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~511 , The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~511, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~283 , The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~283, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~284 , The_System|mm_interconnect_1|rsp_mux_001|src_data[77]~284, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~286 , The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~286, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~285 , The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~285, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~512 , The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~512, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~287 , The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~287, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~288 , The_System|mm_interconnect_1|rsp_mux_001|src_data[78]~288, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[79]~423 , The_System|mm_interconnect_1|rsp_mux_001|src_data[79]~423, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[79]~289 , The_System|mm_interconnect_1|rsp_mux_001|src_data[79]~289, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~290 , The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~290, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~291 , The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~291, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~10 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~513 , The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~513, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~292 , The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~292, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~293 , The_System|mm_interconnect_1|rsp_mux_001|src_data[80]~293, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~295 , The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~295, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~294 , The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~294, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~514 , The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~514, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~296 , The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~296, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~297 , The_System|mm_interconnect_1|rsp_mux_001|src_data[81]~297, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~299 , The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~299, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~298 , The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~298, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~515 , The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~515, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~300 , The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~300, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~301 , The_System|mm_interconnect_1|rsp_mux_001|src_data[82]~301, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~302 , The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~302, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~303 , The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~303, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~516 , The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~516, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~304 , The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~304, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~305 , The_System|mm_interconnect_1|rsp_mux_001|src_data[83]~305, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~307 , The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~307, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~306 , The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~306, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~517 , The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~517, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~308 , The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~308, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~309 , The_System|mm_interconnect_1|rsp_mux_001|src_data[84]~309, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~310 , The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~310, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~311 , The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~311, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~518 , The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~518, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~312 , The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~312, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~313 , The_System|mm_interconnect_1|rsp_mux_001|src_data[85]~313, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~314 , The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~314, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~315 , The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~315, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~519 , The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~519, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~316 , The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~316, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~317 , The_System|mm_interconnect_1|rsp_mux_001|src_data[86]~317, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[87]~424 , The_System|mm_interconnect_1|rsp_mux_001|src_data[87]~424, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[87]~318 , The_System|mm_interconnect_1|rsp_mux_001|src_data[87]~318, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~319 , The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~319, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~320 , The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~320, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~11 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~520 , The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~520, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~321 , The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~321, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~322 , The_System|mm_interconnect_1|rsp_mux_001|src_data[88]~322, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~324 , The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~324, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~323 , The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~323, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~521 , The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~521, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~325 , The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~325, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~326 , The_System|mm_interconnect_1|rsp_mux_001|src_data[89]~326, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~327 , The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~327, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~328 , The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~328, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~522 , The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~522, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~329 , The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~329, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~330 , The_System|mm_interconnect_1|rsp_mux_001|src_data[90]~330, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~331 , The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~331, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~332 , The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~332, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~523 , The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~523, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~333 , The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~333, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~334 , The_System|mm_interconnect_1|rsp_mux_001|src_data[91]~334, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~335 , The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~335, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~336 , The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~336, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~524 , The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~524, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~337 , The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~337, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~338 , The_System|mm_interconnect_1|rsp_mux_001|src_data[92]~338, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~340 , The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~340, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~339 , The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~339, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~525 , The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~525, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~341 , The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~341, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~342 , The_System|mm_interconnect_1|rsp_mux_001|src_data[93]~342, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~344 , The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~344, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~343 , The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~343, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~526 , The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~526, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~345 , The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~345, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~346 , The_System|mm_interconnect_1|rsp_mux_001|src_data[94]~346, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[95]~425 , The_System|mm_interconnect_1|rsp_mux_001|src_data[95]~425, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[95]~347 , The_System|mm_interconnect_1|rsp_mux_001|src_data[95]~347, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~348 , The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~348, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~349 , The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~349, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~12 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~527 , The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~527, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~350 , The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~350, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~351 , The_System|mm_interconnect_1|rsp_mux_001|src_data[96]~351, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~352 , The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~352, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~353 , The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~353, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~528 , The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~528, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~354 , The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~354, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~355 , The_System|mm_interconnect_1|rsp_mux_001|src_data[97]~355, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~356 , The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~356, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~357 , The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~357, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~529 , The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~529, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~358 , The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~358, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~359 , The_System|mm_interconnect_1|rsp_mux_001|src_data[98]~359, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~360 , The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~360, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~361 , The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~361, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~530 , The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~530, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~362 , The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~362, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~363 , The_System|mm_interconnect_1|rsp_mux_001|src_data[99]~363, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~364 , The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~364, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~365 , The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~365, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~531 , The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~531, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~366 , The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~366, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~367 , The_System|mm_interconnect_1|rsp_mux_001|src_data[100]~367, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~369 , The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~369, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~368 , The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~368, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~532 , The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~532, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~370 , The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~370, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~371 , The_System|mm_interconnect_1|rsp_mux_001|src_data[101]~371, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~372 , The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~372, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~373 , The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~373, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~533 , The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~533, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~374 , The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~374, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~375 , The_System|mm_interconnect_1|rsp_mux_001|src_data[102]~375, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[103]~426 , The_System|mm_interconnect_1|rsp_mux_001|src_data[103]~426, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[103]~376 , The_System|mm_interconnect_1|rsp_mux_001|src_data[103]~376, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~377 , The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~377, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~378 , The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~378, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~13 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~534 , The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~534, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~379 , The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~379, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~380 , The_System|mm_interconnect_1|rsp_mux_001|src_data[104]~380, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~105 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~382 , The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~382, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~381 , The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~381, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~105 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~535 , The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~535, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~383 , The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~383, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~384 , The_System|mm_interconnect_1|rsp_mux_001|src_data[105]~384, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~106 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~106, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~386 , The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~386, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~385 , The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~385, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~106 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~106, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~536 , The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~536, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~387 , The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~387, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~388 , The_System|mm_interconnect_1|rsp_mux_001|src_data[106]~388, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~389 , The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~389, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~107 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~107, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~390 , The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~390, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~107 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~107, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~537 , The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~537, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~391 , The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~391, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~392 , The_System|mm_interconnect_1|rsp_mux_001|src_data[107]~392, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~393 , The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~393, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~108 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~108, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~394 , The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~394, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~108 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~108, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~538 , The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~538, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~395 , The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~395, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~396 , The_System|mm_interconnect_1|rsp_mux_001|src_data[108]~396, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~109 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~398 , The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~398, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~397 , The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~397, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~109 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~539 , The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~539, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~399 , The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~399, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~400 , The_System|mm_interconnect_1|rsp_mux_001|src_data[109]~400, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~401 , The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~401, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~110 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~110, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~402 , The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~402, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~110 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~110, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~540 , The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~540, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~403 , The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~403, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~404 , The_System|mm_interconnect_1|rsp_mux_001|src_data[110]~404, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~111 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~111, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~111 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~111, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[111]~427 , The_System|mm_interconnect_1|rsp_mux_001|src_data[111]~427, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[111]~405 , The_System|mm_interconnect_1|rsp_mux_001|src_data[111]~405, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~14 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[112] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[112]~429 , The_System|mm_interconnect_1|rsp_mux_001|src_data[112]~429, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~112 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~112, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[112] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~4 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[112]~430 , The_System|mm_interconnect_1|rsp_mux_001|src_data[112]~430, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[112]~406 , The_System|mm_interconnect_1|rsp_mux_001|src_data[112]~406, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~113 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~113, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[113] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[113]~432 , The_System|mm_interconnect_1|rsp_mux_001|src_data[113]~432, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[113] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[113]~431 , The_System|mm_interconnect_1|rsp_mux_001|src_data[113]~431, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[113]~407 , The_System|mm_interconnect_1|rsp_mux_001|src_data[113]~407, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~114 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~114, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[114] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[114]~434 , The_System|mm_interconnect_1|rsp_mux_001|src_data[114]~434, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[114] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[114]~433 , The_System|mm_interconnect_1|rsp_mux_001|src_data[114]~433, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[114]~408 , The_System|mm_interconnect_1|rsp_mux_001|src_data[114]~408, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[115] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[115]~435 , The_System|mm_interconnect_1|rsp_mux_001|src_data[115]~435, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~115 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~115, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[115] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[115]~436 , The_System|mm_interconnect_1|rsp_mux_001|src_data[115]~436, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[115]~409 , The_System|mm_interconnect_1|rsp_mux_001|src_data[115]~409, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[116] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[116]~437 , The_System|mm_interconnect_1|rsp_mux_001|src_data[116]~437, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~116 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~116, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[116] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[116]~438 , The_System|mm_interconnect_1|rsp_mux_001|src_data[116]~438, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[116]~410 , The_System|mm_interconnect_1|rsp_mux_001|src_data[116]~410, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~117 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~117, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[117] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[117], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[117]~440 , The_System|mm_interconnect_1|rsp_mux_001|src_data[117]~440, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[117] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[117], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[117]~439 , The_System|mm_interconnect_1|rsp_mux_001|src_data[117]~439, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[117]~411 , The_System|mm_interconnect_1|rsp_mux_001|src_data[117]~411, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[118] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[118], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[118]~441 , The_System|mm_interconnect_1|rsp_mux_001|src_data[118]~441, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~118 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~118, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[118] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[118], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[118]~442 , The_System|mm_interconnect_1|rsp_mux_001|src_data[118]~442, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[118]~412 , The_System|mm_interconnect_1|rsp_mux_001|src_data[118]~412, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~119 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~119, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[119] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[119], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[119]~428 , The_System|mm_interconnect_1|rsp_mux_001|src_data[119]~428, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[119]~413 , The_System|mm_interconnect_1|rsp_mux_001|src_data[119]~413, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~5 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~6 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~7 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~8 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[120] , The_System|mm_interconnect_1|rsp_mux_001|src_data[120], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[121] , The_System|mm_interconnect_1|rsp_mux_001|src_data[121], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[122] , The_System|mm_interconnect_1|rsp_mux_001|src_data[122], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[123] , The_System|mm_interconnect_1|rsp_mux_001|src_data[123], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[124] , The_System|mm_interconnect_1|rsp_mux_001|src_data[124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[125] , The_System|mm_interconnect_1|rsp_mux_001|src_data[125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[126] , The_System|mm_interconnect_1|rsp_mux_001|src_data[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[127] , The_System|mm_interconnect_1|rsp_mux_001|src_data[127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][78] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][79] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][80] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][85] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][86] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|hps2fpga , The_System|arm_a9_hps|fpga_interfaces|hps2fpga, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~33 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][98]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[89] , The_System|mm_interconnect_1|cmd_mux|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[224] , The_System|mm_interconnect_1|rsp_mux_001|src_data[224], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[88] , The_System|mm_interconnect_1|cmd_mux|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[88] , The_System|mm_interconnect_1|cmd_mux_002|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[223] , The_System|mm_interconnect_1|rsp_mux_001|src_data[223], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~31 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][96]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][87] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[87] , The_System|mm_interconnect_1|cmd_mux|src_data[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][87] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[222] , The_System|mm_interconnect_1|rsp_mux_001|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[86] , The_System|mm_interconnect_1|cmd_mux|src_data[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][86] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][86] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[86] , The_System|mm_interconnect_1|cmd_mux_002|src_data[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][86] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[221] , The_System|mm_interconnect_1|rsp_mux_001|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[85] , The_System|mm_interconnect_1|cmd_mux|src_data[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][85] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~29 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][94]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[85] , The_System|mm_interconnect_1|cmd_mux_002|src_data[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][85] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][85] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[220] , The_System|mm_interconnect_1|rsp_mux_001|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[84] , The_System|mm_interconnect_1|cmd_mux|src_data[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[84] , The_System|mm_interconnect_1|cmd_mux_002|src_data[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[219] , The_System|mm_interconnect_1|rsp_mux_001|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~27 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][92]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[83] , The_System|mm_interconnect_1|cmd_mux|src_data[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[83] , The_System|mm_interconnect_1|cmd_mux_002|src_data[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[218] , The_System|mm_interconnect_1|rsp_mux_001|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[82] , The_System|mm_interconnect_1|cmd_mux|src_data[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~26 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][91]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][91]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][91]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][91]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][91]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][91]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[217] , The_System|mm_interconnect_1|rsp_mux_001|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[81] , The_System|mm_interconnect_1|cmd_mux|src_data[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[81] , The_System|mm_interconnect_1|cmd_mux_002|src_data[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[216] , The_System|mm_interconnect_1|rsp_mux_001|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[80] , The_System|mm_interconnect_1|cmd_mux|src_data[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][80] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[80] , The_System|mm_interconnect_1|cmd_mux_002|src_data[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][80] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][80] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[215] , The_System|mm_interconnect_1|rsp_mux_001|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[79] , The_System|mm_interconnect_1|cmd_mux|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][79] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][79] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[79] , The_System|mm_interconnect_1|cmd_mux_002|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][79] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[214] , The_System|mm_interconnect_1|rsp_mux_001|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[78] , The_System|mm_interconnect_1|cmd_mux|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][78] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][78] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[78] , The_System|mm_interconnect_1|cmd_mux_002|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][78] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[213] , The_System|mm_interconnect_1|rsp_mux_001|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux8~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector17~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector17~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector17~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~3 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~2 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[56] , The_System|mm_interconnect_1|cmd_mux_002|src_data[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[9]~15 , The_System|mm_interconnect_1|cmd_mux_002|src_data[9]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add3~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|log2ceil~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|log2ceil~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector16~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~5 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[10]~16 , The_System|mm_interconnect_1|cmd_mux_002|src_data[10]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan14~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector13~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector13~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[60] , The_System|mm_interconnect_1|cmd_mux_002|src_data[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~21 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[3]~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~69 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector31~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~73 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector30~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~61 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector29~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~65 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~85 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector27~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~19 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[13]~23 , The_System|mm_interconnect_1|cmd_mux_002|src_data[13]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~8 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~12 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~13 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan15~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector12~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector12~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[61] , The_System|mm_interconnect_1|cmd_mux_002|src_data[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~89 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~20 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[14]~24 , The_System|mm_interconnect_1|cmd_mux_002|src_data[14]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~22 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~9 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~14 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~15 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan16~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~16 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector15~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector11~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector11~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[62] , The_System|mm_interconnect_1|cmd_mux_002|src_data[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~23 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~93 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector25~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~41 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[15]~25 , The_System|mm_interconnect_1|cmd_mux_002|src_data[15]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~10 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~17 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add3~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[63] , The_System|mm_interconnect_1|cmd_mux_002|src_data[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~24 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~97 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector24~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~22 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~45 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[16]~26 , The_System|mm_interconnect_1|cmd_mux_002|src_data[16]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~18 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~19 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~101 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~23 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~49 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[17]~27 , The_System|mm_interconnect_1|cmd_mux_002|src_data[17]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[64] , The_System|mm_interconnect_1|cmd_mux_002|src_data[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~25 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~12 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~11 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~10 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~105 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[9] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~24 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~53 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[18]~28 , The_System|mm_interconnect_1|cmd_mux_002|src_data[18]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~26 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~13 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~109 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~57 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[10] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[19]~29 , The_System|mm_interconnect_1|cmd_mux_002|src_data[19]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~27 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~14 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~81 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~26 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~61 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[11] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[20]~30 , The_System|mm_interconnect_1|cmd_mux_002|src_data[20]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~28 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~15 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~77 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~27 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~65 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[12] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[21]~31 , The_System|mm_interconnect_1|cmd_mux_002|src_data[21]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~29 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~16 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a104 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a104, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1817w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1817w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a112 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a112, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1797w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1797w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a96 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a96, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1827w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1827w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a120 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a120, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1777w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1777w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a80 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a80, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1787w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1787w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a88 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a88, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1767w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1767w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a72 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a72, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a64 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a64, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1687w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1687w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a16 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1697w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1697w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a24 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a24, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1660w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1660w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a0 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a8 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1737w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1737w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a56 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a56, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1727w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1727w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a48 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a48, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1707w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode3|w_anode1707w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a32 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a32, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a40 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a40, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w0_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~478 , The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~478, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~147 , The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~147, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~148 , The_System|mm_interconnect_1|rsp_mux_001|src_data[40]~148, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux7~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a9 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a9, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a105 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a105, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a73 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a73, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a41 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a41, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a89 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a89, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a121 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a121, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a25 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a25, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a57 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a57, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a49 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a49, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a81 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a81, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a113 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a113, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a17 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a17, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a97 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a97, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a1 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a65 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a65, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a33 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a33, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w1_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][1]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~472 , The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~472, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~122 , The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~122, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~123 , The_System|mm_interconnect_1|rsp_mux_001|src_data[33]~123, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[67]~8 , The_System|mm_interconnect_1|cmd_mux_001|src_data[67]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~17 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[67] , The_System|mm_interconnect_1|cmd_mux_001|src_data[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~2 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[2] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~1 , The_System|vga_subsystem|vga_pixel_dma|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[1]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[11]~15 , The_System|mm_interconnect_1|cmd_mux|src_data[11]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[20]~9 , The_System|mm_interconnect_1|cmd_mux_001|src_data[20]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[20]~10 , The_System|mm_interconnect_1|cmd_mux_001|src_data[20]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~39 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[65]~66 , The_System|mm_interconnect_1|cmd_mux_001|src_data[65]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[65] , The_System|mm_interconnect_1|cmd_mux_001|src_data[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~40 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~25 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][20]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][20] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[2]~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|always1~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][19] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[66]~11 , The_System|mm_interconnect_1|cmd_mux_001|src_data[66]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~18 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[66] , The_System|mm_interconnect_1|cmd_mux_001|src_data[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][66]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][66]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][66]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][66]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][66]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][66]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~39 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][18] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][65]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][65]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][65]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][65]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][65]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][65]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~40 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~13 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~5 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[2]~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[2]~2 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~117 , The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~117, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~471 , The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~471, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~118 , The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~118, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~119 , The_System|mm_interconnect_1|rsp_mux_001|src_data[32]~119, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a45 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a45, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a77 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a77, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a13 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a13, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a109 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a109, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a61 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a61, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a29 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a29, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a125 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a125, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a93 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a93, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a37 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a37, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a5 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a5, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a69 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a69, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a101 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a101, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a117 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a117, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a85 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a85, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a53 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a53, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a21 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a21, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w5_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][5]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][5]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~469 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~469, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~109 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~110 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~110, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[2]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux5~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a67 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a67, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a99 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a99, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a35 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a35, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a3 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a51 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a51, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a19 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a19, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a83 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a83, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a115 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a115, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a75 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a75, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a11 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a11, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a43 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a43, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a107 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a107, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a59 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a59, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a27 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a27, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a91 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a91, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a123 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a123, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w3_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~467 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~467, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~101 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~102 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[2]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[3]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~8 , The_System|mm_interconnect_1|cmd_mux|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[10]~18 , The_System|mm_interconnect_1|cmd_mux|src_data[10]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[60] , The_System|mm_interconnect_1|cmd_mux|src_data[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[13]~20 , The_System|mm_interconnect_1|cmd_mux|src_data[13]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~11 , The_System|mm_interconnect_1|cmd_mux|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~12 , The_System|mm_interconnect_1|cmd_mux|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~13 , The_System|mm_interconnect_1|cmd_mux|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[61] , The_System|mm_interconnect_1|cmd_mux|src_data[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[14]~21 , The_System|mm_interconnect_1|cmd_mux|src_data[14]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~14 , The_System|mm_interconnect_1|cmd_mux|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[62] , The_System|mm_interconnect_1|cmd_mux|src_data[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[15]~22 , The_System|mm_interconnect_1|cmd_mux|src_data[15]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~15 , The_System|mm_interconnect_1|cmd_mux|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~16 , The_System|mm_interconnect_1|cmd_mux|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[63] , The_System|mm_interconnect_1|cmd_mux|src_data[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[16]~23 , The_System|mm_interconnect_1|cmd_mux|src_data[16]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~18 , The_System|mm_interconnect_1|cmd_mux|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~17 , The_System|mm_interconnect_1|cmd_mux|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[17]~24 , The_System|mm_interconnect_1|cmd_mux|src_data[17]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[64] , The_System|mm_interconnect_1|cmd_mux|src_data[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~19 , The_System|mm_interconnect_1|cmd_mux|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~20 , The_System|mm_interconnect_1|cmd_mux|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[18]~25 , The_System|mm_interconnect_1|cmd_mux|src_data[18]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~41 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[10] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[19]~26 , The_System|mm_interconnect_1|cmd_mux|src_data[19]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~45 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[11] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[20]~27 , The_System|mm_interconnect_1|cmd_mux|src_data[20]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~49 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[12] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[21]~28 , The_System|mm_interconnect_1|cmd_mux|src_data[21]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~13 , The_System|vga_subsystem|vga_char_buffer|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~17 , The_System|vga_subsystem|vga_char_buffer|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[7] , The_System|vga_subsystem|vga_char_buffer|x_position[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~21 , The_System|vga_subsystem|vga_char_buffer|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[8] , The_System|vga_subsystem|vga_char_buffer|x_position[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~25 , The_System|vga_subsystem|vga_char_buffer|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[9] , The_System|vga_subsystem|vga_char_buffer|x_position[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~33 , The_System|vga_subsystem|vga_char_buffer|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~25 , The_System|vga_subsystem|vga_char_buffer|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[2] , The_System|vga_subsystem|vga_char_buffer|y_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~1 , The_System|vga_subsystem|vga_char_buffer|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[3] , The_System|vga_subsystem|vga_char_buffer|y_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~5 , The_System|vga_subsystem|vga_char_buffer|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[4] , The_System|vga_subsystem|vga_char_buffer|y_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~9 , The_System|vga_subsystem|vga_char_buffer|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[5] , The_System|vga_subsystem|vga_char_buffer|y_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~13 , The_System|vga_subsystem|vga_char_buffer|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[6] , The_System|vga_subsystem|vga_char_buffer|y_position[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~17 , The_System|vga_subsystem|vga_char_buffer|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[7] , The_System|vga_subsystem|vga_char_buffer|y_position[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~21 , The_System|vga_subsystem|vga_char_buffer|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[8] , The_System|vga_subsystem|vga_char_buffer|y_position[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a1 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~2 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[4]~1 , The_System|vga_subsystem|vga_char_buffer|buf_readdata[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[1] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~91 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~465 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~465, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~93 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~92 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~94 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~8 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~9 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[59] , The_System|mm_interconnect_1|cmd_mux_002|src_data[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[12]~18 , The_System|mm_interconnect_1|cmd_mux_002|src_data[12]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][12] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][12] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~39 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|always1~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][65]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][65]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][10] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][10] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][9] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][9] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][56] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][56] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~5 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~9 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~13 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[3]~3 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~464 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~464, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~89 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~90 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~18 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[14] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[23]~20 , The_System|mm_interconnect_1|cmd_mux_002|src_data[23]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~18 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~5 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a63 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a63, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a127 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a127, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a31 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a31, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a95 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a95, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a7 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a7, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a71 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a71, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a103 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a103, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a39 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a39, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a79 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a79, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a111 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a111, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a15 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a15, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a47 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a47, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a87 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a87, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a55 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a55, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a119 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a119, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a23 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a23, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w7_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[7]~7 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|out_data[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~416 , The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~416, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~86 , The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~49 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~57 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~53 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[15] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[24]~19 , The_System|mm_interconnect_1|cmd_mux_002|src_data[24]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~17 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~4 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a14 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a14, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a22 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a22, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a6 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a30 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a30, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a38 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a38, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a46 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a46, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a62 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a62, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a54 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a54, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a118 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a118, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a110 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a110, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a102 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a102, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a126 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a126, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a70 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a70, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a86 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a86, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a78 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a78, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a94 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a94, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w6_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~463 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~463, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~84 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~85 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|LessThan11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~4 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[57] , The_System|mm_interconnect_1|cmd_mux_002|src_data[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[1] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[1]~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~462 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~462, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~80 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~81 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[13] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[22]~21 , The_System|mm_interconnect_1|cmd_mux_002|src_data[22]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~19 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~6 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a76 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a76, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a84 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a84, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a68 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a68, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a92 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a92, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a28 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a28, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a4 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a4, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a20 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a20, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a12 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a12, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a124 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a124, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a100 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a100, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a108 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a108, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a116 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a116, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a44 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a44, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a52 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a52, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a60 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a60, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a36 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a36, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w4_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][4]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~461 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~461, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~76 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~77 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~6 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[1]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a3 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~4 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[3] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~70 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~71 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~460 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~460, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~72 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~73 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~45 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[16] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[25]~22 , The_System|mm_interconnect_1|cmd_mux_002|src_data[25]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~20 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~7 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[3] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux6~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a18 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a18, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a26 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a26, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a2 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a10 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a10, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a66 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a66, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a82 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a82, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a74 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a74, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a90 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a90, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a42 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a42, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a34 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a34, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a58 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a58, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a50 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a50, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a122 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a122, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a114 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a114, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a98 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a98, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a106 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a106, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~3 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~4 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l4_w2_n0_mux_dataout~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~459 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~459, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~68 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~69 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[0]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[19]~12 , The_System|mm_interconnect_1|cmd_mux_001|src_data[19]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[19]~13 , The_System|mm_interconnect_1|cmd_mux_001|src_data[19]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~3 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~4 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~63 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~62 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~458 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~458, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~64 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~65 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~3 , The_System|mm_interconnect_1|cmd_mux|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~4 , The_System|mm_interconnect_1|cmd_mux|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[56] , The_System|mm_interconnect_1|cmd_mux|src_data[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[9]~16 , The_System|mm_interconnect_1|cmd_mux|src_data[9]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][56] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][56] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|always1~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~58 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~59 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~457 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~457, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~60 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~61 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~36 , The_System|rtl~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[186]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[186]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[187]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[187]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[188]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[188]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[189]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[189]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~35 , The_System|rtl~35, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~76 , The_System|rtl~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[50]~0 , The_System|mm_interconnect_1|cmd_mux_002|src_data[50]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[50]~1 , The_System|mm_interconnect_1|cmd_mux_002|src_data[50]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[47]~13 , The_System|mm_interconnect_1|cmd_mux_002|src_data[47]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[47]~14 , The_System|mm_interconnect_1|cmd_mux_002|src_data[47]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[48]~8 , The_System|mm_interconnect_1|cmd_mux_002|src_data[48]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[48]~9 , The_System|mm_interconnect_1|cmd_mux_002|src_data[48]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[49]~6 , The_System|mm_interconnect_1|cmd_mux_002|src_data[49]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~75 , The_System|rtl~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[49]~7 , The_System|mm_interconnect_1|cmd_mux_002|src_data[49]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Add7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[190]~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_cp_data[190]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~37 , The_System|rtl~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[53]~4 , The_System|mm_interconnect_1|cmd_mux_002|src_data[53]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~38 , The_System|rtl~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~0 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[51]~10 , The_System|mm_interconnect_1|cmd_mux_002|src_data[51]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[52]~5 , The_System|mm_interconnect_1|cmd_mux_002|src_data[52]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[55]~2 , The_System|mm_interconnect_1|cmd_mux_002|src_data[55]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[55]~3 , The_System|mm_interconnect_1|cmd_mux_002|src_data[55]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[54]~11 , The_System|mm_interconnect_1|cmd_mux_002|src_data[54]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[54]~12 , The_System|mm_interconnect_1|cmd_mux_002|src_data[54]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~6 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~7 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[58] , The_System|mm_interconnect_1|cmd_mux_002|src_data[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[11]~17 , The_System|mm_interconnect_1|cmd_mux_002|src_data[11]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][11] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][58] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~38 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][58] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][11]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[2]~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~415 , The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~415, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~57 , The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector17~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|Selector17~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~6 , The_System|mm_interconnect_1|cmd_mux|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~5 , The_System|mm_interconnect_1|cmd_mux|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[58] , The_System|mm_interconnect_1|cmd_mux|src_data[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[11]~17 , The_System|mm_interconnect_1|cmd_mux|src_data[11]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][58] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][58]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][58] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[2]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[2]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~53 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~456 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~456, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~55 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~56 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a5 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~6 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[5] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~49 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~455 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~455, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~51 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~52 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~19 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[68]~14 , The_System|mm_interconnect_1|cmd_mux_001|src_data[68]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[68] , The_System|mm_interconnect_1|cmd_mux_001|src_data[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[21]~15 , The_System|mm_interconnect_1|cmd_mux_001|src_data[21]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[2]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~3 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[3] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~9 , The_System|vga_subsystem|vga_pixel_dma|Add3~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[21]~16 , The_System|mm_interconnect_1|cmd_mux_001|src_data[21]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][21]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][21]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][21]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][21]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][21]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][21]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][21]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][21]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~38 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][68]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base~2 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][21] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~9 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[3]~5 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[3]~6 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~46 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~45 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~454 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~454, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~47 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~48 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~34 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[73]~17 , The_System|mm_interconnect_1|cmd_mux_001|src_data[73]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[73] , The_System|mm_interconnect_1|cmd_mux_001|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~13 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[33] , The_System|mm_interconnect_0|cmd_mux_003|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~1 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[13] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[11]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pixel_address[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~12 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[12] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[11] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~10 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[10] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[9] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[8] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[7] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[6] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[5] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[4] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~73 , The_System|vga_subsystem|vga_pixel_dma|Add3~73, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~77 , The_System|vga_subsystem|vga_pixel_dma|Add3~77, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~81 , The_System|vga_subsystem|vga_pixel_dma|Add3~81, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~85 , The_System|vga_subsystem|vga_pixel_dma|Add3~85, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~89 , The_System|vga_subsystem|vga_pixel_dma|Add3~89, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~93 , The_System|vga_subsystem|vga_pixel_dma|Add3~93, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~97 , The_System|vga_subsystem|vga_pixel_dma|Add3~97, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~45 , The_System|vga_subsystem|vga_pixel_dma|Add3~45, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~37 , The_System|vga_subsystem|vga_pixel_dma|Add3~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~33 , The_System|vga_subsystem|vga_pixel_dma|Add3~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~77 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~81 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~85 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~89 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~93 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~97 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~101 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~49 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~41 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[12] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[31]~28 , The_System|mm_interconnect_1|cmd_mux_001|src_data[31]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[31]~29 , The_System|mm_interconnect_1|cmd_mux_001|src_data[31]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~8 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[30]~30 , The_System|mm_interconnect_1|cmd_mux_001|src_data[30]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[30]~31 , The_System|mm_interconnect_1|cmd_mux_001|src_data[30]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~9 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[29]~34 , The_System|mm_interconnect_1|cmd_mux_001|src_data[29]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[29]~35 , The_System|mm_interconnect_1|cmd_mux_001|src_data[29]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~11 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[27]~62 , The_System|mm_interconnect_1|cmd_mux_001|src_data[27]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[27]~63 , The_System|mm_interconnect_1|cmd_mux_001|src_data[27]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~23 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[26]~60 , The_System|mm_interconnect_1|cmd_mux_001|src_data[26]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[26]~61 , The_System|mm_interconnect_1|cmd_mux_001|src_data[26]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~22 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[72] , The_System|mm_interconnect_1|cmd_mux_001|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[25]~58 , The_System|mm_interconnect_1|cmd_mux_001|src_data[25]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[25]~59 , The_System|mm_interconnect_1|cmd_mux_001|src_data[25]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~21 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[71]~54 , The_System|mm_interconnect_1|cmd_mux_001|src_data[71]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[71] , The_System|mm_interconnect_1|cmd_mux_001|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[24]~55 , The_System|mm_interconnect_1|cmd_mux_001|src_data[24]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[24]~56 , The_System|mm_interconnect_1|cmd_mux_001|src_data[24]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~20 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[70] , The_System|mm_interconnect_1|cmd_mux_001|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[23]~52 , The_System|mm_interconnect_1|cmd_mux_001|src_data[23]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[23]~53 , The_System|mm_interconnect_1|cmd_mux_001|src_data[23]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~19 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[22]~49 , The_System|mm_interconnect_1|cmd_mux_001|src_data[22]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[22]~50 , The_System|mm_interconnect_1|cmd_mux_001|src_data[22]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[69] , The_System|mm_interconnect_1|cmd_mux_001|src_data[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~18 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[69]~48 , The_System|mm_interconnect_1|cmd_mux_001|src_data[69]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~35 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[70]~51 , The_System|mm_interconnect_1|cmd_mux_001|src_data[70]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~36 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~37 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[72]~57 , The_System|mm_interconnect_1|cmd_mux_001|src_data[72]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~38 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[28]~64 , The_System|mm_interconnect_1|cmd_mux_001|src_data[28]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[28]~65 , The_System|mm_interconnect_1|cmd_mux_001|src_data[28]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~24 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~14 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[14] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~29 , The_System|vga_subsystem|vga_pixel_dma|Add3~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[32]~26 , The_System|mm_interconnect_1|cmd_mux_001|src_data[32]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[32]~27 , The_System|mm_interconnect_1|cmd_mux_001|src_data[32]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~7 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux0~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|wr_address , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|wr_address, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[31] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[31], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0]~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[31] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[31], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_address , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_address, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux1~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_address~DUPLICATE , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_address~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[31]~18 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[31]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~16 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[34] , The_System|mm_interconnect_0|cmd_mux_003|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~7 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~2 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[16] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~15 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[15] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~65 , The_System|vga_subsystem|vga_pixel_dma|Add3~65, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~69 , The_System|vga_subsystem|vga_pixel_dma|Add3~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~69 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~73 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[16] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[34]~46 , The_System|mm_interconnect_1|cmd_mux_001|src_data[34]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[34]~47 , The_System|mm_interconnect_1|cmd_mux_001|src_data[34]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~17 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[33]~44 , The_System|mm_interconnect_1|cmd_mux_001|src_data[33]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[33]~45 , The_System|mm_interconnect_1|cmd_mux_001|src_data[33]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~16 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[33] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[33], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[33] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[33], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[33]~27 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[33]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[15] , The_System|sdram|active_addr[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~10 , The_System|sdram|Equal3~10, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[32] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[32], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[32] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[32], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[32]~26 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[32]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[14] , The_System|sdram|active_addr[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~9 , The_System|sdram|Equal3~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~20 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[20] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~13 , The_System|vga_subsystem|vga_pixel_dma|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[17] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~33 , The_System|vga_subsystem|vga_pixel_dma|Add2~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[18] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[19] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~18 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[18] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~17 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[17] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~61 , The_System|vga_subsystem|vga_pixel_dma|Add3~61, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~57 , The_System|vga_subsystem|vga_pixel_dma|Add3~57, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~53 , The_System|vga_subsystem|vga_pixel_dma|Add3~53, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~49 , The_System|vga_subsystem|vga_pixel_dma|Add3~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~8 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~7 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~10 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~65 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~61 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~57 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~53 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[38]~36 , The_System|mm_interconnect_1|cmd_mux_001|src_data[38]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[38]~37 , The_System|mm_interconnect_1|cmd_mux_001|src_data[38]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~12 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[36]~40 , The_System|mm_interconnect_1|cmd_mux_001|src_data[36]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[36]~41 , The_System|mm_interconnect_1|cmd_mux_001|src_data[36]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~14 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[35]~42 , The_System|mm_interconnect_1|cmd_mux_001|src_data[35]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[35]~43 , The_System|mm_interconnect_1|cmd_mux_001|src_data[35]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~15 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[37]~38 , The_System|mm_interconnect_1|cmd_mux_001|src_data[37]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[37]~39 , The_System|mm_interconnect_1|cmd_mux_001|src_data[37]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~13 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[37] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[37], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[37]~22 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[37]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[19] , The_System|sdram|active_addr[19], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~5 , The_System|sdram|Equal3~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[34] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[34], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[34] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[34], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[34]~25 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[34]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[16] , The_System|sdram|active_addr[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~8 , The_System|sdram|Equal3~8, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[35] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[35], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[35] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[35], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[35]~24 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[35]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[17] , The_System|sdram|active_addr[17], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~7 , The_System|sdram|Equal3~7, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[36] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[36], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[36] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[36], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[36]~23 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[36]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[18]~feeder , The_System|sdram|active_addr[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[18] , The_System|sdram|active_addr[18], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~6 , The_System|sdram|Equal3~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~3 , The_System|sdram|pending~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw~0 , The_System|sdram|active_rnw~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[22] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~21 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[21] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~21 , The_System|vga_subsystem|vga_pixel_dma|Add3~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~25 , The_System|vga_subsystem|vga_pixel_dma|Add3~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~12 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[40]~24 , The_System|mm_interconnect_1|cmd_mux_001|src_data[40]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[40]~25 , The_System|mm_interconnect_1|cmd_mux_001|src_data[40]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~6 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[39]~22 , The_System|mm_interconnect_1|cmd_mux_001|src_data[39]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[39]~23 , The_System|mm_interconnect_1|cmd_mux_001|src_data[39]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~5 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[39]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[39]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[39] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[39], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[39]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[39]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[39] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[39], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[39]~1 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[39]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[21] , The_System|sdram|active_addr[21], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[38]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[38]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[38] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[38], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[38]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[38]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[38] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[38], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[38]~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[38]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[20] , The_System|sdram|active_addr[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~11 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[41]~20 , The_System|mm_interconnect_1|cmd_mux_001|src_data[41]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~23 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[23] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~17 , The_System|vga_subsystem|vga_pixel_dma|Add3~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[41]~21 , The_System|mm_interconnect_1|cmd_mux_001|src_data[41]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~4 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[40] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[40], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[40]~17 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[40]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[22]~DUPLICATE , The_System|sdram|active_addr[22]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~1 , The_System|sdram|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~24 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~3 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[24]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[24]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[24] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~13 , The_System|vga_subsystem|vga_pixel_dma|Add3~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~41 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~16 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[42]~18 , The_System|mm_interconnect_1|cmd_mux_001|src_data[42]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[42]~19 , The_System|mm_interconnect_1|cmd_mux_001|src_data[42]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~3 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[41] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[41], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[41] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[41], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[41]~16 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[41]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[23] , The_System|sdram|active_addr[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~0 , The_System|sdram|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~0 , The_System|sdram|pending~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[43] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[43], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[43] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[43], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[43]~21 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[43]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw , The_System|sdram|active_rnw, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_cs_n~0 , The_System|sdram|active_cs_n~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_cs_n , The_System|sdram|active_cs_n, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~1 , The_System|sdram|pending~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[29] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[29], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[29]~DUPLICATE , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[29]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[29]~20 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[29]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[11] , The_System|sdram|active_addr[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[29] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[29], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~4 , The_System|sdram|Equal3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[30] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[30], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[30] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[30], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[30]~19 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[30]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[12] , The_System|sdram|active_addr[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~3 , The_System|sdram|Equal3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[28] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[28], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[28] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[28], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[28]~2 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[28]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[10] , The_System|sdram|active_addr[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~37 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~15 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~45 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[43]~32 , The_System|mm_interconnect_1|cmd_mux_001|src_data[43]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~25 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~5 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[25] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[25] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~41 , The_System|vga_subsystem|vga_pixel_dma|Add3~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[43]~33 , The_System|mm_interconnect_1|cmd_mux_001|src_data[43]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~10 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[42] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[42], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[42]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[42]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[42] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[42], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[42]~13 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[42]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[24] , The_System|sdram|active_addr[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal2~0 , The_System|sdram|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~2 , The_System|sdram|pending~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw~1 , The_System|sdram|active_rnw~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending , The_System|sdram|pending, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector25~0 , The_System|sdram|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000010 , The_System|sdram|m_state.000000010, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~4 , The_System|sdram|pending~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next~21 , The_System|sdram|m_next~21, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~0 , The_System|sdram|Selector33~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~1 , The_System|sdram|Selector33~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~2 , The_System|sdram|Selector33~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector35~1 , The_System|sdram|Selector35~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector34~0 , The_System|sdram|Selector34~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.000001000 , The_System|sdram|m_next.000001000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~2 , The_System|sdram|Selector27~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.100000000 , The_System|sdram|m_state.100000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~0 , The_System|sdram|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr12 , The_System|sdram|WideOr12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~3 , The_System|sdram|Selector27~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~4 , The_System|sdram|Selector27~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~5 , The_System|sdram|Selector27~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~6 , The_System|sdram|Selector27~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000001000 , The_System|sdram|m_state.000001000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw~2 , The_System|sdram|active_rnw~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[13]~DUPLICATE , The_System|sdram|active_addr[13]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~2 , The_System|sdram|Equal3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000010000 , The_System|sdram|m_state.000010000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw~3 , The_System|sdram|active_rnw~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector41~1 , The_System|sdram|Selector41~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|f_pop , The_System|sdram|f_pop, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|f_select , The_System|sdram|f_select, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~1 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[1] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[1]~DUPLICATE , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux3~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[0] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal1~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector41~0 , The_System|sdram|Selector41~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector26~0 , The_System|sdram|Selector26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector26~1 , The_System|sdram|Selector26~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000100 , The_System|sdram|m_state.000000100, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~2 , The_System|sdram|Selector38~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~3 , The_System|sdram|Selector38~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000100000 , The_System|sdram|m_state.000100000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~1 , The_System|sdram|Selector38~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~4 , The_System|sdram|Selector38~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[1] , The_System|sdram|m_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector29~0 , The_System|sdram|Selector29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000100000~DUPLICATE , The_System|sdram|m_state.000100000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~3 , The_System|sdram|Selector24~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector30~1 , The_System|sdram|Selector30~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.001000000 , The_System|sdram|m_state.001000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector39~0 , The_System|sdram|Selector39~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector39~1 , The_System|sdram|Selector39~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[0] , The_System|sdram|m_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~2 , The_System|sdram|Selector37~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~4 , The_System|sdram|Selector37~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~1 , The_System|sdram|Selector37~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~0 , The_System|sdram|Selector37~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~3 , The_System|sdram|Selector37~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[2] , The_System|sdram|m_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~2 , The_System|sdram|Selector24~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~1 , The_System|sdram|Selector27~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector35~2 , The_System|sdram|Selector35~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.000010000 , The_System|sdram|m_next.000010000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~0 , The_System|sdram|Selector28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000010000~DUPLICATE , The_System|sdram|m_state.000010000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000001000~DUPLICATE , The_System|sdram|m_state.000001000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr9~0 , The_System|sdram|WideOr9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~0 , The_System|sdram|Selector38~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector36~0 , The_System|sdram|Selector36~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector36~1 , The_System|sdram|Selector36~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.010000000 , The_System|sdram|m_next.010000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector31~0 , The_System|sdram|Selector31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.010000000 , The_System|sdram|m_state.010000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector23~0 , The_System|sdram|Selector23~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|ack_refresh_request , The_System|sdram|ack_refresh_request, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_request~0 , The_System|sdram|refresh_request~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_request~DUPLICATE , The_System|sdram|refresh_request~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector32~0 , The_System|sdram|Selector32~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.100000000~DUPLICATE , The_System|sdram|m_state.100000000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~9 , The_System|sdram|Selector24~9, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~5 , The_System|sdram|Selector24~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~3 , The_System|sdram|Selector33~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~4 , The_System|sdram|Selector33~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~5 , The_System|sdram|Selector33~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.000000001 , The_System|sdram|m_next.000000001, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~4 , The_System|sdram|Selector24~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000001 , The_System|sdram|m_state.000000001, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector3~0 , The_System|sdram|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[0] , The_System|sdram|i_cmd[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|always5~0 , The_System|sdram|always5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector22~0 , The_System|sdram|Selector22~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[0]~DUPLICATE , The_System|sdram|m_cmd[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector2~0 , The_System|sdram|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[1] , The_System|sdram|i_cmd[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector21~0 , The_System|sdram|Selector21~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[1]~feeder , The_System|sdram|m_cmd[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[1] , The_System|sdram|m_cmd[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr8~0 , The_System|sdram|WideOr8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector1~0 , The_System|sdram|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[2] , The_System|sdram|i_cmd[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector20~0 , The_System|sdram|Selector20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[2]~DUPLICATE , The_System|sdram|m_cmd[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal4~0 , The_System|sdram|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|rd_valid[0] , The_System|sdram|rd_valid[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|rd_valid[1] , The_System|sdram|rd_valid[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|rd_valid[2] , The_System|sdram|rd_valid[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_valid , The_System|sdram|za_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_full~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_full~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_full~1 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_full~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_full~2 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_full~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|full , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|full, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|write , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~42 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~41 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~453 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~453, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~43 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~44 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[5]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|y_position[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a2 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~3 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[2] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~37 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~38 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~452 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~452, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~39 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~40 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[12]~19 , The_System|mm_interconnect_1|cmd_mux|src_data[12]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~9 , The_System|mm_interconnect_1|cmd_mux|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~10 , The_System|mm_interconnect_1|cmd_mux|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[59] , The_System|mm_interconnect_1|cmd_mux|src_data[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~39 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[3]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~33 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~34 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~451 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~451, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~35 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~36 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~21 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][110]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][110]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][110]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][109] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~1 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~8 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~7 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|source_addr[1]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~3 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|WideOr0~0 , The_System|mm_interconnect_1|rsp_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always6~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|always6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|comb~0 , The_System|mm_interconnect_1|sdram_s1_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|full_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|full_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|fifo_write , The_System|vga_subsystem|vga_pixel_dma|fifo_write, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_2_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_1_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_0~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0]~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[0]~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1]~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[1]~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2]~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[2]~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3]~3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[3]~3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4]~4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[4]~4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5]~5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[5]~5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6]~6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[6]~6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[7]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[4]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~26 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~22 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~18 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~14 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~9 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~24 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~24, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~22 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~23 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~23, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_0_IDLE , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_0_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image~0 , The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image , The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|fifo_data_in[17] , The_System|vga_subsystem|vga_pixel_dma|fifo_data_in[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|FIFOram|ram_block1a0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_b[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_b[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block5a0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket~feeder , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always9~0 , The_System|vga_subsystem|vga_char_buffer|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[0] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[1] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[2] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[3] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[2]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|y_position[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~0 , The_System|vga_subsystem|vga_char_buffer|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[7]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|x_position[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[7]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|y_position[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~1 , The_System|vga_subsystem|vga_char_buffer|always4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[3]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|x_position[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~2 , The_System|vga_subsystem|vga_char_buffer|always4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~3 , The_System|vga_subsystem|vga_char_buffer|always4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~4 , The_System|vga_subsystem|vga_char_buffer|always4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[0] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[1] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[2] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[3] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_in_ready~0 , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[3]~0 , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_startofpacket , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_startofpacket, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|comb~0 , The_System|vga_subsystem|vga_dual_clock_fifo|comb~0, DE1_SoC_Computer, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|outclk_wire[1]~CLKENA0 , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[2]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~21 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~17 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~4 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~13 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~3 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~29 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~7 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~37 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~33 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~8 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~25 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~6 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[8] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[9] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal4~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[10]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[10] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4]~10 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[5]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~21 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[1]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~37 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~25 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~33 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~8 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~6 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~29 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~7 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[7]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~17 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~4 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[10] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~13 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~3 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[8]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[9] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[10]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[8] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|s_mode , The_System|vga_subsystem|vga_controller|s_mode, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal5~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|always2~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|end_of_active_frame , The_System|vga_subsystem|vga_controller|VGA_Timing|end_of_active_frame, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|ns_mode~0 , The_System|vga_subsystem|vga_controller|ns_mode~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|s_mode~DUPLICATE , The_System|vga_subsystem|vga_controller|s_mode~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[0] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[3] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[1] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[4] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[2] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[5] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[0] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[3] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[1] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[4] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[2] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[5] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a0 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a4 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a6 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Character_Rom|character_data_rom|auto_generated|ram_block1a0 , The_System|vga_subsystem|vga_char_buffer|Character_Rom|character_data_rom|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[1]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[1]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[2]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[2]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[3]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[3]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[4]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[4]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[5]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[5]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_one_minus_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_one_minus_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~38 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~38, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~34 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~34, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~1 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~5 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~9 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~13 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~17 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~21 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~25 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~29 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[11]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[11]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[12]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[12]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[13]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[13]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[14]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[14]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[15]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[15]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[16]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[16]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_one_minus_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_one_minus_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~38 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~38, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~34 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~34, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~1 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~5 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~9 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~13 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~17 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~21 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~25 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~29 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[21]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[21]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[22]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[22]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[23]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[23]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[24]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[24]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[25]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[25]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_one_minus_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_one_minus_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~38 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~38, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~34 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~34, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~1 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~5 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~9 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~13 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~17 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~21 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~25 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~29 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block11a0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|comb~2 , The_System|vga_subsystem|vga_dual_clock_fifo|comb~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[3]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|comb~3 , The_System|vga_subsystem|vga_dual_clock_fifo|comb~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ram_address_b[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ram_address_b[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[4]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0]~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~26 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~22 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~18 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~14 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~9 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|comb~1 , The_System|vga_subsystem|vga_dual_clock_fifo|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|comb~1 , The_System|vga_subsystem|vga_pixel_fifo|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe9a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe8|dffe10a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|WideAnd0~0 , The_System|vga_subsystem|vga_pixel_fifo|WideAnd0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|comb~0 , The_System|vga_subsystem|vga_pixel_fifo|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[5]~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[1]~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|int_rdempty , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|int_rdempty, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_valid , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|foreground_ready~0 , The_System|vga_subsystem|vga_alpha_blender|foreground_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|foreground_ready~1 , The_System|vga_subsystem|vga_alpha_blender|foreground_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[0]~0 , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[0] , The_System|vga_subsystem|vga_char_buffer|x_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~33 , The_System|vga_subsystem|vga_char_buffer|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[1] , The_System|vga_subsystem|vga_char_buffer|x_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~37 , The_System|vga_subsystem|vga_char_buffer|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[2] , The_System|vga_subsystem|vga_char_buffer|x_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~1 , The_System|vga_subsystem|vga_char_buffer|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[3] , The_System|vga_subsystem|vga_char_buffer|x_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~5 , The_System|vga_subsystem|vga_char_buffer|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[4] , The_System|vga_subsystem|vga_char_buffer|x_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~9 , The_System|vga_subsystem|vga_char_buffer|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[5] , The_System|vga_subsystem|vga_char_buffer|x_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[6] , The_System|vga_subsystem|vga_char_buffer|x_position[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal2~0 , The_System|vga_subsystem|vga_char_buffer|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal2~1 , The_System|vga_subsystem|vga_char_buffer|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal2~2 , The_System|vga_subsystem|vga_char_buffer|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[0]~1 , The_System|vga_subsystem|vga_char_buffer|y_position[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[0] , The_System|vga_subsystem|vga_char_buffer|y_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[1] , The_System|vga_subsystem|vga_char_buffer|y_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal3~0 , The_System|vga_subsystem|vga_char_buffer|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal3~1 , The_System|vga_subsystem|vga_char_buffer|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~2 , The_System|vga_subsystem|vga_char_buffer|control_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~3 , The_System|vga_subsystem|vga_char_buffer|control_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[16] , The_System|vga_subsystem|vga_char_buffer|control_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|clear_screen~0 , The_System|vga_subsystem|vga_char_buffer|clear_screen~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|clear_screen , The_System|vga_subsystem|vga_char_buffer|clear_screen, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~0 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[0] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~29 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~30 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~450 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~450, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~31 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~32 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[100] , The_System|mm_interconnect_1|cmd_mux_002|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[99] , The_System|mm_interconnect_1|cmd_mux_002|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[101] , The_System|mm_interconnect_1|cmd_mux_002|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan19~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~414 , The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~414, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~28 , The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload[0]~1 , The_System|mm_interconnect_1|cmd_mux|src_payload[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Equal1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload[0]~2 , The_System|mm_interconnect_1|cmd_mux|src_payload[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~23 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|sink0_ready , The_System|mm_interconnect_1|cmd_mux|sink0_ready, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~0 , The_System|mm_interconnect_1|cmd_mux|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[51]~10 , The_System|mm_interconnect_1|cmd_mux|src_data[51]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[54]~11 , The_System|mm_interconnect_1|cmd_mux|src_data[54]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[54]~12 , The_System|mm_interconnect_1|cmd_mux|src_data[54]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[50]~0 , The_System|mm_interconnect_1|cmd_mux|src_data[50]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[50]~1 , The_System|mm_interconnect_1|cmd_mux|src_data[50]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[49]~6 , The_System|mm_interconnect_1|cmd_mux|src_data[49]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[49]~7 , The_System|mm_interconnect_1|cmd_mux|src_data[49]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[53]~4 , The_System|mm_interconnect_1|cmd_mux|src_data[53]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[52]~5 , The_System|mm_interconnect_1|cmd_mux|src_data[52]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[55]~2 , The_System|mm_interconnect_1|cmd_mux|src_data[55]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[55]~3 , The_System|mm_interconnect_1|cmd_mux|src_data[55]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[48]~8 , The_System|mm_interconnect_1|cmd_mux|src_data[48]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[48]~9 , The_System|mm_interconnect_1|cmd_mux|src_data[48]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][102] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|comb~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src0_valid~1 , The_System|mm_interconnect_1|rsp_demux|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~7 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[6] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~24 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~25 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~449 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~449, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~26 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~27 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~7 , The_System|mm_interconnect_1|cmd_mux|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[57] , The_System|mm_interconnect_1|cmd_mux|src_data[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~38 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[1]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~20 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~21 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~448 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~448, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~22 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~23 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~0 , The_System|mm_interconnect_1|router_001|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~1 , The_System|mm_interconnect_1|router_001|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~3 , The_System|mm_interconnect_1|router_001|Equal2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~4 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~1 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~3 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~0 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~2 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload[0]~2 , The_System|mm_interconnect_1|rsp_mux_001|src_payload[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|save_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src0_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src0_valid~1 , The_System|mm_interconnect_1|cmd_demux_001|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress~DUPLICATE , The_System|mm_interconnect_1|cmd_mux|packet_in_progress~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|WideOr1 , The_System|mm_interconnect_1|cmd_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|update_grant~0 , The_System|mm_interconnect_1|cmd_mux|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress , The_System|mm_interconnect_1|cmd_mux|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~DUPLICATE , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[8] , The_System|mm_interconnect_1|cmd_mux|src_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|comb~0 , The_System|vga_subsystem|vga_char_buffer|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~5 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[4] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~16 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~17 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~447 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~447, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~18 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~19 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|read~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|src0_valid~1 , The_System|mm_interconnect_1|rsp_demux_002|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|WideOr0~1 , The_System|mm_interconnect_1|rsp_demux_002|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~1 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][100]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][100]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][99]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][99]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[2]~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~12 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~13 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~446 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~446, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~14 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~15 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[47]~13 , The_System|mm_interconnect_1|cmd_mux|src_data[47]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[47]~14 , The_System|mm_interconnect_1|cmd_mux|src_data[47]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][103] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][103] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_endofpacket~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|uncompressor|source_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~9 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~8 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~445 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~445, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~10 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~11 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[16]~4 , The_System|mm_interconnect_1|cmd_mux_001|src_data[16]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[16]~5 , The_System|mm_interconnect_1|cmd_mux_001|src_data[16]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[17]~1 , The_System|mm_interconnect_1|cmd_mux_001|src_data[17]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[17]~3 , The_System|mm_interconnect_1|cmd_mux_001|src_data[17]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|WideOr0~5 , The_System|mm_interconnect_1|sdram_s1_agent|WideOr0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|rf_source_data[111] , The_System|mm_interconnect_1|sdram_s1_agent|rf_source_data[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][111]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][111] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~39 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~44 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~10 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][56]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][56] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~47 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~43 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~11 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][58]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][58] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~12 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][57]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~48 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~40 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~41 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~45 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~16 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][62]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][62] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~13 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][59]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~46 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~42 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~17 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][64] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~18 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][63]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][63]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][63] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~15 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][61]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][61] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~14 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][60]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][60] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~34 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~25 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~21 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~5 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~9 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~13 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~17 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~29 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~34 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~25 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~21 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~5 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~9 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~13 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~17 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~29 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~10 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0] , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~5 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[7]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[7] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem_used[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][52]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][52] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_004|src_channel[0]~0 , The_System|mm_interconnect_1|router_004|src_channel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|WideOr0~2 , The_System|mm_interconnect_1|rsp_demux_001|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_empty~0 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|next_empty~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|empty , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|empty, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|out_valid , The_System|mm_interconnect_1|sdram_s1_agent_rdata_fifo|out_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|first_packet_beat~0 , The_System|mm_interconnect_1|sdram_s1_agent|uncompressor|first_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~4 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~5 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~444 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~444, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~6 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~7 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~2 , The_System|mm_interconnect_1|router_001|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_valid~0 , The_System|mm_interconnect_1|cmd_mux|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|m0_read~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[101] , The_System|mm_interconnect_1|cmd_mux|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan19~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~0 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~1 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~443 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~443, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~2 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~3 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[89] , The_System|mm_interconnect_1|cmd_mux_002|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[224] , The_System|mm_interconnect_1|rsp_mux|src_data[224], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~32 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[223] , The_System|mm_interconnect_1|rsp_mux|src_data[223], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[87] , The_System|mm_interconnect_1|cmd_mux_002|src_data[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][87] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[222] , The_System|mm_interconnect_1|rsp_mux|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~30 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][95]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[221] , The_System|mm_interconnect_1|rsp_mux|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|LessThan2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|use_reg , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[3]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|int_output_sel[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Mux0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[8] , The_System|mm_interconnect_1|cmd_mux_002|src_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~6 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][102] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][102] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|comb~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[0] , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[0]~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent|uncompressor|source_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~2 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~3 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|src0_valid~0 , The_System|mm_interconnect_1|rsp_demux_002|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_1|onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[220] , The_System|mm_interconnect_1|rsp_mux|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~28 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][93]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[219] , The_System|mm_interconnect_1|rsp_mux|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src0_valid~0 , The_System|mm_interconnect_1|cmd_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src0_valid~1 , The_System|mm_interconnect_1|cmd_demux|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[100] , The_System|mm_interconnect_1|cmd_mux|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[218] , The_System|mm_interconnect_1|rsp_mux|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal1~1 , The_System|mm_interconnect_1|router_001|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|src_channel[2]~0 , The_System|mm_interconnect_1|router_001|src_channel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src2_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src2_valid~1 , The_System|mm_interconnect_1|cmd_demux_001|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|last_cycle~0 , The_System|mm_interconnect_1|cmd_mux_002|last_cycle~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|update_grant~0 , The_System|mm_interconnect_1|cmd_mux_002|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress , The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux_002|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~2 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent|comb~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[82] , The_System|mm_interconnect_1|cmd_mux_002|src_data[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[217] , The_System|mm_interconnect_1|rsp_mux|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~25 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][90]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][90]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][90]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][90]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][90]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][90]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[216] , The_System|mm_interconnect_1|rsp_mux|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~24 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[215] , The_System|mm_interconnect_1|rsp_mux|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~23 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][88]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][88]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][88]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][88]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][88]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][88]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[214] , The_System|mm_interconnect_1|rsp_mux|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~0 , The_System|mm_interconnect_1|router|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~14 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~3 , The_System|mm_interconnect_1|router|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~2 , The_System|mm_interconnect_1|router|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~4 , The_System|mm_interconnect_1|router|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~5 , The_System|mm_interconnect_1|router|Equal1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src1_valid~2 , The_System|mm_interconnect_1|cmd_demux|src1_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|save_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src1_valid~0 , The_System|mm_interconnect_1|cmd_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src1_valid~1 , The_System|mm_interconnect_1|cmd_demux|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~20 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~20, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~21 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|update_grant~0 , The_System|mm_interconnect_1|cmd_mux_001|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|update_grant~1 , The_System|mm_interconnect_1|cmd_mux_001|update_grant~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|WideOr1~0 , The_System|mm_interconnect_1|cmd_mux_001|WideOr1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_valid~0 , The_System|mm_interconnect_1|cmd_mux_001|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|update_grant~2 , The_System|mm_interconnect_1|cmd_mux_001|update_grant~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress , The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]~0 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~4 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[2]~2 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[2] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[53] , The_System|mm_interconnect_1|cmd_mux_001|src_data[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][53]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][53] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][83]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][83]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_004|always0~0 , The_System|mm_interconnect_1|router_004|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src2_valid , The_System|mm_interconnect_1|rsp_demux_001|src2_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~0 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~1 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[2] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~16 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~17 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_pixel_dma_master_agent|av_waitrequest~0 , The_System|mm_interconnect_1|vga_subsystem_pixel_dma_master_agent|av_waitrequest~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~18 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~19 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~19, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|locked~0 , The_System|mm_interconnect_1|cmd_mux_001|locked~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|locked[2] , The_System|mm_interconnect_1|cmd_mux_001|locked[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|request[2] , The_System|mm_interconnect_1|cmd_mux_001|request[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0]~feeder , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~22 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][87]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][87] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[213] , The_System|mm_interconnect_1|rsp_mux|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~3 , The_System|mm_interconnect_1|router|Equal2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~4 , The_System|mm_interconnect_1|router|Equal2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|WideOr0~0 , The_System|mm_interconnect_1|cmd_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|WideOr0~1 , The_System|mm_interconnect_1|cmd_demux|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|WideOr0~2 , The_System|mm_interconnect_1|cmd_demux|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|awready~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|awready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~57 , The_System|rtl~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~55 , The_System|rtl~55, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~78 , The_System|rtl~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~30 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~58 , The_System|rtl~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~13 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~14 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[57]~6 , The_System|mm_interconnect_1|cmd_mux_001|src_data[57]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~9 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[57]~7 , The_System|mm_interconnect_1|cmd_mux_001|src_data[57]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~77 , The_System|rtl~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~4 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~5 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~6 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~56 , The_System|rtl~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~7 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~2 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~3 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~10 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~11 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~12 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~41 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~8 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~15 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~16 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|cp_ready~11 , The_System|mm_interconnect_1|sdram_s1_agent|cp_ready~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~23 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~24 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~10 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~25 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~38 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~26 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][50] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][112]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][112]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][112]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][112]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][112]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~1 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|WideOr1 , The_System|mm_interconnect_1|rsp_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|sop_enable~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|sop_enable~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~1 , The_System|mm_interconnect_1|router|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~1 , The_System|mm_interconnect_1|router|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~0 , The_System|mm_interconnect_1|router|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~2 , The_System|mm_interconnect_1|router|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|src_channel[2]~0 , The_System|mm_interconnect_1|router|src_channel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src2_valid~0 , The_System|mm_interconnect_1|cmd_demux|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src2_valid~1 , The_System|mm_interconnect_1|cmd_demux|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux_002|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44] , The_System|mm_interconnect_1|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][44] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][41]~DUPLICATE , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][41]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][43] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[1][43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][43]~feeder , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][43]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][43] , The_System|mm_interconnect_1|onchip_sram_s2_agent_rsp_fifo|mem[0][43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_005|src_channel[0]~0 , The_System|mm_interconnect_1|router_005|src_channel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux_002|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload[0]~3 , The_System|mm_interconnect_1|rsp_mux_001|src_payload[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[108] , The_System|mm_interconnect_1|cmd_mux_001|src_data[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[7][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][108]~feeder , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[6][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[5][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[4][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[3][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[2][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[1][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][108] , The_System|mm_interconnect_1|sdram_s1_agent_rsp_fifo|mem[0][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~4 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~3 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~1 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rtl~13 , The_System|rtl~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan4~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~0 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1 , The_System|mm_interconnect_1|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|WideOr1 , The_System|mm_interconnect_1|rsp_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_addr_data_both_valid , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|write_addr_data_both_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|awready~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_agent|awready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|src_data[211]~1 , The_System|mm_interconnect_1|router_001|src_data[211]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|src_data[211]~0 , The_System|mm_interconnect_1|router_001|src_data[211]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal1~0 , The_System|mm_interconnect_1|router_001|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src1_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src1_valid~1 , The_System|mm_interconnect_1|cmd_demux_001|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[74]~0 , The_System|mm_interconnect_1|cmd_mux_001|src_data[74]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_agent|cp_ready~10 , The_System|mm_interconnect_1|sdram_s1_agent|cp_ready~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Selector0~0 , The_System|vga_subsystem|vga_pixel_dma|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[11]~1 , The_System|vga_subsystem|vga_pixel_dma|pixel_address[11]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[16] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal3~0 , The_System|vga_subsystem|vga_pixel_dma|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal3~2 , The_System|vga_subsystem|vga_pixel_dma|Equal3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal3~1 , The_System|vga_subsystem|vga_pixel_dma|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal3~3 , The_System|vga_subsystem|vga_pixel_dma|Equal3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal3~4 , The_System|vga_subsystem|vga_pixel_dma|Equal3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[11]~0 , The_System|vga_subsystem|vga_pixel_dma|pixel_address[11]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[0] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~73 , The_System|vga_subsystem|vga_pixel_dma|Add2~73, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[1] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~45 , The_System|vga_subsystem|vga_pixel_dma|Add2~45, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[2] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~65 , The_System|vga_subsystem|vga_pixel_dma|Add2~65, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[3] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~29 , The_System|vga_subsystem|vga_pixel_dma|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[4] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~57 , The_System|vga_subsystem|vga_pixel_dma|Add2~57, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[5] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~5 , The_System|vga_subsystem|vga_pixel_dma|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[6] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~37 , The_System|vga_subsystem|vga_pixel_dma|Add2~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[7] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~69 , The_System|vga_subsystem|vga_pixel_dma|Add2~69, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[8] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~53 , The_System|vga_subsystem|vga_pixel_dma|Add2~53, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[9] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~49 , The_System|vga_subsystem|vga_pixel_dma|Add2~49, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[10] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~41 , The_System|vga_subsystem|vga_pixel_dma|Add2~41, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[11] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~25 , The_System|vga_subsystem|vga_pixel_dma|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[12] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~9 , The_System|vga_subsystem|vga_pixel_dma|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[13] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~21 , The_System|vga_subsystem|vga_pixel_dma|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[14] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[15] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal4~1 , The_System|vga_subsystem|vga_pixel_dma|Equal4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal4~0 , The_System|vga_subsystem|vga_pixel_dma|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal4~2 , The_System|vga_subsystem|vga_pixel_dma|Equal4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal4~3 , The_System|vga_subsystem|vga_pixel_dma|Equal4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~0 , The_System|vga_subsystem|vga_pixel_dma|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_swap~0 , The_System|vga_subsystem|vga_pixel_dma|buffer_swap~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_swap , The_System|vga_subsystem|vga_pixel_dma|buffer_swap, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[35] , The_System|mm_interconnect_0|cmd_mux_003|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~8 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30]~4 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[31]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[31]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~11 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[31] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~33 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[11]~3 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[11]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[31] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[31], DE1_SoC_Computer, 1
instance = comp, \The_System|pixel_dma_addr_translation|slave_readdata[31]~1 , The_System|pixel_dma_addr_translation|slave_readdata[31]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[31] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~85 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31] , The_System|mm_interconnect_0|rsp_mux_001|src_data[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~30 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[30] , The_System|vga_subsystem|vga_char_buffer|control_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~31 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~31, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[30] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~82 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~10 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~32 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~32, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[30] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[30], DE1_SoC_Computer, 1
instance = comp, \The_System|pixel_dma_addr_translation|slave_readdata[30]~0 , The_System|pixel_dma_addr_translation|slave_readdata[30]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[30] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~83 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30] , The_System|mm_interconnect_0|rsp_mux_001|src_data[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~29 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[29] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~9 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~31 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~31, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[29] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[29] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~29 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[29] , The_System|vga_subsystem|vga_char_buffer|control_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~30 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~30, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[29] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~81 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~81, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~25 , The_System|audio_subsystem|audio|readdata~25, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[29] , The_System|audio_subsystem|audio|readdata[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][29]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][29]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[29]~29 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[29]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~80 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29] , The_System|mm_interconnect_0|rsp_mux_001|src_data[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~28 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~8 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[28] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[28] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~30 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~30, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[28] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[28] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~28 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[28]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[28] , The_System|vga_subsystem|vga_char_buffer|control_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~29 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[28] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~79 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~24 , The_System|audio_subsystem|audio|readdata~24, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[28] , The_System|audio_subsystem|audio|readdata[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][28]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[28]~28 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[28]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~78 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28] , The_System|mm_interconnect_0|rsp_mux_001|src_data[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[79] , The_System|mm_interconnect_0|cmd_mux_003|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|WideOr0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always3~0 , The_System|vga_subsystem|vga_pixel_dma|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~27 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~7 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[27] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[27] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~29 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[27] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[27] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~27 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[27]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[27] , The_System|vga_subsystem|vga_char_buffer|control_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~28 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~28, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[27] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~77 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~23 , The_System|audio_subsystem|audio|readdata~23, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[27] , The_System|audio_subsystem|audio|readdata[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[27]~27 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[27]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~76 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27] , The_System|mm_interconnect_0|rsp_mux_001|src_data[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~26 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[26] , The_System|vga_subsystem|vga_char_buffer|control_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~27 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~27, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[26] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~74 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~26 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[26] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~6 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[26] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~28 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~28, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[26] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[26] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~75 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26] , The_System|mm_interconnect_0|rsp_mux_001|src_data[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~25 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[25]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[25] , The_System|vga_subsystem|vga_char_buffer|control_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~26 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[25] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~72 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~27 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~27, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[25] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[25] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~73 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25] , The_System|mm_interconnect_0|rsp_mux_001|src_data[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~24 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[24]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[24] , The_System|vga_subsystem|vga_char_buffer|control_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~25 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[24] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[24] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~26 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[24] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[24] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~71 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~70 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24] , The_System|mm_interconnect_0|rsp_mux_001|src_data[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~23 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~11 , The_System|vga_subsystem|vga_char_buffer|control_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[18]~5 , The_System|vga_subsystem|vga_char_buffer|control_reg[18]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[23] , The_System|vga_subsystem|vga_char_buffer|control_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~24 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~24, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[23] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[23], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~19 , The_System|audio_subsystem|audio|readdata~19, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[23] , The_System|audio_subsystem|audio|readdata[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[23]~23 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[23]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~68 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~68, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~25 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[23] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[23]~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[23] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~69 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23] , The_System|mm_interconnect_0|rsp_mux_001|src_data[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~22 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~24 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~24, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[22] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[22]~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[22] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~22 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~10 , The_System|vga_subsystem|vga_char_buffer|control_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[22] , The_System|vga_subsystem|vga_char_buffer|control_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~23 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~23, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[22] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[22], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~18 , The_System|audio_subsystem|audio|readdata~18, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[22] , The_System|audio_subsystem|audio|readdata[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[22]~22 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[22]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~66 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~67 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22] , The_System|mm_interconnect_0|rsp_mux_001|src_data[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~21 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~9 , The_System|vga_subsystem|vga_char_buffer|control_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[21] , The_System|vga_subsystem|vga_char_buffer|control_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~22 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[21] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~64 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~23 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~23, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[21] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[21] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~65 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21] , The_System|mm_interconnect_0|rsp_mux_001|src_data[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~20 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~8 , The_System|vga_subsystem|vga_char_buffer|control_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[20] , The_System|vga_subsystem|vga_char_buffer|control_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~21 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[20] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[20], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~16 , The_System|audio_subsystem|audio|readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[20] , The_System|audio_subsystem|audio|readdata[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[20]~20 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[20]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~62 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~22 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[20] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[20] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[20]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[20]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~63 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20] , The_System|mm_interconnect_0|rsp_mux_001|src_data[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~19 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~21 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[19] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[19]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[19]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~19 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~7 , The_System|vga_subsystem|vga_char_buffer|control_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[19] , The_System|vga_subsystem|vga_char_buffer|control_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~20 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[19] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[19], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~15 , The_System|audio_subsystem|audio|readdata~15, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[19] , The_System|audio_subsystem|audio|readdata[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[19]~19 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[19]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~60 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[19] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~61 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19] , The_System|mm_interconnect_0|rsp_mux_001|src_data[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~18 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~6 , The_System|vga_subsystem|vga_char_buffer|control_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[18] , The_System|vga_subsystem|vga_char_buffer|control_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~19 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~19, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[18] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~14 , The_System|audio_subsystem|audio|readdata~14, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[18] , The_System|audio_subsystem|audio|readdata[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[18]~18 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[18]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~58 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~20 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[18] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[18]~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[18] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~59 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18] , The_System|mm_interconnect_0|rsp_mux_001|src_data[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~17 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~4 , The_System|vga_subsystem|vga_char_buffer|control_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[17] , The_System|vga_subsystem|vga_char_buffer|control_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~18 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[17] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~55 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~13 , The_System|audio_subsystem|audio|readdata~13, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[17] , The_System|audio_subsystem|audio|readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[17]~17 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[17]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~19 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~19, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[17] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[17] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~56 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|always4~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~2 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~4 , The_System|av_config|control_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|m0_write~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|m0_write~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|m0_write~6 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|m0_write~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|always3~0 , The_System|av_config|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[34] , The_System|mm_interconnect_0|cmd_mux_001|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[79] , The_System|mm_interconnect_0|cmd_mux_001|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[70] , The_System|mm_interconnect_0|cmd_mux_001|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[77] , The_System|mm_interconnect_0|cmd_mux_001|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16]~1 , The_System|av_config|control_reg[16]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16]~2 , The_System|av_config|control_reg[16]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16]~3 , The_System|av_config|control_reg[16]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[17] , The_System|av_config|control_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~11 , The_System|av_config|readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|m0_read , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|m0_read, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[4]~4 , The_System|av_config|readdata[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[17] , The_System|av_config|readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[17]~DUPLICATE , The_System|av_config|readdata[17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~54 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~57 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[3] , The_System|mm_interconnect_0|cmd_mux|src_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|clear_write_fifos~0 , The_System|audio_subsystem|audio|clear_write_fifos~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|clear_write_fifos~DUPLICATE , The_System|audio_subsystem|audio|clear_write_fifos~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|comb~0 , The_System|audio_subsystem|audio|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|right_channel_fifo_write_space[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~12 , The_System|audio_subsystem|audio|readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[16] , The_System|audio_subsystem|audio|readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[16]~16 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[16]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~18 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[16] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[16] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~52 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~0 , The_System|av_config|control_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16]~DUPLICATE , The_System|av_config|control_reg[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~10 , The_System|av_config|readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[16] , The_System|av_config|readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~50 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~17 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[16] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~51 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~53 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~15 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[11]~1 , The_System|vga_subsystem|vga_char_buffer|control_reg[11]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[15] , The_System|vga_subsystem|vga_char_buffer|control_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~16 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[15] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~48 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~17 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[15] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[15] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~49 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15] , The_System|mm_interconnect_0|rsp_mux_001|src_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~14 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[14] , The_System|vga_subsystem|vga_char_buffer|control_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~15 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~15, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~16 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[14] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[14] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~47 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~46 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14] , The_System|mm_interconnect_0|rsp_mux_001|src_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[73] , The_System|mm_interconnect_0|cmd_mux_003|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|LessThan12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|LessThan12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~53 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~41 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~15 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~15, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[13] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[13] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~13 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[13] , The_System|vga_subsystem|vga_char_buffer|control_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~14 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[13] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~44 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~45 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13] , The_System|mm_interconnect_0|rsp_mux_001|src_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~12 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[12] , The_System|vga_subsystem|vga_char_buffer|control_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~13 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[12]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~42 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~14 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[12] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[12] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[12] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~43 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12] , The_System|mm_interconnect_0|rsp_mux_001|src_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~11 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~13 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[11] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[11] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~11 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[11]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[11] , The_System|vga_subsystem|vga_char_buffer|control_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~12 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~41 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~40 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11] , The_System|mm_interconnect_0|rsp_mux_001|src_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~10 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[10] , The_System|vga_subsystem|vga_char_buffer|control_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~11 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[10] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~38 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~12 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[10] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[10] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~39 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10] , The_System|mm_interconnect_0|rsp_mux_001|src_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector4~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[72] , The_System|mm_interconnect_0|cmd_mux_003|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~11 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[9] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[9] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[9] , The_System|vga_subsystem|vga_char_buffer|control_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~10 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[9] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~37 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[9]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~36 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9] , The_System|mm_interconnect_0|rsp_mux_001|src_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[72] , The_System|mm_interconnect_0|cmd_mux_002|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always0~0 , The_System|vga_subsystem|vga_char_buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[8]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[8] , The_System|vga_subsystem|vga_char_buffer|control_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~9 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[8] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~33 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~10 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[8] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[8] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~34 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[8] , The_System|av_config|readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|transfer_data~0 , The_System|av_config|AV_Config_Auto_Init|transfer_data~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|transfer_data~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|transfer_data~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[7]~feeder , The_System|av_config|data_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[6]~0 , The_System|av_config|address_reg[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[7]~0 , The_System|av_config|data_reg[7]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[7] , The_System|av_config|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~DUPLICATE , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|transfer_complete , The_System|av_config|Serial_Bus_Controller|transfer_complete, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|always1~0 , The_System|av_config|Serial_Bus_Controller|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[19]~18 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[19]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[1]~21 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[1]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer~0 , The_System|av_config|device_for_transfer~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|ns_serial_transfer~2 , The_System|av_config|ns_serial_transfer~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16] , The_System|av_config|control_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~32 , The_System|av_config|s_serial_transfer~32, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_5_READ_TRANSFER , The_System|av_config|s_serial_transfer.STATE_5_READ_TRANSFER, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~29 , The_System|av_config|s_serial_transfer~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~30 , The_System|av_config|s_serial_transfer~30, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_6_POST_READ , The_System|av_config|s_serial_transfer.STATE_6_POST_READ, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~33 , The_System|av_config|s_serial_transfer~33, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~37 , The_System|av_config|s_serial_transfer~37, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_2_WRITE_TRANSFER , The_System|av_config|s_serial_transfer.STATE_2_WRITE_TRANSFER, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~36 , The_System|av_config|s_serial_transfer~36, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_3_POST_WRITE , The_System|av_config|s_serial_transfer.STATE_3_POST_WRITE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~34 , The_System|av_config|s_serial_transfer~34, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_0_IDLE , The_System|av_config|s_serial_transfer.STATE_0_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~35 , The_System|av_config|s_serial_transfer~35, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_4_PRE_READ , The_System|av_config|s_serial_transfer.STATE_4_PRE_READ, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[0]~1 , The_System|av_config|device_for_transfer[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[1] , The_System|av_config|device_for_transfer[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer~2 , The_System|av_config|device_for_transfer~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[0] , The_System|av_config|device_for_transfer[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Equal5~0 , The_System|av_config|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address~1 , The_System|av_config|AV_Config_Auto_Init|rom_address~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[1]~0 , The_System|av_config|AV_Config_Auto_Init|rom_address[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[0] , The_System|av_config|AV_Config_Auto_Init|rom_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[2] , The_System|av_config|AV_Config_Auto_Init|rom_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~1 , The_System|av_config|AV_Config_Auto_Init|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[1] , The_System|av_config|AV_Config_Auto_Init|rom_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~2 , The_System|av_config|AV_Config_Auto_Init|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[2]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[4] , The_System|av_config|AV_Config_Auto_Init|rom_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[3] , The_System|av_config|AV_Config_Auto_Init|rom_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~3 , The_System|av_config|AV_Config_Auto_Init|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[3]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~4 , The_System|av_config|AV_Config_Auto_Init|Add0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[4]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[5] , The_System|av_config|AV_Config_Auto_Init|rom_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~0 , The_System|av_config|AV_Config_Auto_Init|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[5]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out~0 , The_System|av_config|AV_Config_Auto_Init|data_out~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[21] , The_System|av_config|AV_Config_Auto_Init|data_out[21], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~4 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[6]~feeder , The_System|av_config|address_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[6]~1 , The_System|av_config|address_reg[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[6] , The_System|av_config|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[6]~feeder , The_System|av_config|address_for_transfer[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|start_external_transfer~0 , The_System|av_config|start_external_transfer~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[6] , The_System|av_config|address_for_transfer[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~14 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[7]~feeder , The_System|av_config|address_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[7] , The_System|av_config|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[7]~feeder , The_System|av_config|address_for_transfer[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[7] , The_System|av_config|address_for_transfer[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[5]~feeder , The_System|av_config|address_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[5] , The_System|av_config|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[5]~feeder , The_System|av_config|address_for_transfer[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[5] , The_System|av_config|address_for_transfer[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[4] , The_System|av_config|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[4] , The_System|av_config|address_for_transfer[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[3]~feeder , The_System|av_config|address_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[3] , The_System|av_config|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[3]~feeder , The_System|av_config|address_for_transfer[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[3] , The_System|av_config|address_for_transfer[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[2] , The_System|av_config|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[2]~feeder , The_System|av_config|address_for_transfer[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[2] , The_System|av_config|address_for_transfer[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~3 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[1] , The_System|av_config|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[1]~feeder , The_System|av_config|address_for_transfer[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[1] , The_System|av_config|address_for_transfer[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[11]~0 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[11]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[11] , The_System|av_config|AV_Config_Auto_Init|data_out[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[0] , The_System|av_config|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[0] , The_System|av_config|address_for_transfer[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~10 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~21 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[33] , The_System|mm_interconnect_0|cmd_mux_001|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~22 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg~1 , The_System|av_config|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[8] , The_System|av_config|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[10] , The_System|av_config|AV_Config_Auto_Init|data_out[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~31 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~31, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~26 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~26, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~30 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~30, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[7]~0 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[7]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[9] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~15 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~16 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~31 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~31, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[11] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[12]~1 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[12]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[12] , The_System|av_config|AV_Config_Auto_Init|data_out[12], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~29 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[12] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[13]~2 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[13]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[13] , The_System|av_config|AV_Config_Auto_Init|data_out[13], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~27 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~27, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[13] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[14]~3 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[14]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[14] , The_System|av_config|AV_Config_Auto_Init|data_out[14], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~25 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[14] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[15] , The_System|av_config|AV_Config_Auto_Init|data_out[15], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~23 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~23, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[15] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[16] , The_System|av_config|AV_Config_Auto_Init|data_out[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~20 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[16] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[17] , The_System|av_config|AV_Config_Auto_Init|data_out[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~17 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[17] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~2 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[18] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[18], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~32 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~32, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[19] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[19], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~33 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~33, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[20] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[20], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~30 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~30, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[21] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[21], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~28 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~28, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[22] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[22], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~26 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~26, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[23] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[23], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~24 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~24, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[24] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[24], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[25] , The_System|av_config|AV_Config_Auto_Init|data_out[25], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~22 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~22, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[25] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[25], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~19 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~19, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[26] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[26], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~27 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~27, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[0] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~26 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~26, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[1] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~25 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[2] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~24 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~24, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[3] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~23 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~23, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[4] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~22 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~22, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[5] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~21 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[6] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~20 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[7] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~19 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~19, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[8] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~18 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~18, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[9] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[9], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~17 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[10] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~16 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[11] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~15 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[12] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[12], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~14 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~14, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[13] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[13], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~13 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[14] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[14], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~12 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[15] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[15], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~11 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[16] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~10 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[17] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~9 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[18] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[18], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~8 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[19] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[19], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~7 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[20] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[20], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~6 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[21] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[21], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~5 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[22] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[22], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~4 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[23] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[23], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~3 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[24] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[24], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~2 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[25] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[25], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~1 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[26] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[26], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~27 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~27, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~28 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~28, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~DUPLICATE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Selector2~0 , The_System|av_config|Serial_Bus_Controller|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~1 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~3 , The_System|av_config|Serial_Bus_Controller|counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[0] , The_System|av_config|Serial_Bus_Controller|counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~4 , The_System|av_config|Serial_Bus_Controller|counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[1] , The_System|av_config|Serial_Bus_Controller|counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~0 , The_System|av_config|Serial_Bus_Controller|counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[2] , The_System|av_config|Serial_Bus_Controller|counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Add0~0 , The_System|av_config|Serial_Bus_Controller|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~2 , The_System|av_config|Serial_Bus_Controller|counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[3] , The_System|av_config|Serial_Bus_Controller|counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~1 , The_System|av_config|Serial_Bus_Controller|counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[4] , The_System|av_config|Serial_Bus_Controller|counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[3]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|always1~1 , The_System|av_config|Serial_Bus_Controller|always1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~25 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~24 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~24, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~29 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[8]~4 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[8]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[8] , The_System|av_config|AV_Config_Auto_Init|data_out[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[6] , The_System|av_config|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[6]~6 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[6] , The_System|av_config|AV_Config_Auto_Init|data_out[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[5] , The_System|av_config|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[5]~7 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[5]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[5] , The_System|av_config|AV_Config_Auto_Init|data_out[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[4] , The_System|av_config|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[3]~feeder , The_System|av_config|data_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[3] , The_System|av_config|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[4]~8 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[4]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[4] , The_System|av_config|AV_Config_Auto_Init|data_out[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[2]~feeder , The_System|av_config|data_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[2] , The_System|av_config|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[3]~9 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[3]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[3] , The_System|av_config|AV_Config_Auto_Init|data_out[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[1] , The_System|av_config|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[2]~10 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[2]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[2] , The_System|av_config|AV_Config_Auto_Init|data_out[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[0]~feeder , The_System|av_config|data_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[0] , The_System|av_config|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config_SDAT~input , The_System|av_config_SDAT~input, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|new_data~0 , The_System|av_config|Serial_Bus_Controller|new_data~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|new_data , The_System|av_config|Serial_Bus_Controller|new_data, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~3 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[0] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[1]~11 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[1]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[1] , The_System|av_config|AV_Config_Auto_Init|data_out[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~6 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[1] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~7 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[2] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~8 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[3] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~9 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[4] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~10 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[5] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~11 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[6] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[7]~5 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[7]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[7] , The_System|av_config|AV_Config_Auto_Init|data_out[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~12 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[7] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~13 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[8] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|external_read_transfer~1 , The_System|av_config|external_read_transfer~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|external_read_transfer , The_System|av_config|external_read_transfer, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~5 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[9]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[18]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[18]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[0]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|ack , The_System|av_config|ack, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_error~0 , The_System|av_config|AV_Config_Auto_Init|auto_init_error~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_error , The_System|av_config|AV_Config_Auto_Init|auto_init_error, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~9 , The_System|av_config|readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~12 , The_System|av_config|readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[8]~DUPLICATE , The_System|av_config|readdata[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~32 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~35 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|WideOr0~0 , The_System|mm_interconnect_0|rsp_demux_002|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[6]~0 , The_System|vga_subsystem|vga_char_buffer|control_reg[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[7] , The_System|vga_subsystem|vga_char_buffer|control_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~8 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[7] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~29 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~8 , The_System|av_config|readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[7] , The_System|av_config|readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~28 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~9 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[7] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[7] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~30 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~31 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add5~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[73] , The_System|mm_interconnect_0|cmd_mux_001|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Equal1~0 , The_System|av_config|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|waitrequest~21 , The_System|av_config|waitrequest~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~7 , The_System|av_config|readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[6] , The_System|av_config|readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~24 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[6] , The_System|vga_subsystem|vga_char_buffer|control_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~7 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[6] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~25 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~8 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[6] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~26 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~27 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[32] , The_System|mm_interconnect_0|cmd_mux_001|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~11 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_6_POST_READ~DUPLICATE , The_System|av_config|s_serial_transfer.STATE_6_POST_READ~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~12 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~13 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|cp_ready~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[72] , The_System|mm_interconnect_0|cmd_mux_001|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~6 , The_System|av_config|readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[5] , The_System|av_config|readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~20 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~7 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[5] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~22 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[5] , The_System|vga_subsystem|vga_char_buffer|control_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~6 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[5] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~21 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~23 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[79] , The_System|mm_interconnect_0|cmd_mux_002|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][59]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][59]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux_002|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[4] , The_System|vga_subsystem|vga_char_buffer|control_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~5 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[4] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~17 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~5 , The_System|av_config|readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[4] , The_System|av_config|readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~16 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~6 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[4] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[4]~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~18 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~19 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[73] , The_System|mm_interconnect_0|cmd_mux|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[78] , The_System|mm_interconnect_0|cmd_mux|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~0 , The_System|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \~VCC , ~VCC, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[33] , The_System|mm_interconnect_0|cmd_mux|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[35] , The_System|mm_interconnect_0|cmd_mux|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[32] , The_System|mm_interconnect_0|cmd_mux|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|cp_ready~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|cp_ready~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|cp_ready~14 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|cp_ready~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~2 , The_System|mm_interconnect_0|cmd_mux|src_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal3~1 , The_System|mm_interconnect_0|router_001|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src0_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~0 , The_System|mm_interconnect_0|cmd_mux|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|WideOr1 , The_System|mm_interconnect_0|cmd_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~14 , The_System|mm_interconnect_0|cmd_mux|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[71] , The_System|mm_interconnect_0|cmd_mux|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[70] , The_System|mm_interconnect_0|cmd_mux|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~20 , The_System|audio_subsystem|audio|readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[24] , The_System|audio_subsystem|audio|readdata[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][24]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[24]~24 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[24]~24, DE1_SoC_Computer, 1
instance = comp, \fifo_space[0]~feeder , fifo_space[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[7]~0 , fifo_space[7]~0, DE1_SoC_Computer, 1
instance = comp, \fifo_space[0] , fifo_space[0], DE1_SoC_Computer, 1
instance = comp, \bus_addr~0 , bus_addr~0, DE1_SoC_Computer, 1
instance = comp, \bus_addr[2] , bus_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[72] , The_System|mm_interconnect_0|cmd_mux|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~3 , The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[2] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|clear_read_fifos , The_System|audio_subsystem|audio|clear_read_fifos, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~40 , The_System|audio_subsystem|audio|readdata~40, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[2] , The_System|audio_subsystem|audio|readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[2] , left_audio_input[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[2]~feeder , filter_decimation1|x_n[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[2] , filter_decimation1|x_n[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[2] , filter_decimation1|x_n1[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector51~1 , filter_decimation1|Selector51~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[2] , filter_decimation1|x_n2[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[2] , filter_decimation1|f1_y_n1[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[2] , filter_decimation1|f1_y_n2[2], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector51~0 , filter_decimation1|Selector51~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector51~2 , filter_decimation1|Selector51~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[1] , filter_decimation1|audio_out[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[1]~feeder , filter_decimation2|x_n[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[1] , filter_decimation2|x_n[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[1] , filter_decimation2|x_n1[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[1] , filter_decimation2|x_n2[1], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector52~1 , filter_decimation2|Selector52~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector52~2 , filter_decimation2|Selector52~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[1] , filter_decimation2|audio_out[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[2]~feeder , dec_filter_300|x_n[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[2] , dec_filter_300|x_n[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[2] , dec_filter_300|x_n1[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector51~1 , dec_filter_300|Selector51~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[2] , dec_filter_300|f1_y_n1[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[2] , dec_filter_300|f1_y_n2[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector51~0 , dec_filter_300|Selector51~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[2] , dec_filter_300|x_n2[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector51~2 , dec_filter_300|Selector51~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[2] , dec_filter_300|f1_value[2], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[0]~feeder , dec_filter_300|audio_out[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[0] , dec_filter_300|audio_out[0], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[0]~feeder , filter_right|audio_out[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[0] , filter_right|audio_out[0], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~1 , bus_write_data~1, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[0] , bus_write_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[0] , The_System|mm_interconnect_0|cmd_mux|src_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|read_interrupt_en~0 , The_System|audio_subsystem|audio|read_interrupt_en~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|read_interrupt_en , The_System|audio_subsystem|audio|read_interrupt_en, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~48 , The_System|audio_subsystem|audio|readdata~48, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[0] , The_System|audio_subsystem|audio|readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[0]~feeder , left_audio_input[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \left_audio_input[0] , left_audio_input[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n[0] , filter_decimation1|x_n[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n1[0] , filter_decimation1|x_n1[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector53~1 , filter_decimation1|Selector53~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n1[0] , filter_decimation1|f1_y_n1[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|f1_y_n2[0] , filter_decimation1|f1_y_n2[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector53~0 , filter_decimation1|Selector53~0, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|x_n2[0] , filter_decimation1|x_n2[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|Selector53~2 , filter_decimation1|Selector53~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation1|audio_out[0] , filter_decimation1|audio_out[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n[0] , filter_decimation2|x_n[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n1[0] , filter_decimation2|x_n1[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|x_n2[0] , filter_decimation2|x_n2[0], DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector53~1 , filter_decimation2|Selector53~1, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|Selector53~2 , filter_decimation2|Selector53~2, DE1_SoC_Computer, 1
instance = comp, \filter_decimation2|audio_out[0] , filter_decimation2|audio_out[0], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n[1] , dec_filter_300|x_n[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n1[1] , dec_filter_300|x_n1[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector52~1 , dec_filter_300|Selector52~1, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|x_n2[1] , dec_filter_300|x_n2[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[1] , dec_filter_300|f1_y_n1[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[1] , dec_filter_300|f1_y_n2[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector52~0 , dec_filter_300|Selector52~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector52~2 , dec_filter_300|Selector52~2, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[1] , dec_filter_300|f1_value[1], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[2] , dec_filter_300|audio_out[2], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[2]~feeder , filter_right|audio_out[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[2] , filter_right|audio_out[2], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~3 , bus_write_data~3, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[2] , bus_write_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[2] , The_System|mm_interconnect_0|cmd_mux|src_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|clear_read_fifos~0 , The_System|audio_subsystem|audio|clear_read_fifos~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|clear_read_fifos~DUPLICATE , The_System|audio_subsystem|audio|clear_read_fifos~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|comb~1 , The_System|audio_subsystem|audio|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~DUPLICATE , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~0 , The_System|audio_subsystem|audio|Audio_In_Deserializer|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[3]~feeder , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[3] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|clear_write_fifos , The_System|audio_subsystem|audio|clear_write_fifos, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~36 , The_System|audio_subsystem|audio|readdata~36, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[3] , The_System|audio_subsystem|audio|readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][3]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~5 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[3] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~14 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~3 , The_System|av_config|readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[3] , The_System|av_config|readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~12 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~3 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[3]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[3] , The_System|vga_subsystem|vga_char_buffer|control_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~4 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[3] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~13 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~15 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[68]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[68]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~6 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|always4~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~4 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[2] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~10 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[2] , The_System|av_config|readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~7 , The_System|av_config|control_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[1]~6 , The_System|av_config|control_reg[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[2] , The_System|av_config|control_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~16 , The_System|av_config|readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[2]~DUPLICATE , The_System|av_config|readdata[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~8 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~2 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[2]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[2] , The_System|vga_subsystem|vga_char_buffer|control_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~3 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[2] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~9 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~11 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|WideOr0~0 , The_System|mm_interconnect_0|rsp_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|left_channel_fifo_write_space[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~21 , The_System|audio_subsystem|audio|readdata~21, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[25] , The_System|audio_subsystem|audio|readdata[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[25]~25 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[25]~25, DE1_SoC_Computer, 1
instance = comp, \fifo_space[1]~feeder , fifo_space[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[1] , fifo_space[1], DE1_SoC_Computer, 1
instance = comp, \always1~2 , always1~2, DE1_SoC_Computer, 1
instance = comp, \state~35 , state~35, DE1_SoC_Computer, 1
instance = comp, \state~43 , state~43, DE1_SoC_Computer, 1
instance = comp, \state~44 , state~44, DE1_SoC_Computer, 1
instance = comp, \state~45 , state~45, DE1_SoC_Computer, 1
instance = comp, \state~46 , state~46, DE1_SoC_Computer, 1
instance = comp, \state.0000 , state.0000, DE1_SoC_Computer, 1
instance = comp, \state~39 , state~39, DE1_SoC_Computer, 1
instance = comp, \state.0001 , state.0001, DE1_SoC_Computer, 1
instance = comp, \state~42 , state~42, DE1_SoC_Computer, 1
instance = comp, \state.0010 , state.0010, DE1_SoC_Computer, 1
instance = comp, \state~50 , state~50, DE1_SoC_Computer, 1
instance = comp, \state~53 , state~53, DE1_SoC_Computer, 1
instance = comp, \state.1011 , state.1011, DE1_SoC_Computer, 1
instance = comp, \always1~3 , always1~3, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter~0 , decimated_audio_clk_counter~0, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter[0]~1 , decimated_audio_clk_counter[0]~1, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter[0] , decimated_audio_clk_counter[0], DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter~2 , decimated_audio_clk_counter~2, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter[1] , decimated_audio_clk_counter[1], DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter~3 , decimated_audio_clk_counter~3, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter[2] , decimated_audio_clk_counter[2], DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter~4 , decimated_audio_clk_counter~4, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_clk_counter[3] , decimated_audio_clk_counter[3], DE1_SoC_Computer, 1
instance = comp, \Equal0~0 , Equal0~0, DE1_SoC_Computer, 1
instance = comp, \decimated_audio_ready~0 , decimated_audio_ready~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state~19 , dec_filter_300|state~19, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|state.1111 , dec_filter_300|state.1111, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value~0 , dec_filter_300|f1_value~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n1[0] , dec_filter_300|f1_y_n1[0], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[0]~feeder , dec_filter_300|f1_y_n2[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_y_n2[0] , dec_filter_300|f1_y_n2[0], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|Selector53~0 , dec_filter_300|Selector53~0, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|f1_value[0] , dec_filter_300|f1_value[0], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[1]~feeder , dec_filter_300|audio_out[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[1] , dec_filter_300|audio_out[1], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[1] , filter_right|audio_out[1], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~2 , bus_write_data~2, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[1] , bus_write_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[1] , The_System|mm_interconnect_0|cmd_mux|src_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt_en~1 , The_System|audio_subsystem|audio|write_interrupt_en~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|write_interrupt_en , The_System|audio_subsystem|audio|write_interrupt_en, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[1] , The_System|audio_subsystem|audio|Audio_In_Deserializer|right_audio_fifo_read_space[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~44 , The_System|audio_subsystem|audio|readdata~44, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[1] , The_System|audio_subsystem|audio|readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~0 , The_System|av_config|readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~5 , The_System|av_config|control_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[1] , The_System|av_config|control_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~1 , The_System|av_config|readdata~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~2 , The_System|av_config|readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[1] , The_System|av_config|readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~4 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[1] , The_System|vga_subsystem|vga_char_buffer|control_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~2 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[1] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~5 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~2 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[1] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~6 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~7 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[77] , The_System|mm_interconnect_0|cmd_mux_002|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[71] , The_System|mm_interconnect_0|cmd_mux_002|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[33] , The_System|mm_interconnect_0|cmd_mux_002|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|WideOr0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always4~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[0]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[0] , The_System|vga_subsystem|vga_char_buffer|control_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~0 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[0] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_003|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[0] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~0 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~1 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[0] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|av_readdata_pre[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[0] , The_System|av_config|readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~20 , The_System|av_config|readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[0]~DUPLICATE , The_System|av_config|readdata[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[101] , The_System|mm_interconnect_0|cmd_mux_001|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[101]~11 , The_System|mm_interconnect_0|rsp_mux|src_data[101]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[101] , The_System|mm_interconnect_0|rsp_mux|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~12 , The_System|mm_interconnect_0|cmd_mux|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[100]~10 , The_System|mm_interconnect_0|rsp_mux|src_data[100]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[100] , The_System|mm_interconnect_0|rsp_mux|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[99] , The_System|mm_interconnect_0|cmd_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[99]~9 , The_System|mm_interconnect_0|rsp_mux|src_data[99]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[99] , The_System|mm_interconnect_0|rsp_mux|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[98] , The_System|mm_interconnect_0|cmd_mux_002|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[98]~8 , The_System|mm_interconnect_0|rsp_mux|src_data[98]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[98] , The_System|mm_interconnect_0|rsp_mux|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[97] , The_System|mm_interconnect_0|cmd_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[97]~7 , The_System|mm_interconnect_0|rsp_mux|src_data[97]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[97] , The_System|mm_interconnect_0|rsp_mux|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[96] , The_System|mm_interconnect_0|cmd_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[96]~6 , The_System|mm_interconnect_0|rsp_mux|src_data[96]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[96] , The_System|mm_interconnect_0|rsp_mux|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[95] , The_System|mm_interconnect_0|cmd_mux_001|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[95]~5 , The_System|mm_interconnect_0|rsp_mux|src_data[95]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[95] , The_System|mm_interconnect_0|rsp_mux|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|LessThan14~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|LessThan14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~37 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~12 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~11 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~10 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~1 , The_System|mm_interconnect_0|router|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~2 , The_System|mm_interconnect_0|router|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~3 , The_System|mm_interconnect_0|router|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~4 , The_System|mm_interconnect_0|router|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|src_data[89]~1 , The_System|mm_interconnect_0|router|src_data[89]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|suppress_change_dest_id~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|suppress_change_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|wready~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|wready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src2_valid~0 , The_System|mm_interconnect_0|cmd_demux|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|WideOr1 , The_System|mm_interconnect_0|cmd_mux_002|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_002|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~DUPLICATE , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|comb~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|src0_valid~0 , The_System|mm_interconnect_0|rsp_demux_002|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[94]~4 , The_System|mm_interconnect_0|rsp_mux|src_data[94]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[94] , The_System|mm_interconnect_0|rsp_mux|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[78] , The_System|mm_interconnect_0|cmd_mux_001|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[71] , The_System|mm_interconnect_0|cmd_mux_001|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~20 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~0 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|external_read_transfer~0 , The_System|av_config|external_read_transfer~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|start_external_transfer~1 , The_System|av_config|start_external_transfer~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|start_external_transfer , The_System|av_config|start_external_transfer, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|transfer_complete~0 , The_System|av_config|Serial_Bus_Controller|transfer_complete~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|transfer_complete~DUPLICATE , The_System|av_config|Serial_Bus_Controller|transfer_complete~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|transfer_data , The_System|av_config|AV_Config_Auto_Init|transfer_data, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|always3~0 , The_System|av_config|AV_Config_Auto_Init|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_complete~0 , The_System|av_config|AV_Config_Auto_Init|auto_init_complete~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_complete , The_System|av_config|AV_Config_Auto_Init|auto_init_complete, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~28 , The_System|av_config|s_serial_transfer~28, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~31 , The_System|av_config|s_serial_transfer~31, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_1_PRE_WRITE , The_System|av_config|s_serial_transfer.STATE_1_PRE_WRITE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|waitrequest~20 , The_System|av_config|waitrequest~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src1_valid~2 , The_System|mm_interconnect_0|cmd_demux_001|src1_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|WideOr1 , The_System|mm_interconnect_0|cmd_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src1_valid~1 , The_System|mm_interconnect_0|cmd_demux_001|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[35] , The_System|mm_interconnect_0|cmd_mux_001|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|WideOr0~5 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent|WideOr0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[93] , The_System|mm_interconnect_0|cmd_mux_001|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[93]~3 , The_System|mm_interconnect_0|rsp_mux|src_data[93]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[93] , The_System|mm_interconnect_0|rsp_mux|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~4 , The_System|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[92]~2 , The_System|mm_interconnect_0|rsp_mux|src_data[92]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[92] , The_System|mm_interconnect_0|rsp_mux|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~0 , The_System|mm_interconnect_0|router|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~0 , The_System|mm_interconnect_0|router|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~1 , The_System|mm_interconnect_0|router|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src1_valid~2 , The_System|mm_interconnect_0|cmd_demux|src1_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_0|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|src0_valid~0 , The_System|mm_interconnect_0|rsp_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[91]~1 , The_System|mm_interconnect_0|rsp_mux|src_data[91]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[91] , The_System|mm_interconnect_0|rsp_mux|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal3~0 , The_System|mm_interconnect_0|router|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal3~1 , The_System|mm_interconnect_0|router|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src0_valid~0 , The_System|mm_interconnect_0|cmd_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|WideOr1~0 , The_System|mm_interconnect_0|cmd_mux|WideOr1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][60] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][59]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|src0_valid~0 , The_System|mm_interconnect_0|rsp_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|src0_valid~1 , The_System|mm_interconnect_0|rsp_demux|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[90]~0 , The_System|mm_interconnect_0|rsp_mux|src_data[90]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[90] , The_System|mm_interconnect_0|rsp_mux|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[69]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[69]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|sink_ready~2 , The_System|mm_interconnect_0|cmd_demux|sink_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|sink_ready~3 , The_System|mm_interconnect_0|cmd_demux|sink_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|awready~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|awready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[34] , The_System|mm_interconnect_0|cmd_mux|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|WideOr0~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|WideOr0~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][65]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][86] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|WideOr1 , The_System|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~2 , The_System|mm_interconnect_0|router_001|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src3_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src3_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src3_valid~1 , The_System|mm_interconnect_0|cmd_demux_001|src3_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|last_cycle~0 , The_System|mm_interconnect_0|cmd_mux_003|last_cycle~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_003|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|always6~0 , The_System|mm_interconnect_0|cmd_mux_003|always6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_003|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux_003|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|cp_ready~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_003|WideOr0~0 , The_System|mm_interconnect_0|rsp_demux_003|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|WideOr0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114]~feeder , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_003|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux_003|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~1 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~2 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload[0] , The_System|mm_interconnect_0|rsp_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|src_data[70] , The_System|mm_interconnect_0|cmd_mux_003|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|WideOr0~1 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_agent|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted~0 , The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted , The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|uav_read~0 , The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|uav_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_003|src0_valid~0 , The_System|mm_interconnect_0|rsp_demux_003|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|WideOr1 , The_System|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~0 , The_System|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal2~0 , The_System|mm_interconnect_0|router_001|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src2_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src2_valid~1 , The_System|mm_interconnect_0|cmd_demux_001|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|sink_ready~1 , The_System|mm_interconnect_0|cmd_demux|sink_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|awready~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|awready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_addr_data_both_valid , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_agent|write_addr_data_both_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src3_valid~0 , The_System|mm_interconnect_0|cmd_demux|src3_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src3_valid~1 , The_System|mm_interconnect_0|cmd_demux|src3_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~DUPLICATE , The_System|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_003|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_003|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|sink_ready~0 , The_System|mm_interconnect_0|cmd_demux_001|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal3~0 , The_System|mm_interconnect_0|router_001|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src0_valid~1 , The_System|mm_interconnect_0|cmd_demux_001|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src0_valid~1 , The_System|mm_interconnect_0|cmd_demux|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|packet_in_progress , The_System|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|update_grant~0 , The_System|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload[0] , The_System|mm_interconnect_0|cmd_mux|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~0 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~1 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~1 , The_System|mm_interconnect_0|cmd_mux|src_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~1 , The_System|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|rp_valid , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent|rp_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_translator|read_accepted~1 , The_System|mm_interconnect_0|bus_master_audio_avalon_master_translator|read_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_translator|read_accepted , The_System|mm_interconnect_0|bus_master_audio_avalon_master_translator|read_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|cp_valid , The_System|mm_interconnect_0|bus_master_audio_avalon_master_agent|cp_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[2]~2 , The_System|mm_interconnect_0|cmd_mux|arb|grant[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[2] , The_System|mm_interconnect_0|cmd_mux|saved_grant[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][86]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem[0][86]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|bus_master_audio|acknowledge~0 , The_System|bus_master_audio|acknowledge~0, DE1_SoC_Computer, 1
instance = comp, \bus_read~2 , bus_read~2, DE1_SoC_Computer, 1
instance = comp, \bus_read~1 , bus_read~1, DE1_SoC_Computer, 1
instance = comp, \bus_read~0 , bus_read~0, DE1_SoC_Computer, 1
instance = comp, \bus_read~3 , bus_read~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[60] , The_System|mm_interconnect_0|cmd_mux|src_data[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg~1 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg[0]~DUPLICATE , The_System|mm_interconnect_0|audio_subsystem_audio_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata~26 , The_System|audio_subsystem|audio|readdata~26, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|readdata[30] , The_System|audio_subsystem|audio|readdata[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][30]~feeder , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][30]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[30]~30 , The_System|mm_interconnect_0|audio_subsystem_audio_slave_agent_rdata_fifo|out_data[30]~30, DE1_SoC_Computer, 1
instance = comp, \fifo_space[6]~feeder , fifo_space[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[6] , fifo_space[6], DE1_SoC_Computer, 1
instance = comp, \fifo_space[5]~feeder , fifo_space[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[5] , fifo_space[5], DE1_SoC_Computer, 1
instance = comp, \fifo_space[4]~feeder , fifo_space[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[4] , fifo_space[4], DE1_SoC_Computer, 1
instance = comp, \fifo_space[7]~feeder , fifo_space[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[7] , fifo_space[7], DE1_SoC_Computer, 1
instance = comp, \fifo_space[3]~feeder , fifo_space[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[3] , fifo_space[3], DE1_SoC_Computer, 1
instance = comp, \fifo_space[2]~feeder , fifo_space[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \fifo_space[2] , fifo_space[2], DE1_SoC_Computer, 1
instance = comp, \LessThan3~0 , LessThan3~0, DE1_SoC_Computer, 1
instance = comp, \always1~1 , always1~1, DE1_SoC_Computer, 1
instance = comp, \state~49 , state~49, DE1_SoC_Computer, 1
instance = comp, \state.1001 , state.1001, DE1_SoC_Computer, 1
instance = comp, \state~34 , state~34, DE1_SoC_Computer, 1
instance = comp, \state.1000 , state.1000, DE1_SoC_Computer, 1
instance = comp, \state~36 , state~36, DE1_SoC_Computer, 1
instance = comp, \always1~4 , always1~4, DE1_SoC_Computer, 1
instance = comp, \state~55 , state~55, DE1_SoC_Computer, 1
instance = comp, \state.0011 , state.0011, DE1_SoC_Computer, 1
instance = comp, \state~48 , state~48, DE1_SoC_Computer, 1
instance = comp, \state.0100 , state.0100, DE1_SoC_Computer, 1
instance = comp, \state~54 , state~54, DE1_SoC_Computer, 1
instance = comp, \state.0101 , state.0101, DE1_SoC_Computer, 1
instance = comp, \bus_write~0 , bus_write~0, DE1_SoC_Computer, 1
instance = comp, \bus_write~1 , bus_write~1, DE1_SoC_Computer, 1
instance = comp, \bus_write~2 , bus_write~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[0] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[0]~28 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[0]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[0] , The_System|sdram|active_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[15]~0 , The_System|sdram|m_data[15]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[0]~SLOAD_MUX , The_System|sdram|m_data[0]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr17~0 , The_System|sdram|WideOr17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[0] , The_System|sdram|m_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe , The_System|sdram|oe, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[1]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[1] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[1]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[1] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[1]~29 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[1]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[1] , The_System|sdram|active_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[1]~SLOAD_MUX , The_System|sdram|m_data[1]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[1] , The_System|sdram|m_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_1 , The_System|sdram|oe~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[2]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[2] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[2]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[2] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[2]~30 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[2]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[2] , The_System|sdram|active_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[2]~SLOAD_MUX , The_System|sdram|m_data[2]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[2] , The_System|sdram|m_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_2 , The_System|sdram|oe~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[3]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[3] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[3]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[3] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[3]~31 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[3]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[3] , The_System|sdram|active_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[3]~SLOAD_MUX , The_System|sdram|m_data[3]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[3] , The_System|sdram|m_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_3 , The_System|sdram|oe~_Duplicate_3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[4] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[4] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[4]~32 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[4]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[4] , The_System|sdram|active_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[4]~SLOAD_MUX , The_System|sdram|m_data[4]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[4] , The_System|sdram|m_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_4 , The_System|sdram|oe~_Duplicate_4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[5] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[5]~33 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[5]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[5] , The_System|sdram|active_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[5]~SLOAD_MUX , The_System|sdram|m_data[5]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[5] , The_System|sdram|m_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_5 , The_System|sdram|oe~_Duplicate_5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[6]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[6] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[6]~34 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[6]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[6] , The_System|sdram|active_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[6]~SLOAD_MUX , The_System|sdram|m_data[6]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[6] , The_System|sdram|m_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_6 , The_System|sdram|oe~_Duplicate_6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[7]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[7] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[7]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[7] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[7]~35 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[7]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[7] , The_System|sdram|active_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[7]~SLOAD_MUX , The_System|sdram|m_data[7]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[7] , The_System|sdram|m_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_7 , The_System|sdram|oe~_Duplicate_7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[8] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[8] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[8]~36 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[8]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[8] , The_System|sdram|active_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[8]~SLOAD_MUX , The_System|sdram|m_data[8]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[8] , The_System|sdram|m_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_8 , The_System|sdram|oe~_Duplicate_8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[9] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[9] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[9]~37 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[9]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[9] , The_System|sdram|active_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[9]~SLOAD_MUX , The_System|sdram|m_data[9]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[9] , The_System|sdram|m_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_9 , The_System|sdram|oe~_Duplicate_9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[10]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[10] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[10] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[10]~38 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[10]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[10] , The_System|sdram|active_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[10]~SLOAD_MUX , The_System|sdram|m_data[10]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[10] , The_System|sdram|m_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_10 , The_System|sdram|oe~_Duplicate_10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[11] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[11] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[11]~39 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[11]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[11] , The_System|sdram|active_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[11]~SLOAD_MUX , The_System|sdram|m_data[11]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[11] , The_System|sdram|m_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_11 , The_System|sdram|oe~_Duplicate_11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[12]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[12] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[12]~40 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[12]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[12] , The_System|sdram|active_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[12]~SLOAD_MUX , The_System|sdram|m_data[12]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[12] , The_System|sdram|m_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_12 , The_System|sdram|oe~_Duplicate_12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[13] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[13] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[13]~41 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[13]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[13] , The_System|sdram|active_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[13]~SLOAD_MUX , The_System|sdram|m_data[13]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[13] , The_System|sdram|m_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_13 , The_System|sdram|oe~_Duplicate_13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[14]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[14] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[14]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[14] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[14]~42 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[14]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[14] , The_System|sdram|active_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[14]~SLOAD_MUX , The_System|sdram|m_data[14]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[14] , The_System|sdram|m_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_14 , The_System|sdram|oe~_Duplicate_14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_1|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[15] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[15] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[15]~43 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[15]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[15] , The_System|sdram|active_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[15]~SLOAD_MUX , The_System|sdram|m_data[15]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[15] , The_System|sdram|m_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_15 , The_System|sdram|oe~_Duplicate_15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|serial_data~1 , The_System|av_config|Serial_Bus_Controller|serial_data~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|serial_data~2 , The_System|av_config|Serial_Bus_Controller|serial_data~2, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll|pll , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll|pll, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|c0|hmc_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|oct|sd1a_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|spim1_inst , The_System|arm_a9_hps|hps_io|border|spim1_inst, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|emac1_inst , The_System|arm_a9_hps|hps_io|border|emac1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|qspi_inst , The_System|arm_a9_hps|hps_io|border|qspi_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|sdio_inst , The_System|arm_a9_hps|hps_io|border|sdio_inst, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|usb1_inst , The_System|arm_a9_hps|hps_io|border|usb1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|i2c0_inst , The_System|arm_a9_hps|hps_io|border|i2c0_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|i2c1_inst , The_System|arm_a9_hps|hps_io|border|i2c1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|gpio_inst , The_System|arm_a9_hps|hps_io|border|gpio_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[4]~feeder , dec_filter_300|audio_out[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[4] , dec_filter_300|audio_out[4], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[4]~feeder , filter_right|audio_out[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[4] , filter_right|audio_out[4], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~5 , bus_write_data~5, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[4] , bus_write_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[4] , The_System|mm_interconnect_0|cmd_mux|src_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[5]~feeder , dec_filter_300|audio_out[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[5] , dec_filter_300|audio_out[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[5] , filter_right|audio_out[5], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~6 , bus_write_data~6, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[5] , bus_write_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[5] , The_System|mm_interconnect_0|cmd_mux|src_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[6] , filter_right|audio_out[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[6]~feeder , dec_filter_300|audio_out[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[6] , dec_filter_300|audio_out[6], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~7 , bus_write_data~7, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[6] , bus_write_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[6] , The_System|mm_interconnect_0|cmd_mux|src_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[7]~feeder , dec_filter_300|audio_out[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[7] , dec_filter_300|audio_out[7], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[7]~feeder , filter_right|audio_out[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[7] , filter_right|audio_out[7], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~8 , bus_write_data~8, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[7] , bus_write_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[7] , The_System|mm_interconnect_0|cmd_mux|src_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[8]~feeder , dec_filter_300|audio_out[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[8] , dec_filter_300|audio_out[8], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[8] , filter_right|audio_out[8], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~9 , bus_write_data~9, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[8] , bus_write_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[8] , The_System|mm_interconnect_0|cmd_mux|src_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[9]~feeder , dec_filter_300|audio_out[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[9] , dec_filter_300|audio_out[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[9] , filter_right|audio_out[9], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~10 , bus_write_data~10, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[9] , bus_write_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[9] , The_System|mm_interconnect_0|cmd_mux|src_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[10] , filter_right|audio_out[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[10]~feeder , dec_filter_300|audio_out[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[10] , dec_filter_300|audio_out[10], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~11 , bus_write_data~11, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[10] , bus_write_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[10] , The_System|mm_interconnect_0|cmd_mux|src_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[11]~feeder , dec_filter_300|audio_out[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[11] , dec_filter_300|audio_out[11], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[11]~feeder , filter_right|audio_out[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[11] , filter_right|audio_out[11], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~12 , bus_write_data~12, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[11] , bus_write_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[11] , The_System|mm_interconnect_0|cmd_mux|src_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[12]~feeder , dec_filter_300|audio_out[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[12] , dec_filter_300|audio_out[12], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[12] , filter_right|audio_out[12], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~13 , bus_write_data~13, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[12] , bus_write_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[12] , The_System|mm_interconnect_0|cmd_mux|src_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[13]~feeder , dec_filter_300|audio_out[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[13] , dec_filter_300|audio_out[13], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[13]~feeder , filter_right|audio_out[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[13] , filter_right|audio_out[13], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~14 , bus_write_data~14, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[13] , bus_write_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[13] , The_System|mm_interconnect_0|cmd_mux|src_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[14] , dec_filter_300|audio_out[14], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[14] , filter_right|audio_out[14], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~15 , bus_write_data~15, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[14] , bus_write_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[14] , The_System|mm_interconnect_0|cmd_mux|src_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[15]~feeder , dec_filter_300|audio_out[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \dec_filter_300|audio_out[15] , dec_filter_300|audio_out[15], DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[15]~feeder , filter_right|audio_out[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \filter_right|audio_out[15] , filter_right|audio_out[15], DE1_SoC_Computer, 1
instance = comp, \bus_write_data~16 , bus_write_data~16, DE1_SoC_Computer, 1
instance = comp, \bus_write_data[15] , bus_write_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[15] , The_System|mm_interconnect_0|cmd_mux|src_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[16] , The_System|mm_interconnect_0|cmd_mux|src_data[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[17] , The_System|mm_interconnect_0|cmd_mux|src_data[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[18] , The_System|mm_interconnect_0|cmd_mux|src_data[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[19] , The_System|mm_interconnect_0|cmd_mux|src_data[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[20] , The_System|mm_interconnect_0|cmd_mux|src_data[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[21] , The_System|mm_interconnect_0|cmd_mux|src_data[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[22] , The_System|mm_interconnect_0|cmd_mux|src_data[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[23] , The_System|mm_interconnect_0|cmd_mux|src_data[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[24] , The_System|mm_interconnect_0|cmd_mux|src_data[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[25] , The_System|mm_interconnect_0|cmd_mux|src_data[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[26] , The_System|mm_interconnect_0|cmd_mux|src_data[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[27] , The_System|mm_interconnect_0|cmd_mux|src_data[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[28] , The_System|mm_interconnect_0|cmd_mux|src_data[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[29] , The_System|mm_interconnect_0|cmd_mux|src_data[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[30] , The_System|mm_interconnect_0|cmd_mux|src_data[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[31] , The_System|mm_interconnect_0|cmd_mux|src_data[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_0|audio_subsystem_audio_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~2 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~34 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[0] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~33 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[31]~1 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[31]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[31]~3 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[31]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[1] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~32 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[2] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~31 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[3] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~30 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[4] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~29 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[5] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~28 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[6] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~27 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[7] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~26 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[8] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~25 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[9] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~24 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[10] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~23 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[11] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~22 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[12] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~21 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[13] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~20 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[14] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~19 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[15] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~18 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[16] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~17 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[17] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~16 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[18] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~15 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[19] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~14 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[20] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~13 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[21] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~12 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[22] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~11 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[23] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~10 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[24] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~9 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[25] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~8 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[26] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~7 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[27] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~6 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[28] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~5 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[29] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~4 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[30] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~0 , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[31] , The_System|audio_subsystem|audio|Audio_Out_Serializer|data_out_shift_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio|Audio_Out_Serializer|serial_audio_out_data , The_System|audio_subsystem|audio|Audio_Out_Serializer|serial_audio_out_data, DE1_SoC_Computer, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0 , The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[18] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[18], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[18] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[18], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[18]~3 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[18]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[0] , The_System|sdram|active_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr~0 , The_System|sdram|m_addr~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.111~DUPLICATE , The_System|sdram|i_state.111~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_addr[12]~DUPLICATE , The_System|sdram|i_addr[12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector98~0 , The_System|sdram|Selector98~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[0]~1 , The_System|sdram|m_addr[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[0] , The_System|sdram|m_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[19] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[19], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[19] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[19], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[19]~4 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[19]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[1] , The_System|sdram|active_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[12]~DUPLICATE , The_System|sdram|active_addr[12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector97~0 , The_System|sdram|Selector97~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[1] , The_System|sdram|m_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[13] , The_System|sdram|active_addr[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[20] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[20], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[20] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[20], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[20]~5 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[20]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[2] , The_System|sdram|active_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_addr[12] , The_System|sdram|i_addr[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector96~0 , The_System|sdram|Selector96~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[2] , The_System|sdram|m_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[21] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[21], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[21] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[21], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[21]~6 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[21]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[3] , The_System|sdram|active_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector95~0 , The_System|sdram|Selector95~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[3] , The_System|sdram|m_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[22] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[22]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[22] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[22]~7 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[22]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[15]~DUPLICATE , The_System|sdram|active_addr[15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[4] , The_System|sdram|active_addr[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector94~0 , The_System|sdram|Selector94~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[4] , The_System|sdram|m_addr[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[23] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[23] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[23]~8 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[23]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[16]~DUPLICATE , The_System|sdram|active_addr[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[5] , The_System|sdram|active_addr[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector93~0 , The_System|sdram|Selector93~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[5] , The_System|sdram|m_addr[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[24]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[24] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[24]~9 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[24]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[6] , The_System|sdram|active_addr[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector92~0 , The_System|sdram|Selector92~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[6] , The_System|sdram|m_addr[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[25]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[25] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[25], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[25] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[25], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[25]~10 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[25]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[7] , The_System|sdram|active_addr[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector91~0 , The_System|sdram|Selector91~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[7] , The_System|sdram|m_addr[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[26] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[26], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[26] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[26], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[26]~11 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[26]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[8] , The_System|sdram|active_addr[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector90~0 , The_System|sdram|Selector90~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[8] , The_System|sdram|m_addr[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[27] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[27], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[27] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[27], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[27]~12 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[27]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[9] , The_System|sdram|active_addr[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector89~0 , The_System|sdram|Selector89~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[9] , The_System|sdram|m_addr[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector88~0 , The_System|sdram|Selector88~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[10] , The_System|sdram|m_addr[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[22] , The_System|sdram|active_addr[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector87~0 , The_System|sdram|Selector87~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[11] , The_System|sdram|m_addr[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector86~0 , The_System|sdram|Selector86~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[12] , The_System|sdram|m_addr[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector100~0 , The_System|sdram|Selector100~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr16~0 , The_System|sdram|WideOr16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_bank[0] , The_System|sdram|m_bank[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector99~0 , The_System|sdram|Selector99~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_bank[1] , The_System|sdram|m_bank[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[1]~_wirecell , The_System|sdram|m_cmd[1]~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|~VCC , The_System|~VCC, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 , The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector19~1 , The_System|sdram|Selector19~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector0~0 , The_System|sdram|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[3] , The_System|sdram|i_cmd[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector19~0 , The_System|sdram|Selector19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector19~2 , The_System|sdram|Selector19~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[3]~feeder , The_System|sdram|m_cmd[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[3] , The_System|sdram|m_cmd[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[3]~_wirecell , The_System|sdram|m_cmd[3]~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|comb~1 , The_System|sdram|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[16] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[16]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[16] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[16]~14 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[16]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_dqm[0] , The_System|sdram|active_dqm[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector118~0 , The_System|sdram|Selector118~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_dqm[0] , The_System|sdram|m_dqm[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[2] , The_System|sdram|m_cmd[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[2]~_wirecell , The_System|sdram|m_cmd[2]~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|comb~2 , The_System|sdram|comb~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[17] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[17], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[17] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[17], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[17]~15 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[17]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_dqm[1] , The_System|sdram|active_dqm[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector117~0 , The_System|sdram|Selector117~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_dqm[1] , The_System|sdram|m_dqm[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[0] , The_System|sdram|m_cmd[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[0]~_wirecell , The_System|sdram|m_cmd[0]~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|serial_clk~0 , The_System|av_config|Serial_Bus_Controller|serial_clk~0, DE1_SoC_Computer, 1
instance = comp, \Digit0|~GND , Digit0|~GND, DE1_SoC_Computer, 1
instance = comp, \Digit0|~VCC , Digit0|~VCC, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[0]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0]~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[0] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[0] , The_System|vga_subsystem|vga_controller|VGA_B[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_B[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[1] , The_System|vga_subsystem|vga_controller|VGA_B[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[2] , The_System|vga_subsystem|vga_controller|VGA_B[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[3] , The_System|vga_subsystem|vga_controller|VGA_B[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[4]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[4]~feeder , The_System|vga_subsystem|vga_controller|VGA_B[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[4] , The_System|vga_subsystem|vga_controller|VGA_B[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[5]~feeder , The_System|vga_subsystem|vga_controller|VGA_B[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[5] , The_System|vga_subsystem|vga_controller|VGA_B[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[6]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[6]~feeder , The_System|vga_subsystem|vga_controller|VGA_B[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[6] , The_System|vga_subsystem|vga_controller|VGA_B[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[7] , The_System|vga_subsystem|vga_controller|VGA_B[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_BLANK , The_System|vga_subsystem|vga_controller|VGA_BLANK, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|outclk_wire[1]~_wirecell , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|outclk_wire[1]~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[0] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[0] , The_System|vga_subsystem|vga_controller|VGA_G[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_G[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[1] , The_System|vga_subsystem|vga_controller|VGA_G[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[2]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[2] , The_System|vga_subsystem|vga_controller|VGA_G[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[3] , The_System|vga_subsystem|vga_controller|VGA_G[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[4] , The_System|vga_subsystem|vga_controller|VGA_G[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[5]~feeder , The_System|vga_subsystem|vga_controller|VGA_G[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[5] , The_System|vga_subsystem|vga_controller|VGA_G[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[6] , The_System|vga_subsystem|vga_controller|VGA_G[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[7] , The_System|vga_subsystem|vga_controller|VGA_G[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_HS~feeder , The_System|vga_subsystem|vga_controller|VGA_HS~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_HS , The_System|vga_subsystem|vga_controller|VGA_HS, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[0]~feeder , The_System|vga_subsystem|vga_controller|VGA_R[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[0] , The_System|vga_subsystem|vga_controller|VGA_R[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_R[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[1] , The_System|vga_subsystem|vga_controller|VGA_R[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[2]~feeder , The_System|vga_subsystem|vga_controller|VGA_R[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[2] , The_System|vga_subsystem|vga_controller|VGA_R[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[3]~feeder , The_System|vga_subsystem|vga_controller|VGA_R[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[3] , The_System|vga_subsystem|vga_controller|VGA_R[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[4]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[4]~feeder , The_System|vga_subsystem|vga_controller|VGA_R[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[4] , The_System|vga_subsystem|vga_controller|VGA_R[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[5] , The_System|vga_subsystem|vga_controller|VGA_R[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[6] , The_System|vga_subsystem|vga_controller|VGA_R[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[7]~feeder , The_System|vga_subsystem|vga_controller|VGA_R[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[7] , The_System|vga_subsystem|vga_controller|VGA_R[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_VS~feeder , The_System|vga_subsystem|vga_controller|VGA_VS~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_VS , The_System|vga_subsystem|vga_controller|VGA_VS, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|uart0_inst , The_System|arm_a9_hps|hps_io|border|uart0_inst, DE1_SoC_Computer, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, DE1_SoC_Computer, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, DE1_SoC_Computer, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_4|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[2]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_7|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|unary_2|Mux0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|unary_2|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_3|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|mbpm_3|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|comb~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|comb~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|unary_1|Mux0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|unary_1|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output8a[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|output8a[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~7, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~10, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~12, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~11, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|~VCC , auto_signaltap_0|~VCC, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder , auto_signaltap_0|acq_data_in_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder , auto_signaltap_0|acq_data_in_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]~feeder , auto_signaltap_0|acq_data_in_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4] , auto_signaltap_0|acq_data_in_reg[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]~feeder , auto_signaltap_0|acq_data_in_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5] , auto_signaltap_0|acq_data_in_reg[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6] , auto_signaltap_0|acq_data_in_reg[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7] , auto_signaltap_0|acq_data_in_reg[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder , auto_signaltap_0|acq_data_in_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8] , auto_signaltap_0|acq_data_in_reg[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9] , auto_signaltap_0|acq_data_in_reg[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]~feeder , auto_signaltap_0|acq_data_in_reg[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10] , auto_signaltap_0|acq_data_in_reg[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]~feeder , auto_signaltap_0|acq_data_in_reg[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11] , auto_signaltap_0|acq_data_in_reg[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder , auto_signaltap_0|acq_data_in_reg[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12] , auto_signaltap_0|acq_data_in_reg[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13] , auto_signaltap_0|acq_data_in_reg[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14] , auto_signaltap_0|acq_data_in_reg[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder , auto_signaltap_0|acq_data_in_reg[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15] , auto_signaltap_0|acq_data_in_reg[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16] , auto_signaltap_0|acq_data_in_reg[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17] , auto_signaltap_0|acq_data_in_reg[17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18] , auto_signaltap_0|acq_data_in_reg[18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19] , auto_signaltap_0|acq_data_in_reg[19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20] , auto_signaltap_0|acq_data_in_reg[20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]~feeder , auto_signaltap_0|acq_data_in_reg[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21] , auto_signaltap_0|acq_data_in_reg[21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22] , auto_signaltap_0|acq_data_in_reg[22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23] , auto_signaltap_0|acq_data_in_reg[23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24] , auto_signaltap_0|acq_data_in_reg[24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]~feeder , auto_signaltap_0|acq_data_in_reg[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25] , auto_signaltap_0|acq_data_in_reg[25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder , auto_signaltap_0|acq_data_in_reg[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26] , auto_signaltap_0|acq_data_in_reg[26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27] , auto_signaltap_0|acq_data_in_reg[27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]~feeder , auto_signaltap_0|acq_data_in_reg[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28] , auto_signaltap_0|acq_data_in_reg[28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder , auto_signaltap_0|acq_data_in_reg[29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29] , auto_signaltap_0|acq_data_in_reg[29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]~feeder , auto_signaltap_0|acq_data_in_reg[30]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30] , auto_signaltap_0|acq_data_in_reg[30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]~feeder , auto_signaltap_0|acq_data_in_reg[31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31] , auto_signaltap_0|acq_data_in_reg[31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32] , auto_signaltap_0|acq_data_in_reg[32], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder , auto_signaltap_0|acq_data_in_reg[33]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33] , auto_signaltap_0|acq_data_in_reg[33], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]~feeder , auto_signaltap_0|acq_data_in_reg[34]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34] , auto_signaltap_0|acq_data_in_reg[34], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35] , auto_signaltap_0|acq_data_in_reg[35], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36] , auto_signaltap_0|acq_data_in_reg[36], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37] , auto_signaltap_0|acq_data_in_reg[37], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38] , auto_signaltap_0|acq_data_in_reg[38], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39] , auto_signaltap_0|acq_data_in_reg[39], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40] , auto_signaltap_0|acq_data_in_reg[40], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41]~feeder , auto_signaltap_0|acq_data_in_reg[41]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41] , auto_signaltap_0|acq_data_in_reg[41], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42]~feeder , auto_signaltap_0|acq_data_in_reg[42]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42] , auto_signaltap_0|acq_data_in_reg[42], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43] , auto_signaltap_0|acq_data_in_reg[43], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44] , auto_signaltap_0|acq_data_in_reg[44], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45] , auto_signaltap_0|acq_data_in_reg[45], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46] , auto_signaltap_0|acq_data_in_reg[46], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47] , auto_signaltap_0|acq_data_in_reg[47], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48] , auto_signaltap_0|acq_data_in_reg[48], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49] , auto_signaltap_0|acq_data_in_reg[49], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50]~feeder , auto_signaltap_0|acq_data_in_reg[50]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50] , auto_signaltap_0|acq_data_in_reg[50], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51] , auto_signaltap_0|acq_data_in_reg[51], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52] , auto_signaltap_0|acq_data_in_reg[52], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[53] , auto_signaltap_0|acq_data_in_reg[53], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[54] , auto_signaltap_0|acq_data_in_reg[54], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[55]~feeder , auto_signaltap_0|acq_data_in_reg[55]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[55] , auto_signaltap_0|acq_data_in_reg[55], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56]~feeder , auto_signaltap_0|acq_data_in_reg[56]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56] , auto_signaltap_0|acq_data_in_reg[56], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57] , auto_signaltap_0|acq_data_in_reg[57], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58]~feeder , auto_signaltap_0|acq_data_in_reg[58]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58] , auto_signaltap_0|acq_data_in_reg[58], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59]~feeder , auto_signaltap_0|acq_data_in_reg[59]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59] , auto_signaltap_0|acq_data_in_reg[59], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[60]~feeder , auto_signaltap_0|acq_data_in_reg[60]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[60] , auto_signaltap_0|acq_data_in_reg[60], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[61] , auto_signaltap_0|acq_data_in_reg[61], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[62]~feeder , auto_signaltap_0|acq_data_in_reg[62]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[62] , auto_signaltap_0|acq_data_in_reg[62], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[63] , auto_signaltap_0|acq_data_in_reg[63], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[64] , auto_signaltap_0|acq_data_in_reg[64], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[65]~feeder , auto_signaltap_0|acq_data_in_reg[65]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[65] , auto_signaltap_0|acq_data_in_reg[65], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[66]~feeder , auto_signaltap_0|acq_data_in_reg[66]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[66] , auto_signaltap_0|acq_data_in_reg[66], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[67]~feeder , auto_signaltap_0|acq_data_in_reg[67]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[67] , auto_signaltap_0|acq_data_in_reg[67], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[68] , auto_signaltap_0|acq_data_in_reg[68], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][68], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][68], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[69] , auto_signaltap_0|acq_data_in_reg[69], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][69], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][69]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][69]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][69], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[70]~feeder , auto_signaltap_0|acq_data_in_reg[70]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[70] , auto_signaltap_0|acq_data_in_reg[70], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][70], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][70], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[71]~feeder , auto_signaltap_0|acq_data_in_reg[71]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[71] , auto_signaltap_0|acq_data_in_reg[71], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][71], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][71], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][71]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][71]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][71], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[72] , auto_signaltap_0|acq_data_in_reg[72], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][72]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][72], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[73]~feeder , auto_signaltap_0|acq_data_in_reg[73]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[73] , auto_signaltap_0|acq_data_in_reg[73], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][73], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][73]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][73]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][73], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[74] , auto_signaltap_0|acq_data_in_reg[74], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][74], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][74], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[75] , auto_signaltap_0|acq_data_in_reg[75], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][75], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][75], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][75], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[76] , auto_signaltap_0|acq_data_in_reg[76], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][76], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][76], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][76]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][76], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][76], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[77]~feeder , auto_signaltap_0|acq_data_in_reg[77]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[77] , auto_signaltap_0|acq_data_in_reg[77], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][77], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][77], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][77], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[78] , auto_signaltap_0|acq_data_in_reg[78], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][78], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][78], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][78], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[79]~feeder , auto_signaltap_0|acq_data_in_reg[79]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[79] , auto_signaltap_0|acq_data_in_reg[79], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][79], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[80]~feeder , auto_signaltap_0|acq_data_in_reg[80]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[80] , auto_signaltap_0|acq_data_in_reg[80], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][80], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][80], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][80], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][80]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][80]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][80], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[81] , auto_signaltap_0|acq_data_in_reg[81], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][81], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][81], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][81], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~3, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~7, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|interrupts , The_System|arm_a9_hps|fpga_interfaces|interrupts, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|debug_apb , The_System|arm_a9_hps|fpga_interfaces|debug_apb, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|tpiu , The_System|arm_a9_hps|fpga_interfaces|tpiu, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|boot_from_fpga , The_System|arm_a9_hps|fpga_interfaces|boot_from_fpga, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|f2sdram , The_System|arm_a9_hps|fpga_interfaces|f2sdram, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|fpga2hps , The_System|arm_a9_hps|fpga_interfaces|fpga2hps, DE1_SoC_Computer, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC_Computer, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC_Computer, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE1_SoC_Computer, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, DE1_SoC_Computer, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE1_SoC_Computer, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SoC_Computer, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SoC_Computer, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SoC_Computer, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SoC_Computer, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SoC_Computer, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SoC_Computer, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SoC_Computer, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SoC_Computer, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE1_SoC_Computer, 1
instance = comp, \TD_HS~input , TD_HS~input, DE1_SoC_Computer, 1
instance = comp, \TD_VS~input , TD_VS~input, DE1_SoC_Computer, 1
instance = comp, \ADC_CS_N~input , ADC_CS_N~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, DE1_SoC_Computer, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, DE1_SoC_Computer, 1
