-- Project:   TASBot
-- Generated: 10/14/2016 03:49:11
-- PSoC Creator  3.3 CP3

ENTITY TASBot IS
    PORT(
        P1_D1(0)_PAD : OUT std_ulogic;
        P1_D0(0)_PAD : OUT std_ulogic;
        P2_Latch(0)_PAD : IN std_ulogic;
        P1_D2(0)_PAD : OUT std_ulogic;
        P2_Clock(0)_PAD : IN std_ulogic;
        P1_Clock(0)_PAD : IN std_ulogic;
        P2_D0(0)_PAD : OUT std_ulogic;
        P1_Latch(0)_PAD : IN std_ulogic;
        P2_D2(0)_PAD : OUT std_ulogic;
        P2_D1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END TASBot;

ARCHITECTURE __DEFAULT__ OF TASBot IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_2163 : bit;
    SIGNAL Net_2167 : bit;
    ATTRIBUTE placement_force OF Net_2167 : SIGNAL IS "U(0,3,A)3";
    SIGNAL Net_2307 : bit;
    ATTRIBUTE placement_force OF Net_2307 : SIGNAL IS "U(0,5,B)3";
    SIGNAL Net_2316 : bit;
    ATTRIBUTE placement_force OF Net_2316 : SIGNAL IS "U(1,5,A)0";
    SIGNAL Net_2370 : bit;
    SIGNAL Net_2458 : bit;
    ATTRIBUTE placement_force OF Net_2458 : SIGNAL IS "U(2,2,B)0";
    SIGNAL Net_2477 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2477 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2477 : SIGNAL IS true;
    SIGNAL Net_2477_local : bit;
    SIGNAL Net_2503 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2503 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2503 : SIGNAL IS true;
    SIGNAL Net_2503_local : bit;
    SIGNAL Net_2504 : bit;
    ATTRIBUTE placement_force OF Net_2504 : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_2517 : bit;
    ATTRIBUTE placement_force OF Net_2517 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_2524 : bit;
    SIGNAL Net_2525 : bit;
    ATTRIBUTE placement_force OF Net_2525 : SIGNAL IS "U(2,0,B)3";
    SIGNAL Net_2527 : bit;
    SIGNAL Net_2530 : bit;
    ATTRIBUTE placement_force OF Net_2530 : SIGNAL IS "U(0,4,A)2";
    SIGNAL Net_2532 : bit;
    ATTRIBUTE placement_force OF Net_2532 : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_2541 : bit;
    SIGNAL Net_2553 : bit;
    SIGNAL Net_2559 : bit;
    SIGNAL Net_2564 : bit;
    SIGNAL Net_2601 : bit;
    ATTRIBUTE placement_force OF Net_2601 : SIGNAL IS "U(1,3,A)0";
    SIGNAL Net_2602 : bit;
    SIGNAL Net_2713 : bit;
    SIGNAL Net_2719 : bit;
    SIGNAL Net_289 : bit;
    SIGNAL Net_99 : bit;
    SIGNAL P1_Clock(0)__PA : bit;
    SIGNAL P1_D0(0)__PA : bit;
    SIGNAL P1_D1(0)__PA : bit;
    SIGNAL P1_D2(0)__PA : bit;
    SIGNAL P1_Latch(0)__PA : bit;
    SIGNAL P2_Clock(0)__PA : bit;
    SIGNAL P2_D0(0)__PA : bit;
    SIGNAL P2_D1(0)__PA : bit;
    SIGNAL P2_D2(0)__PA : bit;
    SIGNAL P2_Latch(0)__PA : bit;
    SIGNAL \P1_ClockFilter:genblk1[0]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \P1_ClockFilter:genblk1[0]:samples_0\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \P1_ClockFilter:genblk1[0]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \P1_ClockFilter:genblk1[0]:samples_1\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \P1_ClockFilter:genblk1[0]:samples_2\ : bit;
    ATTRIBUTE placement_force OF \P1_ClockFilter:genblk1[0]:samples_2\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \P1_LatchFilter:genblk1[0]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \P1_LatchFilter:genblk1[0]:samples_0\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \P1_LatchFilter:genblk1[0]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \P1_LatchFilter:genblk1[0]:samples_1\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \P1_LatchFilter:genblk1[0]:samples_2\ : bit;
    ATTRIBUTE placement_force OF \P1_LatchFilter:genblk1[0]:samples_2\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \P1_RegD0:bSR:control_1\ : bit;
    SIGNAL \P1_RegD0:bSR:control_2\ : bit;
    SIGNAL \P1_RegD0:bSR:control_3\ : bit;
    SIGNAL \P1_RegD0:bSR:control_4\ : bit;
    SIGNAL \P1_RegD0:bSR:control_5\ : bit;
    SIGNAL \P1_RegD0:bSR:control_6\ : bit;
    SIGNAL \P1_RegD0:bSR:control_7\ : bit;
    SIGNAL \P1_RegD0:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:status_3\ : bit;
    SIGNAL \P1_RegD0:bSR:status_4\ : bit;
    SIGNAL \P1_RegD0:bSR:status_5\ : bit;
    SIGNAL \P1_RegD0:bSR:status_6\ : bit;
    SIGNAL \P1_RegD1:bSR:control_1\ : bit;
    SIGNAL \P1_RegD1:bSR:control_2\ : bit;
    SIGNAL \P1_RegD1:bSR:control_3\ : bit;
    SIGNAL \P1_RegD1:bSR:control_4\ : bit;
    SIGNAL \P1_RegD1:bSR:control_5\ : bit;
    SIGNAL \P1_RegD1:bSR:control_6\ : bit;
    SIGNAL \P1_RegD1:bSR:control_7\ : bit;
    SIGNAL \P1_RegD1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:status_3\ : bit;
    SIGNAL \P1_RegD1:bSR:status_4\ : bit;
    SIGNAL \P1_RegD1:bSR:status_5\ : bit;
    SIGNAL \P1_RegD1:bSR:status_6\ : bit;
    SIGNAL \P1_RegD2:bSR:control_1\ : bit;
    SIGNAL \P1_RegD2:bSR:control_2\ : bit;
    SIGNAL \P1_RegD2:bSR:control_3\ : bit;
    SIGNAL \P1_RegD2:bSR:control_4\ : bit;
    SIGNAL \P1_RegD2:bSR:control_5\ : bit;
    SIGNAL \P1_RegD2:bSR:control_6\ : bit;
    SIGNAL \P1_RegD2:bSR:control_7\ : bit;
    SIGNAL \P1_RegD2:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:status_3\ : bit;
    SIGNAL \P1_RegD2:bSR:status_4\ : bit;
    SIGNAL \P1_RegD2:bSR:status_5\ : bit;
    SIGNAL \P1_RegD2:bSR:status_6\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_0\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_1\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_2\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_3\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_4\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_5\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_6\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:control_7\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \P1_WinTimer:TimerUDB:run_mode\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:status_2\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:status_3\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \P1_WinTimer:TimerUDB:status_tc\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \P1_WinTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \P1_WinTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \P1_WinTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \P1_WinTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \P2_ClockFilter:genblk1[0]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \P2_ClockFilter:genblk1[0]:samples_0\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \P2_ClockFilter:genblk1[0]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \P2_ClockFilter:genblk1[0]:samples_1\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \P2_ClockFilter:genblk1[0]:samples_2\ : bit;
    ATTRIBUTE placement_force OF \P2_ClockFilter:genblk1[0]:samples_2\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \P2_LatchFilter:genblk1[0]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \P2_LatchFilter:genblk1[0]:samples_0\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \P2_LatchFilter:genblk1[0]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \P2_LatchFilter:genblk1[0]:samples_1\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \P2_LatchFilter:genblk1[0]:samples_2\ : bit;
    ATTRIBUTE placement_force OF \P2_LatchFilter:genblk1[0]:samples_2\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \P2_RegD0:bSR:control_1\ : bit;
    SIGNAL \P2_RegD0:bSR:control_2\ : bit;
    SIGNAL \P2_RegD0:bSR:control_3\ : bit;
    SIGNAL \P2_RegD0:bSR:control_4\ : bit;
    SIGNAL \P2_RegD0:bSR:control_5\ : bit;
    SIGNAL \P2_RegD0:bSR:control_6\ : bit;
    SIGNAL \P2_RegD0:bSR:control_7\ : bit;
    SIGNAL \P2_RegD0:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:status_3\ : bit;
    SIGNAL \P2_RegD0:bSR:status_4\ : bit;
    SIGNAL \P2_RegD0:bSR:status_5\ : bit;
    SIGNAL \P2_RegD0:bSR:status_6\ : bit;
    SIGNAL \P2_RegD1:bSR:control_1\ : bit;
    SIGNAL \P2_RegD1:bSR:control_2\ : bit;
    SIGNAL \P2_RegD1:bSR:control_3\ : bit;
    SIGNAL \P2_RegD1:bSR:control_4\ : bit;
    SIGNAL \P2_RegD1:bSR:control_5\ : bit;
    SIGNAL \P2_RegD1:bSR:control_6\ : bit;
    SIGNAL \P2_RegD1:bSR:control_7\ : bit;
    SIGNAL \P2_RegD1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:status_3\ : bit;
    SIGNAL \P2_RegD1:bSR:status_4\ : bit;
    SIGNAL \P2_RegD1:bSR:status_5\ : bit;
    SIGNAL \P2_RegD1:bSR:status_6\ : bit;
    SIGNAL \P2_RegD2:bSR:control_1\ : bit;
    SIGNAL \P2_RegD2:bSR:control_2\ : bit;
    SIGNAL \P2_RegD2:bSR:control_3\ : bit;
    SIGNAL \P2_RegD2:bSR:control_4\ : bit;
    SIGNAL \P2_RegD2:bSR:control_5\ : bit;
    SIGNAL \P2_RegD2:bSR:control_6\ : bit;
    SIGNAL \P2_RegD2:bSR:control_7\ : bit;
    SIGNAL \P2_RegD2:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \P2_RegD2:bSR:status_3\ : bit;
    SIGNAL \P2_RegD2:bSR:status_4\ : bit;
    SIGNAL \P2_RegD2:bSR:status_5\ : bit;
    SIGNAL \P2_RegD2:bSR:status_6\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_0\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_1\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_2\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_3\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_4\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_5\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_6\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:control_7\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \P2_WinTimer:TimerUDB:run_mode\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:status_2\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:status_3\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \P2_WinTimer:TimerUDB:status_tc\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \P2_WinTimer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \P2_WinTimer:TimerUDB:timer_enable\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \P2_WinTimer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \P2_WinTimer:TimerUDB:trig_disable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__P1_D1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__P1_D1_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \P1_RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \P1_WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \P1_RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \P1_RegD2:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \P2_RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \P2_WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \P2_RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \P2_RegD2:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF P1_D1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF P1_D1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF P1_D0(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF P1_D0(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF P2_Latch(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF P2_Latch(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF P1_D2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF P1_D2(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF P2_Clock(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF P2_Clock(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF P1_Clock(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF P1_Clock(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF P2_D0(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF P2_D0(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF P1_Latch(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF P1_Latch(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF P2_D2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF P2_D2(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF P2_D1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF P2_D1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Net_2517 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_2517 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:status_tc\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:status_tc\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_2525 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_2525 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_2601 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_2601 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_2167 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_2167 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:status_tc\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:status_tc\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_2316 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_2316 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_2307 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_2307 : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF P2_IRQ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF P1_IRQ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \P1_RegD0:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \P1_RegD0:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \P1_RegD0:bSR:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \P1_RegD0:bSR:StsReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \P1_RegD0:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \P1_RegD0:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \P1_RegD0:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \P1_RegD0:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF P1_TimerIRQ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF P2_TimerIRQ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \P1_RegD1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \P1_RegD1:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \P1_RegD1:bSR:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \P1_RegD1:bSR:StsReg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \P1_RegD1:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \P1_RegD1:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \P1_RegD1:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \P1_RegD1:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \P1_RegD2:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \P1_RegD2:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \P1_RegD2:bSR:StsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \P1_RegD2:bSR:StsReg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \P1_RegD2:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \P1_RegD2:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \P1_RegD2:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \P1_RegD2:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \P2_RegD0:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \P2_RegD0:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \P2_RegD0:bSR:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \P2_RegD0:bSR:StsReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \P2_RegD0:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \P2_RegD0:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \P2_RegD0:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \P2_RegD0:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \P2_RegD1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \P2_RegD1:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \P2_RegD1:bSR:StsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \P2_RegD1:bSR:StsReg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \P2_RegD1:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \P2_RegD1:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \P2_RegD1:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \P2_RegD1:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \P2_RegD2:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \P2_RegD2:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \P2_RegD2:bSR:StsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \P2_RegD2:bSR:StsReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \P2_RegD2:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \P2_RegD2:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \P2_RegD2:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \P2_RegD2:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:run_mode\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:run_mode\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:timer_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \P1_WinTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \P1_WinTimer:TimerUDB:trig_disable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \P1_LatchFilter:genblk1[0]:samples_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \P1_LatchFilter:genblk1[0]:samples_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \P1_LatchFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \P1_LatchFilter:genblk1[0]:samples_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \P1_LatchFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \P1_LatchFilter:genblk1[0]:samples_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_2458 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_2458 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \P1_ClockFilter:genblk1[0]:samples_2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \P1_ClockFilter:genblk1[0]:samples_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \P1_ClockFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \P1_ClockFilter:genblk1[0]:samples_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \P1_ClockFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \P1_ClockFilter:genblk1[0]:samples_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2504 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_2504 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \P2_ClockFilter:genblk1[0]:samples_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \P2_ClockFilter:genblk1[0]:samples_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \P2_ClockFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \P2_ClockFilter:genblk1[0]:samples_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \P2_ClockFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \P2_ClockFilter:genblk1[0]:samples_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_2530 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_2530 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:run_mode\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:run_mode\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:timer_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \P2_WinTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \P2_WinTimer:TimerUDB:trig_disable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \P2_LatchFilter:genblk1[0]:samples_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \P2_LatchFilter:genblk1[0]:samples_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \P2_LatchFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \P2_LatchFilter:genblk1[0]:samples_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \P2_LatchFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \P2_LatchFilter:genblk1[0]:samples_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_2532 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_2532 : LABEL IS "U(0,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_2503,
            dclk_0 => Net_2503_local,
            dclk_glb_1 => Net_2477,
            dclk_1 => Net_2477_local);

    P1_D1:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "c16e28ed-8ab8-4d86-b9d8-5a923c863a3b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D1(0)__PA,
            oe => open,
            pin_input => Net_2525,
            pad_out => P1_D1(0)_PAD,
            pad_in => P1_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_D0:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D0(0)__PA,
            oe => open,
            pin_input => Net_2517,
            pad_out => P1_D0(0)_PAD,
            pad_in => P1_D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_Latch:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6b70201b-2912-4358-8469-5d3f3c69198a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_Latch(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_Latch",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_Latch(0)__PA,
            oe => open,
            fb => Net_2163,
            pad_in => P2_Latch(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_D2:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "9de4c9ab-0474-4a16-a2e5-a61cbae1d88e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_D2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D2(0)__PA,
            oe => open,
            pin_input => Net_2601,
            pad_out => P1_D2(0)_PAD,
            pad_in => P1_D2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_Clock:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "aef6bb17-7da9-46e2-a4aa-f45b81e63512",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_Clock(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_Clock",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_Clock(0)__PA,
            oe => open,
            fb => Net_2719,
            pad_in => P2_Clock(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_Clock:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_Clock(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_Clock",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_Clock(0)__PA,
            oe => open,
            fb => Net_2713,
            pad_in => P1_Clock(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D0:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "64656013-0a66-4df0-8943-b95b8eb9d117",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D0(0)__PA,
            oe => open,
            pin_input => Net_2167,
            pad_out => P2_D0(0)_PAD,
            pad_in => P2_D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_Latch:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4866e61e-55e2-40c8-a247-444096a1130b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_Latch(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_Latch",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_Latch(0)__PA,
            oe => open,
            fb => Net_2602,
            pad_in => P1_Latch(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D2:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "eaa7e9cc-411b-41d8-888e-306f37d7b617",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_D2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D2(0)__PA,
            oe => open,
            pin_input => Net_2307,
            pad_out => P2_D2(0)_PAD,
            pad_in => P2_D2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D1:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "d58c20e3-ba2e-4c1c-b077-9dfa3cecf7b7",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D1(0)__PA,
            oe => open,
            pin_input => Net_2316,
            pad_out => P2_D1(0)_PAD,
            pad_in => P2_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_2517:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2517,
            main_0 => Net_289);

    \P1_WinTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \P1_WinTimer:TimerUDB:status_tc\,
            main_0 => \P1_WinTimer:TimerUDB:run_mode\,
            main_1 => \P1_WinTimer:TimerUDB:per_zero\);

    Net_2525:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2525,
            main_0 => Net_2524);

    Net_2601:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2601,
            main_0 => Net_2527);

    Net_2167:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2167,
            main_0 => Net_2541);

    \P2_WinTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \P2_WinTimer:TimerUDB:status_tc\,
            main_0 => \P2_WinTimer:TimerUDB:run_mode\,
            main_1 => \P2_WinTimer:TimerUDB:per_zero\);

    Net_2316:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2316,
            main_0 => Net_2553);

    Net_2307:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2307,
            main_0 => Net_2559);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_99,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_99,
            clock => ClockBlock_BUS_CLK);

    P2_IRQ:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2532,
            clock => ClockBlock_BUS_CLK);

    P1_IRQ:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2458,
            clock => ClockBlock_BUS_CLK);

    \P1_RegD0:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            control_7 => \P1_RegD0:bSR:control_7\,
            control_6 => \P1_RegD0:bSR:control_6\,
            control_5 => \P1_RegD0:bSR:control_5\,
            control_4 => \P1_RegD0:bSR:control_4\,
            control_3 => \P1_RegD0:bSR:control_3\,
            control_2 => \P1_RegD0:bSR:control_2\,
            control_1 => \P1_RegD0:bSR:control_1\,
            control_0 => \P1_RegD0:bSR:ctrl_clk_enable\,
            clk_en => Net_2504,
            busclk => ClockBlock_BUS_CLK);

    \P1_RegD0:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            status_6 => \P1_RegD0:bSR:status_6\,
            status_5 => \P1_RegD0:bSR:status_5\,
            status_4 => \P1_RegD0:bSR:status_4\,
            status_3 => \P1_RegD0:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_2504);

    \P1_RegD0:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P1_RegD0:bSR:ctrl_clk_enable\,
            so_comb => Net_289,
            clk_en => Net_2504,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \P1_RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \P1_RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P1_RegD0:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P1_RegD0:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \P1_RegD0:bSR:status_4\,
            f0_blk_stat_comb => \P1_RegD0:bSR:status_3\,
            f1_bus_stat_comb => \P1_RegD0:bSR:status_6\,
            f1_blk_stat_comb => \P1_RegD0:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_2504,
            ce0i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \P1_RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \P1_RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \P1_RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    P1_TimerIRQ:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2370,
            clock => ClockBlock_BUS_CLK);

    P2_TimerIRQ:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2564,
            clock => ClockBlock_BUS_CLK);

    \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2503,
            control_7 => \P1_WinTimer:TimerUDB:control_7\,
            control_6 => \P1_WinTimer:TimerUDB:control_6\,
            control_5 => \P1_WinTimer:TimerUDB:control_5\,
            control_4 => \P1_WinTimer:TimerUDB:control_4\,
            control_3 => \P1_WinTimer:TimerUDB:control_3\,
            control_2 => \P1_WinTimer:TimerUDB:control_2\,
            control_1 => \P1_WinTimer:TimerUDB:control_1\,
            control_0 => \P1_WinTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \P1_WinTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2458,
            clock => Net_2503,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \P1_WinTimer:TimerUDB:status_3\,
            status_2 => \P1_WinTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \P1_WinTimer:TimerUDB:status_tc\,
            interrupt => Net_2370);

    \P1_WinTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2503,
            cs_addr_2 => Net_2458,
            cs_addr_1 => \P1_WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \P1_WinTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \P1_WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \P1_WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \P1_WinTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2503,
            cs_addr_2 => Net_2458,
            cs_addr_1 => \P1_WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \P1_WinTimer:TimerUDB:per_zero\,
            z0_comb => \P1_WinTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \P1_WinTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \P1_WinTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \P1_WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \P1_WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \P1_WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \P1_RegD1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            control_7 => \P1_RegD1:bSR:control_7\,
            control_6 => \P1_RegD1:bSR:control_6\,
            control_5 => \P1_RegD1:bSR:control_5\,
            control_4 => \P1_RegD1:bSR:control_4\,
            control_3 => \P1_RegD1:bSR:control_3\,
            control_2 => \P1_RegD1:bSR:control_2\,
            control_1 => \P1_RegD1:bSR:control_1\,
            control_0 => \P1_RegD1:bSR:ctrl_clk_enable\,
            clk_en => Net_2504,
            busclk => ClockBlock_BUS_CLK);

    \P1_RegD1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            status_6 => \P1_RegD1:bSR:status_6\,
            status_5 => \P1_RegD1:bSR:status_5\,
            status_4 => \P1_RegD1:bSR:status_4\,
            status_3 => \P1_RegD1:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_2504);

    \P1_RegD1:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P1_RegD1:bSR:ctrl_clk_enable\,
            so_comb => Net_2524,
            clk_en => Net_2504,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \P1_RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \P1_RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P1_RegD1:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P1_RegD1:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \P1_RegD1:bSR:status_4\,
            f0_blk_stat_comb => \P1_RegD1:bSR:status_3\,
            f1_bus_stat_comb => \P1_RegD1:bSR:status_6\,
            f1_blk_stat_comb => \P1_RegD1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_2504,
            ce0i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \P1_RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \P1_RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \P1_RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P1_RegD2:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            control_7 => \P1_RegD2:bSR:control_7\,
            control_6 => \P1_RegD2:bSR:control_6\,
            control_5 => \P1_RegD2:bSR:control_5\,
            control_4 => \P1_RegD2:bSR:control_4\,
            control_3 => \P1_RegD2:bSR:control_3\,
            control_2 => \P1_RegD2:bSR:control_2\,
            control_1 => \P1_RegD2:bSR:control_1\,
            control_0 => \P1_RegD2:bSR:ctrl_clk_enable\,
            clk_en => Net_2504,
            busclk => ClockBlock_BUS_CLK);

    \P1_RegD2:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            status_6 => \P1_RegD2:bSR:status_6\,
            status_5 => \P1_RegD2:bSR:status_5\,
            status_4 => \P1_RegD2:bSR:status_4\,
            status_3 => \P1_RegD2:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_2504);

    \P1_RegD2:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P1_RegD2:bSR:ctrl_clk_enable\,
            so_comb => Net_2527,
            clk_en => Net_2504,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \P1_RegD2:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \P1_RegD2:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P1_RegD2:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P1_RegD2:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \P1_RegD2:bSR:status_4\,
            f0_blk_stat_comb => \P1_RegD2:bSR:status_3\,
            f1_bus_stat_comb => \P1_RegD2:bSR:status_6\,
            f1_blk_stat_comb => \P1_RegD2:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_2504,
            ce0i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \P1_RegD2:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \P1_RegD2:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \P1_RegD2:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P2_RegD0:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            control_7 => \P2_RegD0:bSR:control_7\,
            control_6 => \P2_RegD0:bSR:control_6\,
            control_5 => \P2_RegD0:bSR:control_5\,
            control_4 => \P2_RegD0:bSR:control_4\,
            control_3 => \P2_RegD0:bSR:control_3\,
            control_2 => \P2_RegD0:bSR:control_2\,
            control_1 => \P2_RegD0:bSR:control_1\,
            control_0 => \P2_RegD0:bSR:ctrl_clk_enable\,
            clk_en => Net_2530,
            busclk => ClockBlock_BUS_CLK);

    \P2_RegD0:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            status_6 => \P2_RegD0:bSR:status_6\,
            status_5 => \P2_RegD0:bSR:status_5\,
            status_4 => \P2_RegD0:bSR:status_4\,
            status_3 => \P2_RegD0:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_2530);

    \P2_RegD0:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P2_RegD0:bSR:ctrl_clk_enable\,
            so_comb => Net_2541,
            clk_en => Net_2530,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \P2_RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \P2_RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P2_RegD0:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P2_RegD0:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \P2_RegD0:bSR:status_4\,
            f0_blk_stat_comb => \P2_RegD0:bSR:status_3\,
            f1_bus_stat_comb => \P2_RegD0:bSR:status_6\,
            f1_blk_stat_comb => \P2_RegD0:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_2530,
            ce0i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \P2_RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \P2_RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \P2_RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2503,
            control_7 => \P2_WinTimer:TimerUDB:control_7\,
            control_6 => \P2_WinTimer:TimerUDB:control_6\,
            control_5 => \P2_WinTimer:TimerUDB:control_5\,
            control_4 => \P2_WinTimer:TimerUDB:control_4\,
            control_3 => \P2_WinTimer:TimerUDB:control_3\,
            control_2 => \P2_WinTimer:TimerUDB:control_2\,
            control_1 => \P2_WinTimer:TimerUDB:control_1\,
            control_0 => \P2_WinTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \P2_WinTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2532,
            clock => Net_2503,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \P2_WinTimer:TimerUDB:status_3\,
            status_2 => \P2_WinTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \P2_WinTimer:TimerUDB:status_tc\,
            interrupt => Net_2564);

    \P2_WinTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2503,
            cs_addr_2 => Net_2532,
            cs_addr_1 => \P2_WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \P2_WinTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \P2_WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \P2_WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \P2_WinTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2503,
            cs_addr_2 => Net_2532,
            cs_addr_1 => \P2_WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \P2_WinTimer:TimerUDB:per_zero\,
            z0_comb => \P2_WinTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \P2_WinTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \P2_WinTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \P2_WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \P2_WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \P2_WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \P2_RegD1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            control_7 => \P2_RegD1:bSR:control_7\,
            control_6 => \P2_RegD1:bSR:control_6\,
            control_5 => \P2_RegD1:bSR:control_5\,
            control_4 => \P2_RegD1:bSR:control_4\,
            control_3 => \P2_RegD1:bSR:control_3\,
            control_2 => \P2_RegD1:bSR:control_2\,
            control_1 => \P2_RegD1:bSR:control_1\,
            control_0 => \P2_RegD1:bSR:ctrl_clk_enable\,
            clk_en => Net_2530,
            busclk => ClockBlock_BUS_CLK);

    \P2_RegD1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            status_6 => \P2_RegD1:bSR:status_6\,
            status_5 => \P2_RegD1:bSR:status_5\,
            status_4 => \P2_RegD1:bSR:status_4\,
            status_3 => \P2_RegD1:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_2530);

    \P2_RegD1:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P2_RegD1:bSR:ctrl_clk_enable\,
            so_comb => Net_2553,
            clk_en => Net_2530,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \P2_RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \P2_RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P2_RegD1:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P2_RegD1:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \P2_RegD1:bSR:status_4\,
            f0_blk_stat_comb => \P2_RegD1:bSR:status_3\,
            f1_bus_stat_comb => \P2_RegD1:bSR:status_6\,
            f1_blk_stat_comb => \P2_RegD1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_2530,
            ce0i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \P2_RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \P2_RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \P2_RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P2_RegD2:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            control_7 => \P2_RegD2:bSR:control_7\,
            control_6 => \P2_RegD2:bSR:control_6\,
            control_5 => \P2_RegD2:bSR:control_5\,
            control_4 => \P2_RegD2:bSR:control_4\,
            control_3 => \P2_RegD2:bSR:control_3\,
            control_2 => \P2_RegD2:bSR:control_2\,
            control_1 => \P2_RegD2:bSR:control_1\,
            control_0 => \P2_RegD2:bSR:ctrl_clk_enable\,
            clk_en => Net_2530,
            busclk => ClockBlock_BUS_CLK);

    \P2_RegD2:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            status_6 => \P2_RegD2:bSR:status_6\,
            status_5 => \P2_RegD2:bSR:status_5\,
            status_4 => \P2_RegD2:bSR:status_4\,
            status_3 => \P2_RegD2:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_2530);

    \P2_RegD2:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P2_RegD2:bSR:ctrl_clk_enable\,
            so_comb => Net_2559,
            clk_en => Net_2530,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \P2_RegD2:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \P2_RegD2:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P2_RegD2:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_2477,
            cs_addr_2 => \P2_RegD2:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \P2_RegD2:bSR:status_4\,
            f0_blk_stat_comb => \P2_RegD2:bSR:status_3\,
            f1_bus_stat_comb => \P2_RegD2:bSR:status_6\,
            f1_blk_stat_comb => \P2_RegD2:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_2530,
            ce0i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \P2_RegD2:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \P2_RegD2:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \P2_RegD2:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \P1_WinTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_WinTimer:TimerUDB:run_mode\,
            clock_0 => Net_2503,
            main_0 => \P1_WinTimer:TimerUDB:control_7\);

    \P1_WinTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_WinTimer:TimerUDB:timer_enable\,
            clock_0 => Net_2503,
            main_0 => Net_2458,
            main_1 => \P1_WinTimer:TimerUDB:control_7\,
            main_2 => \P1_WinTimer:TimerUDB:timer_enable\,
            main_3 => \P1_WinTimer:TimerUDB:run_mode\,
            main_4 => \P1_WinTimer:TimerUDB:per_zero\,
            main_5 => \P1_WinTimer:TimerUDB:trig_disable\);

    \P1_WinTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_WinTimer:TimerUDB:trig_disable\,
            clock_0 => Net_2503,
            main_0 => Net_2458,
            main_1 => \P1_WinTimer:TimerUDB:timer_enable\,
            main_2 => \P1_WinTimer:TimerUDB:run_mode\,
            main_3 => \P1_WinTimer:TimerUDB:per_zero\,
            main_4 => \P1_WinTimer:TimerUDB:trig_disable\);

    \P1_LatchFilter:genblk1[0]:samples_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_LatchFilter:genblk1[0]:samples_2\,
            clock_0 => Net_2477,
            main_0 => \P1_LatchFilter:genblk1[0]:samples_1\);

    \P1_LatchFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_LatchFilter:genblk1[0]:samples_1\,
            clock_0 => Net_2477,
            main_0 => \P1_LatchFilter:genblk1[0]:samples_0\);

    \P1_LatchFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_LatchFilter:genblk1[0]:samples_0\,
            clock_0 => Net_2477,
            main_0 => Net_2602);

    Net_2458:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2458,
            clock_0 => Net_2477,
            main_0 => Net_2602,
            main_1 => Net_2458,
            main_2 => \P1_LatchFilter:genblk1[0]:samples_2\,
            main_3 => \P1_LatchFilter:genblk1[0]:samples_1\,
            main_4 => \P1_LatchFilter:genblk1[0]:samples_0\);

    \P1_ClockFilter:genblk1[0]:samples_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_ClockFilter:genblk1[0]:samples_2\,
            clock_0 => Net_2477,
            main_0 => \P1_ClockFilter:genblk1[0]:samples_1\);

    \P1_ClockFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_ClockFilter:genblk1[0]:samples_1\,
            clock_0 => Net_2477,
            main_0 => \P1_ClockFilter:genblk1[0]:samples_0\);

    \P1_ClockFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P1_ClockFilter:genblk1[0]:samples_0\,
            clock_0 => Net_2477,
            main_0 => Net_2713);

    Net_2504:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2504,
            clock_0 => Net_2477,
            main_0 => Net_2713,
            main_1 => Net_2504,
            main_2 => \P1_ClockFilter:genblk1[0]:samples_2\,
            main_3 => \P1_ClockFilter:genblk1[0]:samples_1\,
            main_4 => \P1_ClockFilter:genblk1[0]:samples_0\);

    \P2_ClockFilter:genblk1[0]:samples_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_ClockFilter:genblk1[0]:samples_2\,
            clock_0 => Net_2477,
            main_0 => \P2_ClockFilter:genblk1[0]:samples_1\);

    \P2_ClockFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_ClockFilter:genblk1[0]:samples_1\,
            clock_0 => Net_2477,
            main_0 => \P2_ClockFilter:genblk1[0]:samples_0\);

    \P2_ClockFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_ClockFilter:genblk1[0]:samples_0\,
            clock_0 => Net_2477,
            main_0 => Net_2719);

    Net_2530:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2530,
            clock_0 => Net_2477,
            main_0 => Net_2719,
            main_1 => \P2_ClockFilter:genblk1[0]:samples_2\,
            main_2 => \P2_ClockFilter:genblk1[0]:samples_1\,
            main_3 => \P2_ClockFilter:genblk1[0]:samples_0\,
            main_4 => Net_2530);

    \P2_WinTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_WinTimer:TimerUDB:run_mode\,
            clock_0 => Net_2503,
            main_0 => \P2_WinTimer:TimerUDB:control_7\);

    \P2_WinTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_WinTimer:TimerUDB:timer_enable\,
            clock_0 => Net_2503,
            main_0 => Net_2532,
            main_1 => \P2_WinTimer:TimerUDB:control_7\,
            main_2 => \P2_WinTimer:TimerUDB:timer_enable\,
            main_3 => \P2_WinTimer:TimerUDB:run_mode\,
            main_4 => \P2_WinTimer:TimerUDB:per_zero\,
            main_5 => \P2_WinTimer:TimerUDB:trig_disable\);

    \P2_WinTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_WinTimer:TimerUDB:trig_disable\,
            clock_0 => Net_2503,
            main_0 => Net_2532,
            main_1 => \P2_WinTimer:TimerUDB:timer_enable\,
            main_2 => \P2_WinTimer:TimerUDB:run_mode\,
            main_3 => \P2_WinTimer:TimerUDB:per_zero\,
            main_4 => \P2_WinTimer:TimerUDB:trig_disable\);

    \P2_LatchFilter:genblk1[0]:samples_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_LatchFilter:genblk1[0]:samples_2\,
            clock_0 => Net_2477,
            main_0 => \P2_LatchFilter:genblk1[0]:samples_1\);

    \P2_LatchFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_LatchFilter:genblk1[0]:samples_1\,
            clock_0 => Net_2477,
            main_0 => \P2_LatchFilter:genblk1[0]:samples_0\);

    \P2_LatchFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \P2_LatchFilter:genblk1[0]:samples_0\,
            clock_0 => Net_2477,
            main_0 => Net_2163);

    Net_2532:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2532,
            clock_0 => Net_2477,
            main_0 => Net_2163,
            main_1 => Net_2532,
            main_2 => \P2_LatchFilter:genblk1[0]:samples_2\,
            main_3 => \P2_LatchFilter:genblk1[0]:samples_1\,
            main_4 => \P2_LatchFilter:genblk1[0]:samples_0\);

END __DEFAULT__;
