Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 18 01:34:46 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_methodology -file TrackerTopLevel_methodology_drc_routed.rpt -pb TrackerTopLevel_methodology_drc_routed.pb -rpx TrackerTopLevel_methodology_drc_routed.rpx
| Design       : TrackerTopLevel
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 183
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 44         |
| DPIR-1    | Warning          | Asynchronous driver check      | 19         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 1          |
| TIMING-16 | Warning          | Large setup violation          | 99         |
| TIMING-20 | Warning          | Non-clocked latch              | 19         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/firstHalfPixel_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/hIdx_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_half_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/pixel_valid_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/prevHref_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/cam/camCapture/vIdx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/frame/inAddress1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin camera_top/idealStart_reg/C is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress input pin camera_top/frame/outAddress/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP camera_top/frame/outAddress0 input pin camera_top/frame/outAddress0/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell vga_to_hdmi/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_to_hdmi/inst/encg/dout_reg[9]/CLR,
vga_to_hdmi/inst/encr/cnt_reg[1]/CLR, vga_to_hdmi/inst/encr/cnt_reg[2]/CLR,
vga_to_hdmi/inst/encr/cnt_reg[3]/CLR, vga_to_hdmi/inst/encr/cnt_reg[4]/CLR,
vga_to_hdmi/inst/encr/dout_reg[0]/CLR,
vga_to_hdmi/inst/encr/dout_reg[1]/CLR,
vga_to_hdmi/inst/encr/dout_reg[2]/CLR,
vga_to_hdmi/inst/encr/dout_reg[3]/CLR,
vga_to_hdmi/inst/encr/dout_reg[4]/CLR,
vga_to_hdmi/inst/encr/dout_reg[5]/CLR,
vga_to_hdmi/inst/encr/dout_reg[6]/CLR,
vga_to_hdmi/inst/encr/dout_reg[7]/CLR,
vga_to_hdmi/inst/encr/dout_reg[8]/CLR,
vga_to_hdmi/inst/encr/dout_reg[9]/CLR (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between camera_top/display/vga_control/vcounter_reg[3]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[3]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between camera_top/display/vga_control/hcounter_reg[0]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg[0]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between camera_top/display/vga_control/hcounter_reg[0]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[0]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between camera_top/display/vga_control/vcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[1]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between camera_top/display/vga_control/vcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[1]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between camera_top/display/vga_control/vcounter_reg[4]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[4]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between camera_top/display/vga_control/hcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[1]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between camera_top/display/vga_control/hcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg[1]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between camera_top/display/vga_control/vcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[2]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between camera_top/display/vga_control/vcounter_reg[3]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[3]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.428 ns between camera_top/display/vga_control/vcounter_reg[6]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[8]_i_1_psdsp_2/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between camera_top/display/vga_control/vcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[2]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between camera_top/display/vga_control/vcounter_reg[6]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[6]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between camera_top/display/vga_control/vcounter_reg[4]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[4]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.751 ns between camera_top/display/vga_control/vcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[8]_i_1_psdsp_3/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between camera_top/display/vga_control/vcounter_reg[0]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[0]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between camera_top/display/vga_control/vcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[5]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.868 ns between camera_top/display/vga_control/vcounter_reg[0]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[0]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[5]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between camera_top/display/vga_control/vcounter_reg[7]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[8]_i_1_psdsp_1/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between camera_top/display/vga_control/vcounter_reg[7]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[7]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[3]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[2]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.199 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_34_psdsp_3/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.215 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg[2]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between camera_top/display/vga_control/vcounter_reg[8]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg[8]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between camera_top/display/vga_control/hcounter_reg[6]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[6] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.339 ns between camera_top/display/vga_control/vcounter_reg[8]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/Y_reg_reg[8]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.363 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[6]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.376 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[5] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between camera_top/display/vga_control/hcounter_reg[0]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[0] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.422 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[2] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.431 ns between camera_top/display/vga_control/hcounter_reg[3]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[3] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.431 ns between camera_top/display/vga_control/hcounter_reg[9]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[9] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between camera_top/display/vga_control/hcounter_reg[7]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[7] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between camera_top/display/vga_control/hcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[1] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.589 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg[3]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between camera_top/display/vga_control/hcounter_reg[8]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[8] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[4]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.746 ns between camera_top/display/vga_control/hcounter_reg[2]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_34_psdsp_2/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between camera_top/display/vga_control/vcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/writeEnable_reg/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.902 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[7]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.061 ns between camera_top/display/vga_control/hcounter_reg[4]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/B[4] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.119 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[8]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.316 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_34_psdsp_1/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.355 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg_reg[9]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg[9]_i_2_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.425 ns between camera_top/display/vga_control/vcounter_reg[1]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/CEP (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/X_reg[7]_i_1_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.751 ns between camera_top/display/vga_control/hcounter_reg[5]/C (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_34_psdsp/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.060 ns between camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inputPixel_reg[0]/D (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[0] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[10] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[11] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[12] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[13] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[14] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[15] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[16] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[17] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[18] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[19] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[1] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[20] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[21] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[22] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[23] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[24] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[25] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[26] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[27] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[28] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[29] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[2] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[30] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[31] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[32] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[33] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[34] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[35] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[36] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[37] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[38] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[39] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[3] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[40] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[41] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[42] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[43] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[44] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[45] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[46] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[47] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[4] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[5] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[6] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[7] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[8] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between camera_top/acc3/inAddress1/CLK (clocked by clk_out2_clk_wiz_1) and camera_top/acc3/inAddress_reg/PCIN[9] (clocked by clk_out4_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[0] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[1] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[2] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[3] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[4] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[5] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[6] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[7] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[8] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch camera_top/acc3/idealX_reg[9] cannot be properly analyzed as its control pin camera_top/acc3/idealX_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[0] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[1] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[2] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[3] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[4] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[5] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[6] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[7] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch camera_top/acc3/idealY_reg[8] cannot be properly analyzed as its control pin camera_top/acc3/idealY_reg[8]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 19 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


