cocci_test_suite() {
	dma_cookie_t cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 88 */;
	enum dma_status cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 87 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 86 */;
	struct dma_device *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 85 */;
	dma_addr_t cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 83 */;
	struct dmm *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 83 */;
	int cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 83 */;
	const struct of_device_id *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 797 */;
	struct resource *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 784 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 779 */;
	const u32 cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 76 */[][4];
	struct tiler_block *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 737 */;
	bool cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 730 */;
	void cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 730 */;
	enum tiler_fmt cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 696 */;
	u16 *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 696 */;
	const struct {
		u32 x_shft;
		u32 y_shft;
		u32 cpp;
		u32 slot_w;
		u32 slot_h;
	} cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 61 */[TILFMT_NFORMATS];
	u16 cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 537 */;
	struct pat_area cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 495 */;
	struct tcm_area cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 472 */;
	struct tcm_area *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 468 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 46 */[];
	struct tcm *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 42 */[TILFMT_NFORMATS];
	struct pat_ctrl cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 375 */;
	struct pat *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 358 */;
	u32 *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 357 */;
	struct page **cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 354 */;
	struct pat_area *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 353 */;
	struct refill_engine cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 331 */;
	struct tcm *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 314 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 283 */;
	long cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 225 */;
	struct refill_engine *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 221 */;
	dma_addr_t *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 218 */;
	struct dmm_txn *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 218 */;
	void *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 218 */;
	size_t cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 218 */;
	dma_cap_mask_t cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 189 */;
	unsigned long cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 162 */;
	u32 cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 158 */;
	struct platform_driver cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1224 */;
	const struct dmm_platform_data cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1203 */;
	struct device *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1175 */;
	char cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1085 */[128];
	struct seq_file *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1075 */;
	char *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1047 */;
	struct tcm_pt *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1020 */;
	char cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1011 */;
	char **cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1010 */;
	const char *cocci_id/* drivers/gpu/drm/omapdrm/omap_dmm_tiler.c 1006 */;
}
