{"vcs1":{"timestamp_begin":1747646248.746247209, "rt":9.50, "ut":9.74, "st":0.61}}
{"vcselab":{"timestamp_begin":1747646258.324498783, "rt":0.39, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1747646258.774567888, "rt":0.49, "ut":0.21, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747646248.105474281}
{"VCS_COMP_START_TIME": 1747646248.105474281}
{"VCS_COMP_END_TIME": 1747646259.402484449}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488380}}
{"vcselab": {"peak_mem": 183884}}
