library verilog;
use verilog.vl_types.all;
entity MUX_ALUSrcA is
    port(
        ALUSrcA         : in     vl_logic_vector(1 downto 0);
        GPR_A           : in     vl_logic_vector(31 downto 0);
        Pc              : in     vl_logic_vector(31 downto 2);
        Ir              : in     vl_logic_vector(31 downto 0);
        A               : out    vl_logic_vector(31 downto 0)
    );
end MUX_ALUSrcA;
