// Seed: 1127068997
module module_0 (
    output supply1 id_0
);
  if (id_2) begin : LABEL_0
    assign id_0 = id_2;
  end else assign id_0 = id_2;
  wire id_3;
  assign id_0 = -1'b0;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9
);
  assign id_5 = id_3;
  module_0 modCall_1 (id_0);
  wire id_11;
  always if (-1) id_5 = 1;
endmodule
