// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*
 * Copyright (c) 2022 Rockchip Electronics Co., Ltd.
 */

/ {
	chosen {
		bootargs = "earlycon=uart8250,mmio32,0xff4c0000 console=ttyFIQ0 root=/dev/mmcblk1p7 rootwait snd_soc_core.prealloc_buffer_size_kbytes=128 coherent_pool=0";
	};



/*******************EXT_CLOCK_HIERARCHY_BEGIN**************************/

/*********COMMENT_THIS_NODES_IF_YOU_PLANNING_TO_USE_PLL_MASTERCLOCK************/

        osc_49m: osc-49m {
                compatible = "fixed-clock";
                #clock-cells = <0>;
                clock-frequency = <49152000>;
//		clock-frequency = <24576000>;
        };

        osc_45m: osc-45m {
                compatible = "fixed-clock";
                #clock-cells = <0>;
                clock-frequency = <45158400>;
//		clock-frequency = <22579200>;
        };
        i2s0_mclkin: i2s0_mclkin {
                compatible = "gpio-mux-clock";
                #clock-cells = <0>;
                clock-output-names = "i2s0_mclkin";
                clocks = <&osc_49m>, <&osc_45m>;
                select-gpios = <&gpio1 RK_PD1 GPIO_ACTIVE_HIGH>;
        };

/*******************EXT_CLOCK_HIERARCHY_END***************************/




/*********************I2S_EXT_CLOCK_BEGIN*****************************/

/*********COMMENT_THIS_NODE_IF_YOU_PLANNING_TO_USE_PLL_MASTERCLOCK***********/

i2s0_8ch: i2s@ffae0000 {
    	compatible = "rockchip,rv1106-i2s-tdm"; /**** modified driver used *****/
    	reg = <0xffae0000 0x1000>;
    	interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;

    	clocks = <&cru MCLK_I2S0_8CH_TX>, <&cru MCLK_I2S0_8CH_RX>, <&cru HCLK_I2S0>, <&i2s0_mclkin>, <&osc_45m>, <&osc_49m>;
    	clock-names = "mclk_tx", "mclk_rx", "hclk", "mclk_ext", "clk_44", "clk_48";

    	assigned-clocks = <&cru CLK_I2S0_8CH_TX>, <&cru CLK_I2S0_8CH_RX>;
    	assigned-clock-parents = <&i2s0_mclkin>, <&i2s0_mclkin>;
    	my,mclk_external;

    	dmas = <&dmac 22>, <&dmac 21>;
    	dma-names = "tx", "rx";

    	resets = <&cru SRST_M_I2S0_8CH_TX>, <&cru SRST_M_I2S0_8CH_RX>;
    	reset-names = "tx-m", "rx-m";

    	rockchip,clk-trcm = <1>;
    	rockchip,playback-only;
    	rockchip,i2s-tx-route = <2 3 0 1>;
    	#sound-dai-cells = <0>;
    	rockchip,cru = <&cru>;
    	rockchip,grf = <&grf>;
    	pinctrl-names = "default";
    	pinctrl-0 = <&i2s0_lrck
        	&i2s0_mclk
        	&i2s0_sclk
        	&i2s0_sdi0
        	&i2s0_sdo0
        	&i2s0_sdo1_sdi3
        	&i2s0_sdo2_sdi2
        	&i2s0_sdo3_sdi1>;
    	status = "disable";
};

/******************I2S_EXT_CLOCK_END************************/





/*********************I2S_PLL_CLOCK_BEGIN*****************************/

/*********COMMENT_THIS_NODE_IF_YOU_PLANNING_TO_USE_EXT_MASTERCLOCK***********/

//	i2s0_8ch: i2s@ffae0000 {
//		compatible = "rockchip,rv1106-i2s-tdm";
//		reg = <0xffae0000 0x1000>;
//		interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
//
//		clocks = <&cru MCLK_I2S0_8CH_TX>, <&cru MCLK_I2S0_8CH_RX>, <&cru HCLK_I2S0>,
//			 <&cru CLK_I2S0_8CH_TX_SRC>, <&cru CLK_I2S0_8CH_RX_SRC>,
//		 	 <&cru PLL_GPLL>, <&cru PLL_GPLL>;
//		
//		clock-names = "mclk_tx", "mclk_rx", "hclk",
//		    	      "mclk_tx_src", "mclk_rx_src",
//		      	      "mclk_root0", "mclk_root1";
//		
//		rockchip,mclk-calibrate;
//
//		assigned-clocks = <&cru I2S0_8CH_MCLKOUT>;
//		assigned-clock-parents = <&cru CLK_I2S0_8CH_TX_SRC>;
//
//		dmas = <&dmac 22>, <&dmac 21>;
//		dma-names = "tx", "rx";
//		resets = <&cru SRST_M_I2S0_8CH_TX>, <&cru SRST_M_I2S0_8CH_RX>;
//		reset-names = "tx-m", "rx-m";
//		rockchip,clk-trcm = <1>;
//		#sound-dai-cells = <0>;
//		rockchip,cru = <&cru>;
//		rockchip,grf = <&grf>;
//		rockchip,playback-only;
//		rockchip,i2s-tx-route = <2 3 0 1>;
//              pinctrl-names = "default";
//		pinctrl-0 = <&i2s0_lrck
//				&i2s0_mclk
//				&i2s0_sclk
//				&i2s0_sdi0
//				&i2s0_sdo0
//				&i2s0_sdo1_sdi3
//				&i2s0_sdo2_sdi2
//				&i2s0_sdo3_sdi1>;
//		status = "disabled";
//	};

/******************I2S_PLL_CLOCK_END************************/



/*************EXT_AUDIO_CODEC_ALSA_CARD_BEGIN***************/

mycodec: mycodec {
    	compatible = "rockchip,dummy-codec";
    	#sound-dai-cells = <0>;
    	status = "disable";

};

i2s80:sound {
	compatible = "simple-audio-card";
	simple-audio-card,name = "I2S_EXT_CLOCK_ALSA_CARD";

/*********COMMENT_IT_IF_YOU_USE_EXT_MCLK**************/
//	simple-audio-card,mclk-fs = <512>;
/*****************************************************/
	simple-audio-card,format = "i2s";

	simple-audio-card,bitclock-master = <&card_master>;
    	simple-audio-card,frame-master = <&card_master>;

    	card_master: simple-audio-card,cpu {
            sound-dai = <&i2s0_8ch>;
        };

        simple-audio-card,codec {
            sound-dai = <&mycodec>;

        };
};

/*************EXT_AUDIO_CODEC_ALSA_CARD_END***************/




/***************OTHER_DEVICES*********************/

	vcc_1v8: vcc-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_1v8";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	vcc_3v3: vcc-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	vdd_arm: vdd-arm {
		compatible = "regulator-fixed";
		regulator-name = "vdd_arm";
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <900000>;
		regulator-always-on;

		regulator-boot-on;
	};

	leds: leds {
		compatible = "gpio-leds";
		work_led: work{
			gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "activity";
			default-state = "on";
		};	
	};
};

&cpu0 {
	cpu-supply = <&vdd_arm>;
};

&csi2_dphy_hw {
	status = "disable";
};

&csi2_dphy0 {
	status = "disable";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			csi_dphy_input0: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&sc3336_out>;
				data-lanes = <1 2>;
			};

			csi_dphy_input1: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&sc4336_out>;
				data-lanes = <1 2>;
			};

			csi_dphy_input2: endpoint@2 {
				reg = <2>;
				remote-endpoint = <&sc530ai_out>;
				data-lanes = <1 2>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csi_dphy_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi_csi2_input>;
			};
		};
	};
};

&i2c4 {
	status = "disable";
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&i2c4m2_xfer>;

	sc3336: sc3336@30 {
		compatible = "smartsens,sc3336";
		status = "disable";
		reg = <0x30>;
		clocks = <&cru MCLK_REF_MIPI0>;
		clock-names = "xvclk";
		pwdn-gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&mipi_refclk_out0>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "CMK-OT2119-PC1";
		rockchip,camera-module-lens-name = "30IRC-F16";
		port {
			sc3336_out: endpoint {
				remote-endpoint = <&csi_dphy_input0>;
				data-lanes = <1 2>;
			};
		};
	};

	sc4336: sc4336@30 {
		compatible = "smartsens,sc4336";
		status = "disable";
		reg = <0x30>;
		clocks = <&cru MCLK_REF_MIPI0>;
		clock-names = "xvclk";
		pwdn-gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&mipi_refclk_out0>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "OT01";
		rockchip,camera-module-lens-name = "40IRC_F16";
		port {
			sc4336_out: endpoint {
				remote-endpoint = <&csi_dphy_input1>;
				data-lanes = <1 2>;
			};
		};
	};

	sc530ai: sc530ai@30 {
		compatible = "smartsens,sc530ai";
		status = "disable";
		reg = <0x30>;
		clocks = <&cru MCLK_REF_MIPI0>;
		clock-names = "xvclk";
		pwdn-gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&mipi_refclk_out0>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "CMK-OT2115-PC1";
		rockchip,camera-module-lens-name = "30IRC-F16";
		port {
			sc530ai_out: endpoint {
				remote-endpoint = <&csi_dphy_input2>;
				data-lanes = <1 2>;
			};
		};
	};
};

&mipi0_csi2 {
	status = "disable";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csi_dphy_output>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi_in>;
			};
		};
	};
};

&rkcif {
	status = "disable";
};

&rkcif_mipi_lvds {
	status = "disable";

	pinctrl-names = "default";
	pinctrl-0 = <&mipi_pins>;
	port {
		/* MIPI CSI-2 endpoint */
		cif_mipi_in: endpoint {
			remote-endpoint = <&mipi_csi2_output>;
		};
	};
};

&rkcif_mipi_lvds_sditf {
	status = "disable";

	port {
		/* MIPI CSI-2 endpoint */
		mipi_lvds_sditf: endpoint {
			remote-endpoint = <&isp_in>;
		};
	};
};

&rkisp {
	status = "disable";
};

&rkisp_vir0 {
	status = "disable";

	port@0 {
		isp_in: endpoint {
			remote-endpoint = <&mipi_lvds_sditf>;
		};
	};
};

&saradc {
	status = "disable";
	vref-supply = <&vcc_1v8>;
};


&tsadc {
	status = "disable";
};


