library verilog;
use verilog.vl_types.all;
entity test_bench1 is
    port(
        a               : out    vl_logic_vector(1 downto 0);
        clk             : out    vl_logic;
        reset           : out    vl_logic;
        \out\           : in     vl_logic
    );
end test_bench1;
