# system info dma_subsystem on 2025.10.16.14:54:28
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for dma_subsystem on 2025.10.16.14:54:28
files:
filepath,kind,attributes,module,is_top
sim/dma_subsystem.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dma_subsystem,true
altera_mm_interconnect_1920/sim/dma_subsystem_altera_mm_interconnect_1920_3nhysga.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dma_subsystem_altera_mm_interconnect_1920_3nhysga,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/dma_subsystem_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/dma_subsystem_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy,false
altera_avalon_sc_fifo_1932/sim/dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi,false
altera_merlin_router_1921/sim/dma_subsystem_altera_merlin_router_1921_4z4erfy.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_router_1921_4z4erfy,false
altera_merlin_router_1921/sim/dma_subsystem_altera_merlin_router_1921_b2yjicy.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_router_1921_b2yjicy,false
altera_merlin_demultiplexer_1921/sim/dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq,false
altera_merlin_multiplexer_1922/sim/dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy,false
altera_merlin_demultiplexer_1921/sim/dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy,false
altera_merlin_multiplexer_1922/sim/dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy,false
altera_merlin_width_adapter_1940/sim/dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji,false
altera_merlin_width_adapter_1940/sim/dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dma_subsystem.acp_bridge_in_clk,acp_bridge_in_clk
dma_subsystem.dma_clk_100,dma_clk_100
dma_subsystem.dma_clk_out_bridge_0,dma_clk_out_bridge_0
dma_subsystem.dma_rst_100,dma_rst_100
dma_subsystem.dma_ss_master,dma_ss_master
dma_subsystem.ext_hps_m_master,ext_hps_m_master
dma_subsystem.iopll_clk_avst_div2,iopll_clk_avst_div2
dma_subsystem.oclk_pll_port8,oclk_pll_clock_bridge_0
dma_subsystem.rx_dma_reset_bridge_0,rx_dma_reset_bridge_0
dma_subsystem.rx_dma_reset_bridge_1,rx_dma_reset_bridge_1
dma_subsystem.subsys_ftile_25gbe_1588_dmaclkout_reset,subsys_ftile_25gbe_1588_dmaclkout_reset
dma_subsystem.subsys_ftile_25gbe_1588_ninitdone_reset,subsys_ftile_25gbe_1588_ninitdone_reset
dma_subsystem.dma_subsys_port8,subsys_ftile_25gbe_1588
dma_subsystem.mm_interconnect_0,dma_subsystem_altera_mm_interconnect_1920_3nhysga
dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator,dma_subsystem_altera_merlin_master_translator_192_lykd4la
dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator,dma_subsystem_altera_merlin_master_translator_192_lykd4la
dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_write_master_translator,dma_subsystem_altera_merlin_master_translator_192_lykd4la
dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator,dma_subsystem_altera_merlin_master_translator_192_lykd4la
dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator,dma_subsystem_altera_merlin_master_translator_192_lykd4la
dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_read_master_translator,dma_subsystem_altera_merlin_master_translator_192_lykd4la
dma_subsystem.mm_interconnect_0.dma_ss_master_s0_translator,dma_subsystem_altera_merlin_slave_translator_191_x56fcki
dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti
dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti
dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_write_master_agent,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti
dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti
dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti
dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_read_master_agent,dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti
dma_subsystem.mm_interconnect_0.dma_ss_master_s0_agent,dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy
dma_subsystem.mm_interconnect_0.dma_ss_master_s0_agent_rsp_fifo,dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi
dma_subsystem.mm_interconnect_0.dma_ss_master_s0_agent_rdata_fifo,dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi
dma_subsystem.mm_interconnect_0.router,dma_subsystem_altera_merlin_router_1921_4z4erfy
dma_subsystem.mm_interconnect_0.router_001,dma_subsystem_altera_merlin_router_1921_4z4erfy
dma_subsystem.mm_interconnect_0.router_002,dma_subsystem_altera_merlin_router_1921_4z4erfy
dma_subsystem.mm_interconnect_0.router_003,dma_subsystem_altera_merlin_router_1921_4z4erfy
dma_subsystem.mm_interconnect_0.router_004,dma_subsystem_altera_merlin_router_1921_4z4erfy
dma_subsystem.mm_interconnect_0.router_005,dma_subsystem_altera_merlin_router_1921_4z4erfy
dma_subsystem.mm_interconnect_0.router_006,dma_subsystem_altera_merlin_router_1921_b2yjicy
dma_subsystem.mm_interconnect_0.cmd_demux,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq
dma_subsystem.mm_interconnect_0.cmd_demux_001,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq
dma_subsystem.mm_interconnect_0.cmd_demux_002,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq
dma_subsystem.mm_interconnect_0.cmd_demux_003,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq
dma_subsystem.mm_interconnect_0.cmd_demux_004,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq
dma_subsystem.mm_interconnect_0.cmd_demux_005,dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq
dma_subsystem.mm_interconnect_0.cmd_mux,dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy
dma_subsystem.mm_interconnect_0.rsp_demux,dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy
dma_subsystem.mm_interconnect_0.rsp_mux,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy
dma_subsystem.mm_interconnect_0.rsp_mux_001,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy
dma_subsystem.mm_interconnect_0.rsp_mux_002,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy
dma_subsystem.mm_interconnect_0.rsp_mux_003,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy
dma_subsystem.mm_interconnect_0.rsp_mux_004,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy
dma_subsystem.mm_interconnect_0.rsp_mux_005,dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy
dma_subsystem.mm_interconnect_0.dma_ss_master_s0_cmd_width_adapter,dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji
dma_subsystem.mm_interconnect_0.dma_ss_master_s0_rsp_width_adapter,dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia
dma_subsystem.rst_controller,altera_reset_controller
dma_subsystem.rst_controller_001,altera_reset_controller
dma_subsystem.rst_controller_002,altera_reset_controller
dma_subsystem.rst_controller_003,altera_reset_controller
dma_subsystem.rst_controller_004,altera_reset_controller
