-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spmm_hls_au_merge is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    streamA38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    streamA38_empty_n : IN STD_LOGIC;
    streamA38_read : OUT STD_LOGIC;
    streamB39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    streamB39_empty_n : IN STD_LOGIC;
    streamB39_read : OUT STD_LOGIC;
    rowA : IN STD_LOGIC_VECTOR (31 downto 0);
    rowB : IN STD_LOGIC_VECTOR (31 downto 0);
    AU0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    AU0_ce0 : OUT STD_LOGIC;
    AU0_we0 : OUT STD_LOGIC;
    AU0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    AU0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    AU0_ce1 : OUT STD_LOGIC;
    AU0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    AU1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    AU1_ce0 : OUT STD_LOGIC;
    AU1_we0 : OUT STD_LOGIC;
    AU1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    AU1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    AU1_ce1 : OUT STD_LOGIC;
    AU1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    K : IN STD_LOGIC_VECTOR (29 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of spmm_hls_au_merge is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln193_1_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_1_reg_267 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln196_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln196_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln197_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln197_reg_275 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_279 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_reg_283 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_done : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_idle : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_ready : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamA38_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamB39_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_done : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_idle : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_ready : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamA38_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamB39_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_done : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_idle : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_ready : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamA38_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamB39_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_done : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_idle : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_ready : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamA38_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamB39_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce1 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_done : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_idle : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_ready : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamA38_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamB39_read : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_we0 : STD_LOGIC;
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce1 : STD_LOGIC;
    signal ap_phi_mux_phi_ln208_phi_fu_79_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln208_reg_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_predicate_op31_call_state2 : BOOLEAN;
    signal ap_predicate_op33_call_state2 : BOOLEAN;
    signal ap_predicate_op35_call_state2 : BOOLEAN;
    signal ap_predicate_op37_call_state2 : BOOLEAN;
    signal ap_predicate_op39_call_state2 : BOOLEAN;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_phi_ln208_1_phi_fu_96_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln208_1_reg_93 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg : STD_LOGIC := '0';
    signal grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg : STD_LOGIC := '0';
    signal grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg : STD_LOGIC := '0';
    signal and_ln193_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln196_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamA38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamA38_empty_n : IN STD_LOGIC;
        streamA38_read : OUT STD_LOGIC;
        streamB39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamB39_empty_n : IN STD_LOGIC;
        streamB39_read : OUT STD_LOGIC;
        zext_ln199 : IN STD_LOGIC_VECTOR (29 downto 0);
        AU0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce0 : OUT STD_LOGIC;
        AU0_we0 : OUT STD_LOGIC;
        AU0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce1 : OUT STD_LOGIC;
        AU0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        AU1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce0 : OUT STD_LOGIC;
        AU1_we0 : OUT STD_LOGIC;
        AU1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce1 : OUT STD_LOGIC;
        AU1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamA38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamA38_empty_n : IN STD_LOGIC;
        streamA38_read : OUT STD_LOGIC;
        streamB39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamB39_empty_n : IN STD_LOGIC;
        streamB39_read : OUT STD_LOGIC;
        zext_ln199 : IN STD_LOGIC_VECTOR (29 downto 0);
        AU1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce0 : OUT STD_LOGIC;
        AU1_we0 : OUT STD_LOGIC;
        AU1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce1 : OUT STD_LOGIC;
        AU1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamA38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamA38_empty_n : IN STD_LOGIC;
        streamA38_read : OUT STD_LOGIC;
        streamB39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamB39_empty_n : IN STD_LOGIC;
        streamB39_read : OUT STD_LOGIC;
        zext_ln176 : IN STD_LOGIC_VECTOR (29 downto 0);
        AU0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce0 : OUT STD_LOGIC;
        AU0_we0 : OUT STD_LOGIC;
        AU0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce1 : OUT STD_LOGIC;
        AU0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        AU1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce0 : OUT STD_LOGIC;
        AU1_we0 : OUT STD_LOGIC;
        AU1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce1 : OUT STD_LOGIC;
        AU1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamA38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamA38_empty_n : IN STD_LOGIC;
        streamA38_read : OUT STD_LOGIC;
        streamB39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamB39_empty_n : IN STD_LOGIC;
        streamB39_read : OUT STD_LOGIC;
        zext_ln194 : IN STD_LOGIC_VECTOR (29 downto 0);
        AU0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce0 : OUT STD_LOGIC;
        AU0_we0 : OUT STD_LOGIC;
        AU0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce1 : OUT STD_LOGIC;
        AU0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        AU1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce0 : OUT STD_LOGIC;
        AU1_we0 : OUT STD_LOGIC;
        AU1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU1_ce1 : OUT STD_LOGIC;
        AU1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamA38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamA38_empty_n : IN STD_LOGIC;
        streamA38_read : OUT STD_LOGIC;
        streamB39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamB39_empty_n : IN STD_LOGIC;
        streamB39_read : OUT STD_LOGIC;
        zext_ln194 : IN STD_LOGIC_VECTOR (29 downto 0);
        AU0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce0 : OUT STD_LOGIC;
        AU0_we0 : OUT STD_LOGIC;
        AU0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AU0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        AU0_ce1 : OUT STD_LOGIC;
        AU0_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110 : component spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start,
        ap_done => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_done,
        ap_idle => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_idle,
        ap_ready => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_ready,
        streamA38_dout => streamA38_dout,
        streamA38_empty_n => streamA38_empty_n,
        streamA38_read => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamA38_read,
        streamB39_dout => streamB39_dout,
        streamB39_empty_n => streamB39_empty_n,
        streamB39_read => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamB39_read,
        zext_ln199 => K,
        AU0_address0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address0,
        AU0_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce0,
        AU0_we0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_we0,
        AU0_d0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_d0,
        AU0_address1 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address1,
        AU0_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce1,
        AU0_q1 => AU0_q1,
        AU1_address0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address0,
        AU1_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce0,
        AU1_we0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_we0,
        AU1_d0 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_d0,
        AU1_address1 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address1,
        AU1_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce1,
        AU1_q1 => AU1_q1);

    grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124 : component spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start,
        ap_done => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_done,
        ap_idle => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_idle,
        ap_ready => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_ready,
        streamA38_dout => streamA38_dout,
        streamA38_empty_n => streamA38_empty_n,
        streamA38_read => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamA38_read,
        streamB39_dout => streamB39_dout,
        streamB39_empty_n => streamB39_empty_n,
        streamB39_read => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamB39_read,
        zext_ln199 => K,
        AU1_address0 => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address0,
        AU1_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce0,
        AU1_we0 => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_we0,
        AU1_d0 => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_d0,
        AU1_address1 => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address1,
        AU1_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce1,
        AU1_q1 => AU1_q1);

    grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136 : component spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start,
        ap_done => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_done,
        ap_idle => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_idle,
        ap_ready => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_ready,
        streamA38_dout => streamA38_dout,
        streamA38_empty_n => streamA38_empty_n,
        streamA38_read => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamA38_read,
        streamB39_dout => streamB39_dout,
        streamB39_empty_n => streamB39_empty_n,
        streamB39_read => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamB39_read,
        zext_ln176 => K,
        AU0_address0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address0,
        AU0_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce0,
        AU0_we0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_we0,
        AU0_d0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_d0,
        AU0_address1 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address1,
        AU0_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce1,
        AU0_q1 => AU0_q1,
        AU1_address0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address0,
        AU1_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce0,
        AU1_we0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_we0,
        AU1_d0 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_d0,
        AU1_address1 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address1,
        AU1_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce1,
        AU1_q1 => AU1_q1);

    grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150 : component spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start,
        ap_done => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_done,
        ap_idle => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_idle,
        ap_ready => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_ready,
        streamA38_dout => streamA38_dout,
        streamA38_empty_n => streamA38_empty_n,
        streamA38_read => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamA38_read,
        streamB39_dout => streamB39_dout,
        streamB39_empty_n => streamB39_empty_n,
        streamB39_read => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamB39_read,
        zext_ln194 => K,
        AU0_address0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address0,
        AU0_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce0,
        AU0_we0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_we0,
        AU0_d0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_d0,
        AU0_address1 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address1,
        AU0_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce1,
        AU0_q1 => AU0_q1,
        AU1_address0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address0,
        AU1_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce0,
        AU1_we0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_we0,
        AU1_d0 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_d0,
        AU1_address1 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address1,
        AU1_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce1,
        AU1_q1 => AU1_q1);

    grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164 : component spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start,
        ap_done => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_done,
        ap_idle => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_idle,
        ap_ready => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_ready,
        streamA38_dout => streamA38_dout,
        streamA38_empty_n => streamA38_empty_n,
        streamA38_read => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamA38_read,
        streamB39_dout => streamB39_dout,
        streamB39_empty_n => streamB39_empty_n,
        streamB39_read => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamB39_read,
        zext_ln194 => K,
        AU0_address0 => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address0,
        AU0_ce0 => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce0,
        AU0_we0 => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_we0,
        AU0_d0 => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_d0,
        AU0_address1 => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address1,
        AU0_ce1 => grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce1,
        AU0_q1 => AU0_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_return_0_preg <= ap_phi_mux_phi_ln208_1_phi_fu_96_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_return_1_preg <= ap_phi_mux_phi_ln208_phi_fu_79_p12;
                end if; 
            end if;
        end if;
    end process;


    grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_fu_176_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = and_ln196_fu_206_p2) and (icmp_ln197_fu_212_p2 = ap_const_lv1_0) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_fu_176_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_ready = ap_const_logic_1)) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv1_1 = and_ln196_fu_206_p2) and (icmp_ln197_fu_212_p2 = ap_const_lv1_1) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_ready = ap_const_logic_1)) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_fu_176_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = and_ln196_fu_206_p2) and (icmp_ln197_fu_212_p2 = ap_const_lv1_0) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_fu_176_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_ready = ap_const_logic_1)) then 
                    grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_ln208_1_reg_93_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_reg_283 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_ln208_1_reg_93 <= rowB;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_lv1_0 = and_ln196_fu_206_p2) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln199_reg_279 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                phi_ln208_1_reg_93 <= p_read;
            elsif ((((icmp_ln194_reg_283 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln199_reg_279 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                phi_ln208_1_reg_93 <= rowA;
            end if; 
        end if;
    end process;

    phi_ln208_reg_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_lv1_0 = and_ln196_fu_206_p2) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln194_reg_283 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                phi_ln208_reg_76 <= p_read1;
            elsif ((((icmp_ln194_reg_283 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln199_reg_279 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln199_reg_279 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                phi_ln208_reg_76 <= rowB;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln196_reg_271 <= and_ln196_fu_206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln193_1_reg_267 <= icmp_ln193_1_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln193_1_fu_194_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln194_reg_283 <= grp_fu_176_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln196_fu_206_p2) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln197_reg_275 <= icmp_ln197_fu_212_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln196_fu_206_p2) and (icmp_ln197_fu_212_p2 = ap_const_lv1_0) and (icmp_ln193_1_fu_194_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln199_reg_279 <= grp_fu_176_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    AU0_address0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address0, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                AU0_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address0;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU0_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU0_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU0_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address0;
            else 
                AU0_address0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            AU0_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AU0_address1_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address1, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address1, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address1, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address1, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                AU0_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_address1;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU0_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_address1;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU0_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_address1;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU0_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_address1;
            else 
                AU0_address1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            AU0_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AU0_ce0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce0, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                AU0_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce0;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU0_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU0_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU0_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce0;
            else 
                AU0_ce0 <= ap_const_logic_0;
            end if;
        else 
            AU0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AU0_ce1_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce1, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce1, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce1, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce1, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                AU0_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_ce1;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU0_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_ce1;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU0_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_ce1;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU0_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_ce1;
            else 
                AU0_ce1 <= ap_const_logic_0;
            end if;
        else 
            AU0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    AU0_d0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_d0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_d0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_d0, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_d0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                AU0_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_d0;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU0_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_d0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU0_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_d0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU0_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_d0;
            else 
                AU0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            AU0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AU0_we0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_we0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_we0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_we0, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_we0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                AU0_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_AU0_we0;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU0_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU0_we0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU0_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU0_we0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU0_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU0_we0;
            else 
                AU0_we0 <= ap_const_logic_0;
            end if;
        else 
            AU0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AU1_address0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address0, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU1_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU1_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address0;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                AU1_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU1_address0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address0;
            else 
                AU1_address0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            AU1_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AU1_address1_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address1, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address1, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address1, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address1, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU1_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_address1;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU1_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_address1;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                AU1_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_address1;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU1_address1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_address1;
            else 
                AU1_address1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            AU1_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AU1_ce0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce0, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU1_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU1_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce0;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                AU1_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU1_ce0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce0;
            else 
                AU1_ce0 <= ap_const_logic_0;
            end if;
        else 
            AU1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AU1_ce1_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce1, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce1, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce1, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce1, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU1_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_ce1;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU1_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_ce1;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                AU1_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_ce1;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU1_ce1 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_ce1;
            else 
                AU1_ce1 <= ap_const_logic_0;
            end if;
        else 
            AU1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    AU1_d0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_d0, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_d0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_d0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_d0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU1_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_d0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU1_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_d0;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                AU1_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_d0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU1_d0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_d0;
            else 
                AU1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            AU1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AU1_we0_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_we0, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_we0, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_we0, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_we0, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                AU1_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_AU1_we0;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                AU1_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_AU1_we0;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                AU1_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_AU1_we0;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                AU1_we0 <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_AU1_we0;
            else 
                AU1_we0 <= ap_const_logic_0;
            end if;
        else 
            AU1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln193_fu_188_p2 <= (p_read1 and p_read);
    and_ln196_fu_206_p2 <= (icmp_ln196_fu_200_p2 and icmp_ln193_fu_182_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_done, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_done, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_done, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_done, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_done, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
                ap_block_state2_on_subcall_done <= (((ap_predicate_op39_call_state2 = ap_const_boolean_1) and (grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_done = ap_const_logic_0)) or ((ap_predicate_op37_call_state2 = ap_const_boolean_1) and (grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_done = ap_const_logic_0)) or ((ap_predicate_op35_call_state2 = ap_const_boolean_1) and (grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_done = ap_const_logic_0)) or ((ap_predicate_op33_call_state2 = ap_const_boolean_1) and (grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_done = ap_const_logic_0)) or ((grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_done = ap_const_logic_0) and (ap_predicate_op31_call_state2 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_ln208_1_phi_fu_96_p12_assign_proc : process(rowA, rowB, p_read, icmp_ln193_1_reg_267, and_ln196_reg_271, icmp_ln197_reg_275, icmp_ln199_reg_279, icmp_ln194_reg_283, ap_CS_fsm_state2, phi_ln208_1_reg_93)
    begin
        if (((icmp_ln194_reg_283 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_phi_ln208_1_phi_fu_96_p12 <= rowB;
        elsif ((((icmp_ln199_reg_279 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_phi_mux_phi_ln208_1_phi_fu_96_p12 <= p_read;
        elsif ((((icmp_ln194_reg_283 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln199_reg_279 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_phi_mux_phi_ln208_1_phi_fu_96_p12 <= rowA;
        else 
            ap_phi_mux_phi_ln208_1_phi_fu_96_p12 <= phi_ln208_1_reg_93;
        end if; 
    end process;


    ap_phi_mux_phi_ln208_phi_fu_79_p12_assign_proc : process(rowB, p_read1, icmp_ln193_1_reg_267, and_ln196_reg_271, icmp_ln197_reg_275, icmp_ln199_reg_279, icmp_ln194_reg_283, phi_ln208_reg_76, ap_CS_fsm_state2)
    begin
        if (((icmp_ln194_reg_283 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_phi_ln208_phi_fu_79_p12 <= p_read1;
        elsif ((((icmp_ln194_reg_283 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln199_reg_279 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln199_reg_279 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_phi_mux_phi_ln208_phi_fu_79_p12 <= rowB;
        else 
            ap_phi_mux_phi_ln208_phi_fu_79_p12 <= phi_ln208_reg_76;
        end if; 
    end process;


    ap_predicate_op31_call_state2_assign_proc : process(icmp_ln193_1_reg_267, and_ln196_reg_271, icmp_ln197_reg_275, icmp_ln199_reg_279)
    begin
                ap_predicate_op31_call_state2 <= ((icmp_ln199_reg_279 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0));
    end process;


    ap_predicate_op33_call_state2_assign_proc : process(icmp_ln193_1_reg_267, and_ln196_reg_271, icmp_ln197_reg_275, icmp_ln199_reg_279)
    begin
                ap_predicate_op33_call_state2 <= ((icmp_ln199_reg_279 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_0));
    end process;


    ap_predicate_op35_call_state2_assign_proc : process(icmp_ln193_1_reg_267, and_ln196_reg_271, icmp_ln197_reg_275)
    begin
                ap_predicate_op35_call_state2 <= ((ap_const_lv1_1 = and_ln196_reg_271) and (icmp_ln197_reg_275 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_0));
    end process;


    ap_predicate_op37_call_state2_assign_proc : process(icmp_ln193_1_reg_267, icmp_ln194_reg_283)
    begin
                ap_predicate_op37_call_state2 <= ((icmp_ln194_reg_283 = ap_const_lv1_0) and (icmp_ln193_1_reg_267 = ap_const_lv1_1));
    end process;


    ap_predicate_op39_call_state2_assign_proc : process(icmp_ln193_1_reg_267, icmp_ln194_reg_283)
    begin
                ap_predicate_op39_call_state2 <= ((icmp_ln194_reg_283 = ap_const_lv1_1) and (icmp_ln193_1_reg_267 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done, ap_phi_mux_phi_ln208_1_phi_fu_96_p12, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_return_0 <= ap_phi_mux_phi_ln208_1_phi_fu_96_p12;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_phi_ln208_phi_fu_79_p12, ap_CS_fsm_state2, ap_block_state2_on_subcall_done, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_return_1 <= ap_phi_mux_phi_ln208_phi_fu_79_p12;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;

    grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg;
    grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg;
    grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg;
    grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg;
    grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg;
    grp_fu_176_p2 <= "1" when (rowA = rowB) else "0";
    icmp_ln193_1_fu_194_p2 <= "1" when (and_ln193_fu_188_p2 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln193_fu_182_p2 <= "1" when (p_read1 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln196_fu_200_p2 <= "0" when (p_read = ap_const_lv32_FFFFFFFF) else "1";
    icmp_ln197_fu_212_p2 <= "1" when (p_read = rowA) else "0";

    streamA38_read_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamA38_read, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamA38_read, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamA38_read, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamA38_read, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamA38_read, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                streamA38_read <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamA38_read;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                streamA38_read <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamA38_read;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                streamA38_read <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamA38_read;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                streamA38_read <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamA38_read;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                streamA38_read <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamA38_read;
            else 
                streamA38_read <= ap_const_logic_0;
            end if;
        else 
            streamA38_read <= ap_const_logic_0;
        end if; 
    end process;


    streamB39_read_assign_proc : process(grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamB39_read, grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamB39_read, grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamB39_read, grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamB39_read, grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamB39_read, ap_CS_fsm_state2, ap_predicate_op31_call_state2, ap_predicate_op33_call_state2, ap_predicate_op35_call_state2, ap_predicate_op37_call_state2, ap_predicate_op39_call_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_predicate_op39_call_state2 = ap_const_boolean_1)) then 
                streamB39_read <= grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_streamB39_read;
            elsif ((ap_predicate_op37_call_state2 = ap_const_boolean_1)) then 
                streamB39_read <= grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_streamB39_read;
            elsif ((ap_predicate_op35_call_state2 = ap_const_boolean_1)) then 
                streamB39_read <= grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_streamB39_read;
            elsif ((ap_predicate_op33_call_state2 = ap_const_boolean_1)) then 
                streamB39_read <= grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_streamB39_read;
            elsif ((ap_predicate_op31_call_state2 = ap_const_boolean_1)) then 
                streamB39_read <= grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_streamB39_read;
            else 
                streamB39_read <= ap_const_logic_0;
            end if;
        else 
            streamB39_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
