set design_path        "../../../../../../../../model/vhdl/code"
set verification_path  "../../../../../../../../validation/procedures/vhdl/library"
set simulation_path    "../../../../../../../../sim/vhdl/validation/procedures"
