<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>A:\ZZ\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml amidar_top.twx amidar_top.ncd -o amidar_top.twr
amidar_top.pcf

</twCmdLine><twDesign>amidar_top.ncd</twDesign><twDesignPath>amidar_top.ncd</twDesignPath><twPCF>amidar_top.pcf</twPCF><twPcfPath>amidar_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pm/u_clocks/dcm_inst/CLKIN" logResource="pm/u_clocks/dcm_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pm/u_clocks/dcm_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pm/u_clocks/dcm_inst/CLKIN" logResource="pm/u_clocks/dcm_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pm/u_clocks/dcm_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pm/u_clocks/dcm_inst/CLKIN" logResource="pm/u_clocks/dcm_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pm/u_clocks/dcm_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_0&quot; derived from  NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;  duty cycle corrected to 20 nS  HIGH 10 nS  </twConstName><twItemCnt>221</twItemCnt><twErrCntSetup>35</twErrCntSetup><twErrCntEndPt>35</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>85</twEndPtCnt><twPathErrCnt>75</twPathErrCnt><twMinPer>41.979</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="8" sType="EndPoint">Paths for end point pm/u_dac/sig_in_10 (SLICE_X2Y38.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.832</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_10</twDest><twTotPathDel>2.023</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;0&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_10</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>2.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.516</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_1</twSrc><twDest BELType="FF">pm/u_dac/sig_in_10</twDest><twTotPathDel>1.707</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_1</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;1&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_10</twBEL></twPathDel><twLogDel>1.376</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.422</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_5</twSrc><twDest BELType="FF">pm/u_dac/sig_in_10</twDest><twTotPathDel>1.613</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_5</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;5&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_10</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>1.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="8" sType="EndPoint">Paths for end point pm/u_dac/sig_in_11 (SLICE_X2Y38.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.832</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_11</twDest><twTotPathDel>2.023</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;0&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_11</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>2.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.516</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_1</twSrc><twDest BELType="FF">pm/u_dac/sig_in_11</twDest><twTotPathDel>1.707</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_1</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;1&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_11</twBEL></twPathDel><twLogDel>1.376</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.422</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_5</twSrc><twDest BELType="FF">pm/u_dac/sig_in_11</twDest><twTotPathDel>1.613</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_5</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;5&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_11</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>1.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="8" sType="EndPoint">Paths for end point pm/u_dac/sig_in_9 (SLICE_X2Y38.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.820</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_0</twSrc><twDest BELType="FF">pm/u_dac/sig_in_9</twDest><twTotPathDel>2.011</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_0</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;0&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_9</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>2.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.504</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_1</twSrc><twDest BELType="FF">pm/u_dac/sig_in_9</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_1</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;1&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_9</twBEL></twPathDel><twLogDel>1.364</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.410</twSlack><twSrc BELType="FF">pm/u_audio/O_AUDIO_5</twSrc><twDest BELType="FF">pm/u_dac/sig_in_9</twDest><twTotPathDel>1.601</twTotPathDel><twClkSkew dest = "1.721" src = "2.425">0.704</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.772</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/O_AUDIO_5</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="458.333">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y36.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;4&gt;</twComp><twBEL>pm/u_audio/O_AUDIO_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pm/u_audio/O_AUDIO&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_lut&lt;5&gt;</twBEL><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_9</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="460.000">pm/clk_ref</twDestClk><twPctLog>79.5</twPctLog><twPctRoute>20.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_0&quot; derived from
 NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_dac/sig_in_3 (SLICE_X2Y36.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">pm/u_dac/sig_in_2</twSrc><twDest BELType="FF">pm/u_dac/sig_in_3</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_dac/sig_in_2</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pm/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X2Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/sig_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>pm/u_dac/sig_in&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pm/u_dac/sig_in&lt;3&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;3&gt;</twBEL><twBEL>pm/u_dac/sig_in_3</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pm/clk_ref</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_dac/sig_in_7 (SLICE_X2Y37.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">pm/u_dac/sig_in_6</twSrc><twDest BELType="FF">pm/u_dac/sig_in_7</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_dac/sig_in_6</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pm/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X2Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/sig_in_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>pm/u_dac/sig_in&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pm/u_dac/sig_in&lt;7&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_cy&lt;7&gt;</twBEL><twBEL>pm/u_dac/sig_in_7</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pm/clk_ref</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_dac/sig_in_11 (SLICE_X2Y38.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">pm/u_dac/sig_in_10</twSrc><twDest BELType="FF">pm/u_dac/sig_in_11</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_dac/sig_in_10</twSrc><twDest BELType='FF'>pm/u_dac/sig_in_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">pm/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X2Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/sig_in_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>pm/u_dac/sig_in&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>pm/u_dac/sig_in&lt;11&gt;</twComp><twBEL>pm/u_dac/Maccum_sig_in_xor&lt;11&gt;</twBEL><twBEL>pm/u_dac/sig_in_11</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">pm/clk_ref</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_0&quot; derived from
 NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;
 duty cycle corrected to 20 nS  HIGH 10 nS 
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="pm/u_clocks/dcm_inst/CLK0" logResource="pm/u_clocks/dcm_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="pm/u_clocks/clk_dcm_op_0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="pm/u_clocks/BUFG0/I0" logResource="pm/u_clocks/BUFG0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="pm/u_clocks/clk_dcm_op_0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tbufper_I" slack="18.948" period="20.000" constraintValue="20.000" deviceLimit="1.052" freqLimit="950.570" physResource="SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I" logResource="SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I" locationPin="BUFIO2FB_X3Y7.I" clockNet="pm/clk_ref"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_dv&quot; derived from  NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 2.08 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS  </twConstName><twItemCnt>4429272</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8351</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.164</twMinPer></twConstHead><twPathRptBanner iPaths="41902" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP (SLICE_X16Y55.DX), 41902 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.502</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twDest><twTotPathDel>18.537</twTotPathDel><twClkSkew dest = "0.651" src = "0.726">0.075</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To25111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To2511111</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_IncDec_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_PWR_24_o_AND_107_o_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N405</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twBEL></twPathDel><twLogDel>3.255</twLogDel><twRouteDel>15.282</twRouteDel><twTotDel>18.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.790</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twDest><twTotPathDel>18.249</twTotPathDel><twClkSkew dest = "0.651" src = "0.726">0.075</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;4</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n1380&lt;7&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n1380&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_IncDec_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_PWR_24_o_AND_107_o_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N405</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twBEL></twPathDel><twLogDel>3.303</twLogDel><twRouteDel>14.946</twRouteDel><twTotDel>18.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.933</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twDest><twTotPathDel>18.106</twTotPathDel><twClkSkew dest = "0.651" src = "0.726">0.075</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To25111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To2511111</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_GND_58_o_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>pm/u_audio/u_cpu/u0/TState[2]_GND_58_o_AND_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N565</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/DP</twBEL></twPathDel><twLogDel>3.001</twLogDel><twRouteDel>15.105</twRouteDel><twTotDel>18.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41902" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP (SLICE_X16Y55.DX), 41902 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.618</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twDest><twTotPathDel>18.421</twTotPathDel><twClkSkew dest = "0.651" src = "0.726">0.075</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To25111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To2511111</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_IncDec_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_PWR_24_o_AND_107_o_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N405</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.054</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twLogDel>3.139</twLogDel><twRouteDel>15.282</twRouteDel><twTotDel>18.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.906</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twDest><twTotPathDel>18.133</twTotPathDel><twClkSkew dest = "0.651" src = "0.726">0.075</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;4</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n1380&lt;7&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n1380&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_IncDec_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_PWR_24_o_AND_107_o_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N405</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.054</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twLogDel>3.187</twLogDel><twRouteDel>14.946</twRouteDel><twTotDel>18.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.049</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twDest><twTotPathDel>17.990</twTotPathDel><twClkSkew dest = "0.651" src = "0.726">0.075</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To25111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To2511111</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_GND_58_o_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>pm/u_audio/u_cpu/u0/TState[2]_GND_58_o_AND_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N565</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.054</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twLogDel>2.885</twLogDel><twRouteDel>15.105</twRouteDel><twTotDel>17.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41902" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP (SLICE_X12Y53.DI), 41902 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.948</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twDest><twTotPathDel>18.095</twTotPathDel><twClkSkew dest = "0.655" src = "0.726">0.071</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To25111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To2511111</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_IncDec_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_PWR_24_o_AND_107_o_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N405</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twBEL></twPathDel><twLogDel>3.266</twLogDel><twRouteDel>14.829</twRouteDel><twTotDel>18.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.236</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twDest><twTotPathDel>17.807</twTotPathDel><twClkSkew dest = "0.655" src = "0.726">0.071</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;4</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n3454&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n1380&lt;7&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n1380&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n491011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n49101</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_IncDec_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_PWR_24_o_AND_107_o_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N405</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twBEL></twPathDel><twLogDel>3.314</twLogDel><twRouteDel>14.493</twRouteDel><twTotDel>17.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.379</twSlack><twSrc BELType="FF">pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType="RAM">pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twDest><twTotPathDel>17.664</twTotPathDel><twClkSkew dest = "0.655" src = "0.726">0.071</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pm/u_audio/u_cpu/u0/IR_6_1</twSrc><twDest BELType='RAM'>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_3</twComp><twBEL>pm/u_audio/u_cpu/u0/IR_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n10304&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_3_2</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To25111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/Mmux_Set_BusB_To2511111</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IR_2_3</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pm/u_audio/u_cpu/u0/IncDec_16&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/mcode/_n27691</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>pm/u_audio/u_cpu/u0/mcode/_n2769_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;2&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/TState[2]_GND_58_o_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>pm/u_audio/u_cpu/u0/TState[2]_GND_58_o_AND_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N565</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegAddrA11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegAddrA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;14&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg1H/SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_lut&lt;14&gt;</twBEL><twBEL>pm/u_audio/u_cpu/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>pm/u_audio/u_cpu/u0/ID16&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pm/u_audio/u_ym2149_3C/addr&lt;3&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Mmux_RegDIH7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegDIH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>pm/u_audio/u_cpu/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>pm/u_audio/u_cpu/u0/Regs/bG1[6].Reg2H/SP</twBEL></twPathDel><twLogDel>3.012</twLogDel><twRouteDel>14.652</twRouteDel><twTotDel>17.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">pm/clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_dv&quot; derived from
 NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 2.08 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_scan_doubler/u_ram (RAMB16_X1Y18.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">pm/u_scramble/u_video/O_VIDEO_R_0</twSrc><twDest BELType="RAM">pm/u_scan_doubler/u_ram</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew dest = "0.070" src = "0.067">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_scramble/u_video/O_VIDEO_R_0</twSrc><twDest BELType='RAM'>pm/u_scan_doubler/u_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pm/u_scramble/u_video/O_VIDEO_R&lt;3&gt;</twComp><twBEL>pm/u_scramble/u_video/O_VIDEO_R_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>pm/u_scramble/u_video/O_VIDEO_R&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>pm/u_scan_doubler/u_ram</twComp><twBEL>pm/u_scan_doubler/u_ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_scan_doubler/u_ram (RAMB16_X1Y18.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">pm/u_scramble/u_video/O_VIDEO_G_2</twSrc><twDest BELType="RAM">pm/u_scan_doubler/u_ram</twDest><twTotPathDel>0.304</twTotPathDel><twClkSkew dest = "0.070" src = "0.072">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_scramble/u_video/O_VIDEO_G_2</twSrc><twDest BELType='RAM'>pm/u_scan_doubler/u_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X18Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_scramble/u_video/O_VIDEO_G&lt;3&gt;</twComp><twBEL>pm/u_scramble/u_video/O_VIDEO_G_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>pm/u_scramble/u_video/O_VIDEO_G&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>pm/u_scan_doubler/u_ram</twComp><twBEL>pm/u_scan_doubler/u_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pm/u_scramble/u_video/u_sprite_ram (RAMB16_X1Y16.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">pm/u_scramble/u_video/sprite_ram_ip_1</twSrc><twDest BELType="RAM">pm/u_scramble/u_video/u_sprite_ram</twDest><twTotPathDel>0.310</twTotPathDel><twClkSkew dest = "0.077" src = "0.076">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pm/u_scramble/u_video/sprite_ram_ip_1</twSrc><twDest BELType='RAM'>pm/u_scramble/u_video/u_sprite_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twSrcClk><twPathDel><twSite>SLICE_X18Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pm/u_scramble/u_video/sprite_ram_ip&lt;3&gt;</twComp><twBEL>pm/u_scramble/u_video/sprite_ram_ip_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>pm/u_scramble/u_video/sprite_ram_ip&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>pm/u_scramble/u_video/u_sprite_ram</twComp><twBEL>pm/u_scramble/u_video/u_sprite_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pm/clk</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_dv&quot; derived from
 NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;
 multiplied by 2.08 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="pm/u_audio/u_rom_5e/rom0.inst/CLKA" logResource="pm/u_audio/u_rom_5e/rom0.inst/CLKA" locationPin="RAMB16_X0Y28.CLKA" clockNet="pm/clk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="pm/u_scramble/u_video/obj_rom0/rom0.inst/CLKA" logResource="pm/u_scramble/u_video/obj_rom0/rom0.inst/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="pm/clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="pm/u_scramble/u_video/obj_rom1/rom0.inst/CLKA" logResource="pm/u_scramble/u_video/obj_rom1/rom0.inst/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="pm/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="pm/u_clocks/clk_ref_ibuf" fullName="NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="41.979" errors="0" errorRollup="35" items="0" itemsRollup="4429493"/><twConstRollup name="pm/u_clocks/clk_dcm_op_0" fullName="PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_0&quot; derived from  NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;  duty cycle corrected to 20 nS  HIGH 10 nS  " type="child" depth="1" requirement="20.000" prefType="period" actual="41.979" actualRollup="N/A" errors="35" errorRollup="0" items="221" itemsRollup="0"/><twConstRollup name="pm/u_clocks/clk_dcm_op_dv" fullName="PERIOD analysis for net &quot;pm/u_clocks/clk_dcm_op_dv&quot; derived from  NET &quot;pm/u_clocks/clk_ref_ibuf&quot; PERIOD = 20 ns HIGH 50%;  multiplied by 2.08 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS  " type="child" depth="1" requirement="41.667" prefType="period" actual="19.164" actualRollup="N/A" errors="0" errorRollup="0" items="4429272" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">1</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>19.164</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>35</twErrCnt><twScore>46844</twScore><twSetupScore>46844</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4429493</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20867</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>41.979</twMinPer><twFootnote number="1" /><twMaxFreq>23.821</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jul 03 00:12:38 2018 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 283 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
