// Seed: 3316149896
module module_0 ();
  wire id_1;
  assign module_1.id_3 = 0;
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  input logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  generate
    assign id_5 = id_4[-1'b0 :-1];
  endgenerate
endmodule
