{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617411526180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617411526182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  2 20:58:46 2021 " "Processing started: Fri Apr  2 20:58:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617411526182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411526182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411526183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617411526538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617411526538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv 3 3 " "Found 3 design units, including 3 entities, in source file /media/psf/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Worker_Mem_IF " "Found entity 1: Simple_Worker_Mem_IF" {  } { { "../../hdl/Interfaces.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535235 ""} { "Info" "ISGN_ENTITY_NAME" "2 Simple_Manager_Mem_IF " "Found entity 2: Simple_Manager_Mem_IF" {  } { { "../../hdl/Interfaces.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535235 ""} { "Info" "ISGN_ENTITY_NAME" "3 AXI5_Lite_IF " "Found entity 3: AXI5_Lite_IF" {  } { { "../../hdl/Interfaces.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411535235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_tb " "Found entity 1: IP_VGA_tb" {  } { { "../vga/IP_VGA_tb.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411535241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_PLL_Altera " "Found entity 1: IP_VGA_PLL_Altera" {  } { { "../vga/IP_VGA_PLL_Altera.v" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411535245 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IP_VGA_Main.sv(96) " "Verilog HDL Module Instantiation warning at IP_VGA_Main.sv(96): ignored dangling comma in List of Port Connections" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1617411535248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_Main " "Found entity 1: IP_VGA_Main" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411535249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_IF " "Found entity 1: IP_VGA_IF" {  } { { "../vga/IP_VGA_IF.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617411535253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411535253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_50MHZ IP_VGA_Main.sv(93) " "Verilog HDL Implicit Net warning at IP_VGA_Main.sv(93): created implicit net for \"CLK_50MHZ\"" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617411535253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_VGA_tb " "Elaborating entity \"IP_VGA_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617411535303 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out IP_VGA_tb.sv(31) " "Verilog HDL warning at IP_VGA_tb.sv(31): object out used but never assigned" {  } { { "../vga/IP_VGA_tb.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1617411535306 "|IP_VGA_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Bus.clock IP_VGA_tb.sv(29) " "Verilog HDL warning at IP_VGA_tb.sv(29): assignments to Bus.clock create a combinational loop" {  } { { "../vga/IP_VGA_tb.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv" 29 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1617411535309 "|IP_VGA_tb"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 Interfaces.sv(40) " "Verilog HDL Loop Statement error at Interfaces.sv(40): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "../../hdl/Interfaces.sv" "" { Text "/media/psf/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 40 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1617411535313 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617411535314 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617411535425 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr  2 20:58:55 2021 " "Processing ended: Fri Apr  2 20:58:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617411535425 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617411535425 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617411535425 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617411535425 ""}
