[{"DBLP title": "Evaluating the Performance Efficiency of a Soft-Processor, Variable-Length, Parallel-Execution-Unit Architecture for FPGAs Using the RISC-V ISA.", "DBLP authors": ["Eric Matthews", "Zavier Aguila", "Lesley Shannon"], "year": 2018, "MAG papers": [{"PaperId": 2892310816, "PaperTitle": "evaluating the performance efficiency of a soft processor variable length parallel execution unit architecture for fpgas using the risc v isa", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"simon fraser university": 2.0}}], "source": "ES"}, {"DBLP title": "ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA.", "DBLP authors": ["Zhenyuan Ruan", "Tong He", "Bojie Li", "Peipei Zhou", "Jason Cong"], "year": 2018, "MAG papers": [{"PaperId": 2889893422, "PaperTitle": "st accel a high level programming platform for streaming applications on fpga", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 4.0, "university of science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Hoplite-Q: Priority-Aware Routing in FPGA Overlay NoCs.", "DBLP authors": ["Siddhartha", "Nachiket Kapre"], "year": 2018, "MAG papers": [{"PaperId": 2890488664, "PaperTitle": "hoplite q priority aware routing in fpga overlay nocs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "A Bandwidth-Optimized Routing Algorithm for Hybrid FPGA Networks-on-Chip.", "DBLP authors": ["Shivukumar B. Patil", "Tianqi Liu", "Russell Tessier"], "year": 2018, "MAG papers": [{"PaperId": 2890651543, "PaperTitle": "a bandwidth optimized routing algorithm for hybrid fpga networks on chip", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Improved Lightweight Implementations of CAESAR Authenticated Ciphers.", "DBLP authors": ["Farnoud Farahmand", "William Diehl", "Abubakr Abdulgadir", "Jens-Peter Kaps", "Kris Gaj"], "year": 2018, "MAG papers": [{"PaperId": 3161325496, "PaperTitle": "improved lightweight implementations of caesar authenticated ciphers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2890106877, "PaperTitle": "improved lightweight implementations of caesar authenticated ciphers", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"george mason university": 4.0, "virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms.", "DBLP authors": ["Weikang Qiao", "Jieqiong Du", "Zhenman Fang", "Michael Lo", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2018, "MAG papers": [{"PaperId": 2892187475, "PaperTitle": "high throughput lossless compression on tightly coupled cpu fpga platforms", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california los angeles": 4.5, "xilinx": 0.5}}], "source": "ES"}, {"DBLP title": "FPGA Side Channel Attacks without Physical Access.", "DBLP authors": ["Chethan Ramesh", "Shivukumar B. Patil", "Siva Nishok Dhanuskodi", "George Provelengios", "S\u00e9bastien Pillement", "Daniel E. Holcomb", "Russell Tessier"], "year": 2018, "MAG papers": [{"PaperId": 2892344663, "PaperTitle": "fpga side channel attacks without physical access", "Year": 2018, "CitationCount": 65, "EstimatedCitation": 90, "Affiliations": {"university of nantes": 1.0, "university of massachusetts amherst": 6.0}}], "source": "ES"}, {"DBLP title": "Inheriting Software Security Policies within Hardware IP Components.", "DBLP authors": ["Festus Hategekimana", "Joel Mandebi Mbongue", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "year": 2018, "MAG papers": [{"PaperId": 2890431061, "PaperTitle": "inheriting software security policies within hardware ip components", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of arkansas": 4.0}}], "source": "ES"}, {"DBLP title": "ReBNet: Residual Binarized Neural Network.", "DBLP authors": ["Mohammad Ghasemzadeh", "Mohammad Samragh", "Farinaz Koushanfar"], "year": 2018, "MAG papers": [{"PaperId": 2963427045, "PaperTitle": "rebnet residual binarized neural network", "Year": 2018, "CitationCount": 65, "EstimatedCitation": 76, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "FlexiGAN: An End-to-End Solution for FPGA Acceleration of Generative Adversarial Networks.", "DBLP authors": ["Amir Yazdanbakhsh", "Michael Brzozowski", "Behnam Khaleghi", "Soroush Ghodrati", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "year": 2018, "MAG papers": [{"PaperId": 2891976760, "PaperTitle": "flexigan an end to end solution for fpga acceleration of generative adversarial networks", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"georgia institute of technology": 3.0, "university of california san diego": 2.0, "university of illinois at urbana champaign": 0.5, "national center for supercomputing applications": 0.5, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Exploration of Low Numeric Precision Deep Learning Inference Using Intel\u00ae FPGAs.", "DBLP authors": ["Philip Colangelo", "Nasibeh Nasiri", "Eriko Nurvitadhi", "Asit K. Mishra", "Martin Margala", "Kevin Nealis"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters.", "DBLP authors": ["Tong Geng", "Tianqi Wang", "Ahmed Sanaullah", "Chen Yang", "Rui Xu", "Rushi Patel", "Martin C. Herbordt"], "year": 2018, "MAG papers": [{"PaperId": 2890068895, "PaperTitle": "fpdeep acceleration and load balancing of cnn training on fpga clusters", "Year": 2018, "CitationCount": 50, "EstimatedCitation": 62, "Affiliations": {"st louis children s hospital": 1.0, "university of science and technology of china": 2.0, "boston university": 4.0}}], "source": "ES"}, {"DBLP title": "Hot & Spicy: Improving Productivity with Python and HLS for FPGAs.", "DBLP authors": ["Sam Skalicky", "Joshua S. Monson", "Andrew G. Schmidt", "Matthew French"], "year": 2018, "MAG papers": [{"PaperId": 2890823284, "PaperTitle": "hot spicy improving productivity with python and hls for fpgas", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"xilinx": 1.0, "university of southern california": 2.0, "information sciences institute": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding Performance Differences of FPGAs and GPUs.", "DBLP authors": ["Jason Cong", "Zhenman Fang", "Michael Lo", "Hanrui Wang", "Jingxian Xu", "Shaochong Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2891911973, "PaperTitle": "understanding performance differences of fpgas and gpus", "Year": 2018, "CitationCount": 53, "EstimatedCitation": 75, "Affiliations": {"xilinx": 1.0, "massachusetts institute of technology": 1.0, "university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "High-Frequency Absorption-FIFO Pipelining for Stratix 10 HyperFlex.", "DBLP authors": ["Madison N. Emas", "Austin Baylis", "Greg Stitt"], "year": 2018, "MAG papers": [{"PaperId": 2890463535, "PaperTitle": "high frequency absorption fifo pipelining for stratix 10 hyperflex", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Concurrency-Aware Thread Scheduling for High-Level Synthesis.", "DBLP authors": ["Nadesh Ramanathan", "George A. Constantinides", "John Wickerson"], "year": 2018, "MAG papers": [{"PaperId": 2890891084, "PaperTitle": "concurrency aware thread scheduling for high level synthesis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "High-Level Synthesis of FPGA Circuits with Multiple Clock Domains.", "DBLP authors": ["Omar Ragheb", "Jason Helge Anderson"], "year": 2018, "MAG papers": [{"PaperId": 2889995311, "PaperTitle": "high level synthesis of fpga circuits with multiple clock domains", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "LegUp-NoC: High-Level Synthesis of Loops with Indirect Addressing.", "DBLP authors": ["Asif Islam", "Nachiket Kapre"], "year": 2018, "MAG papers": [{"PaperId": 2890949959, "PaperTitle": "legup noc high level synthesis of loops with indirect addressing", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Latte: Locality Aware Transformation for High-Level Synthesis.", "DBLP authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2892147049, "PaperTitle": "latte locality aware transformation for high level synthesis", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california los angeles": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning.", "DBLP authors": ["Steve Dai", "Yuan Zhou", "Hang Zhang", "Ecenur Ustun", "Evangeline F. Y. Young", "Zhiru Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2889669826, "PaperTitle": "fast and accurate estimation of quality of results in high level synthesis with machine learning", "Year": 2018, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"cornell university": 5.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "RapidWright: Enabling Custom Crafted Implementations for FPGAs.", "DBLP authors": ["Chris Lavin", "Alireza Kaviani"], "year": 2018, "MAG papers": [{"PaperId": 2891839221, "PaperTitle": "rapidwright enabling custom crafted implementations for fpgas", "Year": 2018, "CitationCount": 42, "EstimatedCitation": 57, "Affiliations": {"xilinx": 2.0}}], "source": "ES"}, {"DBLP title": "Improving the Effectiveness of TMR Designs on FPGAs with SEU-Aware Incremental Placement.", "DBLP authors": ["Matthew Cannon", "Andrew M. Keller", "Michael J. Wirthlin"], "year": 2018, "MAG papers": [{"PaperId": 2891034350, "PaperTitle": "improving the effectiveness of tmr designs on fpgas with seu aware incremental placement", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"brigham young university": 3.0}}], "source": "ES"}, {"DBLP title": "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ.", "DBLP authors": ["Jeffrey Goeders", "Tanner Gaskin", "Brad L. Hutchings"], "year": 2018, "MAG papers": [{"PaperId": 2889854081, "PaperTitle": "demand driven assembly of fpga configurations using partial reconfiguration ubuntu linux and pynq", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brigham young university": 3.0}}], "source": "ES"}, {"DBLP title": "HODS: Hardware Object Deserialization Inside SSD Storage.", "DBLP authors": ["Dongyang Li", "Fei Wu", "Yang Weng", "Qing Yang", "Changsheng Xie"], "year": 2018, "MAG papers": [{"PaperId": 2889559824, "PaperTitle": "hods hardware object deserialization inside ssd storage", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of rhode island": 2.0, "huazhong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms.", "DBLP authors": ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "year": 2018, "MAG papers": [{"PaperId": 2807124777, "PaperTitle": "camas static and dynamic hybrid cache management for cpu fpga platforms", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 1.0, "university of electronic science and technology of china": 1.0, "indian institutes of technology": 1.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Microscope on Memory: MPSoC-Enabled Computer Memory System Assessments.", "DBLP authors": ["Abhishek Kumar Jain", "G. Scott Lloyd", "Maya B. Gokhale"], "year": 2018, "MAG papers": [{"PaperId": 2891314768, "PaperTitle": "microscope on memory mpsoc enabled computer memory system assessments", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nanyang technological university": 1.0, "lawrence livermore national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Real-Time Super-Resolution System for Ultra High Definition Videos.", "DBLP authors": ["Zhuolun He", "Hanxian Huang", "Ming Jiang", "Yuanchao Bai", "Guojie Luo"], "year": 2018, "MAG papers": [{"PaperId": 2890506290, "PaperTitle": "fpga based real time super resolution system for ultra high definition videos", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"peking university": 5.0}}], "source": "ES"}, {"DBLP title": "OpenCL-Based FPGA Design to Accelerate the Nodal Discontinuous Galerkin Method for Unstructured Meshes.", "DBLP authors": ["Tobias Kenter", "Gopinath Mahale", "Samer Alhaddad", "Yevgen Grynko", "Christian Schmitt", "Ayesha Afzal", "Frank Hannig", "Jens F\u00f6rstner", "Christian Plessl"], "year": 2018, "MAG papers": [{"PaperId": 2891447580, "PaperTitle": "opencl based fpga design to accelerate the nodal discontinuous galerkin method for unstructured meshes", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of science": 1.0, "university of paderborn": 5.0, "university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "A High-Performance and Cost-Effective Hardware Merge Sorter without Feedback Datapath.", "DBLP authors": ["Makoto Saitoh", "Elsayed A. Elsayed", "Thiem Van Chu", "Susumu Mashimo", "Kenji Kise"], "year": 2018, "MAG papers": [{"PaperId": 2890524446, "PaperTitle": "a high performance and cost effective hardware merge sorter without feedback datapath", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kyushu university": 1.0, "tokyo institute of technology": 4.0}}], "source": "ES"}]