// Seed: 1995178558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_28;
  parameter id_29 = 1;
  wire id_30;
  generate
    assign id_22 = -1;
    begin : LABEL_0
      wire id_31;
      wire id_32;
    end
    uwire id_33 = -1;
    wor   id_34 = -1 == id_27;
  endgenerate
  wire id_35 = id_5 && id_12 != -1'b0;
  assign id_12 = 1;
  wand id_36 = {id_15[1]{id_27 * -1}};
  wand id_37 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = id_2;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7,
      id_3,
      id_7,
      id_3,
      id_2,
      id_2,
      id_3,
      id_6,
      id_2,
      id_5,
      id_7,
      id_7,
      id_1,
      id_7,
      id_2,
      id_6,
      id_4,
      id_7,
      id_2,
      id_6,
      id_7,
      id_5,
      id_2,
      id_7,
      id_7
  );
  always if (1) id_1[-1] = -1'b0;
  assign id_6 = id_4;
  id_8(
      id_5 ? id_6 : 1, 1'b0, -1
  );
endmodule
