TimeQuest Timing Analyzer report for g10_possibility_table
Wed Nov 11 14:40:14 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLK'
 26. Fast Model Hold: 'CLK'
 27. Fast Model Minimum Pulse Width: 'CLK'
 28. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g10_possibility_table                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; g10_possibility_table.sdc ; OK     ; Wed Nov 11 14:40:13 2015 ;
+---------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLK                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 150.22 MHz ; 150.22 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 13.343 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK                 ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.695      ;
; 14.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 6.008      ;
; 14.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.889      ;
; 14.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.837      ;
; 14.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.807      ;
; 14.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.013      ; 5.815      ;
; 14.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.791      ;
; 14.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.771      ;
; 14.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.711      ;
; 14.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.708      ;
; 14.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.698      ;
; 14.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.694      ;
; 14.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.687      ;
; 14.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.678      ;
; 14.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.654      ;
; 14.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.644      ;
; 14.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.620      ;
; 14.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.587      ;
; 14.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.577      ;
; 14.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.557      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg9                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg10                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.485 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg11                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                              ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.449      ;
; 14.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.534      ;
; 14.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.519      ;
; 14.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.504      ;
; 14.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.467      ;
; 14.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.467      ;
; 14.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.452      ;
; 14.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.423      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg9                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg10                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.623 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg11                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 5.311      ;
; 14.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.384      ;
; 14.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.314      ;
; 14.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.294      ;
; 14.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.270      ;
; 14.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.227      ;
; 14.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.220      ;
; 14.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.205      ;
; 14.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.203      ;
; 14.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.203      ;
; 14.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.174      ;
; 14.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.159      ;
; 14.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.150      ;
; 14.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.133      ;
; 14.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 5.120      ;
; 14.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.095      ;
; 14.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.066      ;
; 14.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.052      ;
; 15.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.031      ;
; 15.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.024      ;
; 15.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.021      ;
; 15.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.011      ;
; 15.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.007      ;
; 15.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 5.005      ;
; 15.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.985      ;
; 15.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.985      ;
; 15.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.980      ;
; 15.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.975      ;
; 15.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.972      ;
; 15.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.957      ;
; 15.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.946      ;
; 15.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.013      ; 4.957      ;
; 15.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.933      ;
; 15.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.920      ;
; 15.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.913      ;
; 15.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.910      ;
; 15.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.913      ;
; 15.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.913      ;
; 15.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.902      ;
; 15.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.905      ;
; 15.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.902      ;
; 15.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.895      ;
; 15.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.894      ;
; 15.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.892      ;
; 15.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.888      ;
; 15.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; CLK          ; CLK         ; 20.000       ; 0.004      ; 4.870      ;
; 15.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.845      ;
; 15.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; CLK          ; CLK         ; 20.000       ; 0.000      ; 4.838      ;
; 15.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.829      ;
; 15.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.828      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR2[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR2[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR2[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR2[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR2[2]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR2[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR3[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR3[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR3[2]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR3[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR3[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR3[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR4[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR4[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TM_ADDR4[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR4[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TC_LAST~reg0                                                                                                                                                                                                                                                                                                                                ; TC_LAST~reg0                                                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.918      ;
; 0.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.637 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.923      ;
; 0.639 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.925      ;
; 0.643 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.929      ;
; 0.643 ; TM_ADDR4[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR4[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.929      ;
; 0.650 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.936      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg10                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg10                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg11                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg11                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg7                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg7                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg9                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg9                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                                                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                                                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                               ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                               ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg10                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg10                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg11                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg11                                                                                                                                        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg9                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg9                                                                                                                                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; TC_EN     ; CLK        ; 2.785 ; 2.785 ; Rise       ; CLK             ;
; TC_RST    ; CLK        ; 0.793 ; 0.793 ; Rise       ; CLK             ;
; TM_EN     ; CLK        ; 4.520 ; 4.520 ; Rise       ; CLK             ;
; TM_IN     ; CLK        ; 4.876 ; 4.876 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TC_EN     ; CLK        ; -0.291 ; -0.291 ; Rise       ; CLK             ;
; TC_RST    ; CLK        ; -0.148 ; -0.148 ; Rise       ; CLK             ;
; TM_EN     ; CLK        ; -3.649 ; -3.649 ; Rise       ; CLK             ;
; TM_IN     ; CLK        ; -3.678 ; -3.678 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TC_LAST      ; CLK        ; 8.163  ; 8.163  ; Rise       ; CLK             ;
; TM_ADDR[*]   ; CLK        ; 8.820  ; 8.820  ; Rise       ; CLK             ;
;  TM_ADDR[0]  ; CLK        ; 7.308  ; 7.308  ; Rise       ; CLK             ;
;  TM_ADDR[1]  ; CLK        ; 7.619  ; 7.619  ; Rise       ; CLK             ;
;  TM_ADDR[2]  ; CLK        ; 7.653  ; 7.653  ; Rise       ; CLK             ;
;  TM_ADDR[3]  ; CLK        ; 7.617  ; 7.617  ; Rise       ; CLK             ;
;  TM_ADDR[4]  ; CLK        ; 7.547  ; 7.547  ; Rise       ; CLK             ;
;  TM_ADDR[5]  ; CLK        ; 8.772  ; 8.772  ; Rise       ; CLK             ;
;  TM_ADDR[6]  ; CLK        ; 7.582  ; 7.582  ; Rise       ; CLK             ;
;  TM_ADDR[7]  ; CLK        ; 7.255  ; 7.255  ; Rise       ; CLK             ;
;  TM_ADDR[8]  ; CLK        ; 7.558  ; 7.558  ; Rise       ; CLK             ;
;  TM_ADDR[9]  ; CLK        ; 8.820  ; 8.820  ; Rise       ; CLK             ;
;  TM_ADDR[10] ; CLK        ; 8.054  ; 8.054  ; Rise       ; CLK             ;
;  TM_ADDR[11] ; CLK        ; 7.268  ; 7.268  ; Rise       ; CLK             ;
; TM_OUT       ; CLK        ; 11.591 ; 11.591 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TC_LAST      ; CLK        ; 8.163  ; 8.163  ; Rise       ; CLK             ;
; TM_ADDR[*]   ; CLK        ; 7.255  ; 7.255  ; Rise       ; CLK             ;
;  TM_ADDR[0]  ; CLK        ; 7.308  ; 7.308  ; Rise       ; CLK             ;
;  TM_ADDR[1]  ; CLK        ; 7.619  ; 7.619  ; Rise       ; CLK             ;
;  TM_ADDR[2]  ; CLK        ; 7.653  ; 7.653  ; Rise       ; CLK             ;
;  TM_ADDR[3]  ; CLK        ; 7.617  ; 7.617  ; Rise       ; CLK             ;
;  TM_ADDR[4]  ; CLK        ; 7.547  ; 7.547  ; Rise       ; CLK             ;
;  TM_ADDR[5]  ; CLK        ; 8.772  ; 8.772  ; Rise       ; CLK             ;
;  TM_ADDR[6]  ; CLK        ; 7.582  ; 7.582  ; Rise       ; CLK             ;
;  TM_ADDR[7]  ; CLK        ; 7.255  ; 7.255  ; Rise       ; CLK             ;
;  TM_ADDR[8]  ; CLK        ; 7.558  ; 7.558  ; Rise       ; CLK             ;
;  TM_ADDR[9]  ; CLK        ; 8.820  ; 8.820  ; Rise       ; CLK             ;
;  TM_ADDR[10] ; CLK        ; 8.054  ; 8.054  ; Rise       ; CLK             ;
;  TM_ADDR[11] ; CLK        ; 7.268  ; 7.268  ; Rise       ; CLK             ;
; TM_OUT       ; CLK        ; 11.591 ; 11.591 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 17.201 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK                 ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg9                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg10                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.201 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg11                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.769      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg9                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg10                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.286 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~portb_address_reg11                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.684      ;
; 17.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.718      ;
; 17.540 ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                          ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                                                          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg11 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg12 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg13 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg14 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg15 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg16 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a16~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg17 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a17~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 2.358      ;
; 17.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.349      ;
; 17.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                    ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.338      ;
; 17.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.330      ;
; 17.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.334      ;
; 17.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.328      ;
; 17.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.325      ;
; 17.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.320      ;
; 17.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.012      ; 2.335      ;
; 17.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.300      ;
; 17.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 2.308      ;
; 17.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 2.299      ;
; 17.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 2.289      ;
; 17.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.268      ;
; 17.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.244      ;
; 17.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.244      ;
; 17.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.242      ;
; 17.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                    ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.236      ;
; 17.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.201      ;
; 17.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.194      ;
; 17.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 2.199      ;
; 17.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 2.175      ;
; 17.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.171      ;
; 17.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.153      ;
; 17.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.148      ;
; 17.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.147      ;
; 17.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 2.135      ;
; 17.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.119      ;
; 17.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                    ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.089      ;
; 17.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 2.084      ;
; 17.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.070      ;
; 17.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.057      ;
; 17.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.056      ;
; 17.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 2.063      ;
; 17.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.055      ;
; 17.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLK          ; CLK         ; 20.000       ; -0.005     ; 2.047      ;
; 17.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 2.048      ;
; 17.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 2.044      ;
; 17.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 2.039      ;
; 17.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                    ; CLK          ; CLK         ; 20.000       ; 0.000      ; 2.033      ;
; 18.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 1.997      ;
; 18.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 1.983      ;
; 18.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                     ; CLK          ; CLK         ; 20.000       ; -0.005     ; 1.983      ;
; 18.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                    ; CLK          ; CLK         ; 20.000       ; -0.005     ; 1.982      ;
; 18.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                    ; CLK          ; CLK         ; 20.000       ; -0.005     ; 1.979      ;
; 18.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 1.989      ;
; 18.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                    ; CLK          ; CLK         ; 20.000       ; -0.005     ; 1.977      ;
; 18.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                         ; CLK          ; CLK         ; 20.000       ; 0.005      ; 1.983      ;
; 18.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLK          ; CLK         ; 20.000       ; 0.001      ; 1.978      ;
; 18.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                    ; CLK          ; CLK         ; 20.000       ; 0.006      ; 1.978      ;
; 18.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 1.973      ;
; 18.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 1.970      ;
; 18.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                         ; CLK          ; CLK         ; 20.000       ; 0.006      ; 1.974      ;
; 18.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 1.965      ;
; 18.073 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                     ; CLK          ; CLK         ; 20.000       ; 0.001      ; 1.960      ;
; 18.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                    ; CLK          ; CLK         ; 20.000       ; 0.006      ; 1.964      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR2[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR2[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR2[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR2[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR2[2]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR2[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR3[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR3[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR3[2]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR3[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR3[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR3[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR4[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR4[0]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TM_ADDR4[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR4[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TC_LAST~reg0                                                                                                                                                                                                                                                                                                                                ; TC_LAST~reg0                                                                                                                                                                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR1[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; TM_ADDR1[2]                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; TM_ADDR4[0]                                                                                                                                                                                                                                                                                                                                 ; TM_ADDR4[1]                                                                                                                                                                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.255 ; TM_ADDR1[0]                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.438      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLK   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0q14:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg10                                                                                                                                        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg10                                                                                                                                        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg11                                                                                                                                        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg11                                                                                                                                        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:TM[0]__1|altsyncram_cug1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TC_EN     ; CLK        ; 0.676  ; 0.676  ; Rise       ; CLK             ;
; TC_RST    ; CLK        ; -0.108 ; -0.108 ; Rise       ; CLK             ;
; TM_EN     ; CLK        ; 2.014  ; 2.014  ; Rise       ; CLK             ;
; TM_IN     ; CLK        ; 2.212  ; 2.212  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TC_EN     ; CLK        ; 0.385  ; 0.385  ; Rise       ; CLK             ;
; TC_RST    ; CLK        ; 0.459  ; 0.459  ; Rise       ; CLK             ;
; TM_EN     ; CLK        ; -1.643 ; -1.643 ; Rise       ; CLK             ;
; TM_IN     ; CLK        ; -1.663 ; -1.663 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TC_LAST      ; CLK        ; 4.271 ; 4.271 ; Rise       ; CLK             ;
; TM_ADDR[*]   ; CLK        ; 4.531 ; 4.531 ; Rise       ; CLK             ;
;  TM_ADDR[0]  ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  TM_ADDR[1]  ; CLK        ; 4.070 ; 4.070 ; Rise       ; CLK             ;
;  TM_ADDR[2]  ; CLK        ; 4.100 ; 4.100 ; Rise       ; CLK             ;
;  TM_ADDR[3]  ; CLK        ; 4.075 ; 4.075 ; Rise       ; CLK             ;
;  TM_ADDR[4]  ; CLK        ; 4.013 ; 4.013 ; Rise       ; CLK             ;
;  TM_ADDR[5]  ; CLK        ; 4.494 ; 4.494 ; Rise       ; CLK             ;
;  TM_ADDR[6]  ; CLK        ; 4.050 ; 4.050 ; Rise       ; CLK             ;
;  TM_ADDR[7]  ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
;  TM_ADDR[8]  ; CLK        ; 4.029 ; 4.029 ; Rise       ; CLK             ;
;  TM_ADDR[9]  ; CLK        ; 4.531 ; 4.531 ; Rise       ; CLK             ;
;  TM_ADDR[10] ; CLK        ; 4.260 ; 4.260 ; Rise       ; CLK             ;
;  TM_ADDR[11] ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
; TM_OUT       ; CLK        ; 6.230 ; 6.230 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TC_LAST      ; CLK        ; 4.271 ; 4.271 ; Rise       ; CLK             ;
; TM_ADDR[*]   ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
;  TM_ADDR[0]  ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  TM_ADDR[1]  ; CLK        ; 4.070 ; 4.070 ; Rise       ; CLK             ;
;  TM_ADDR[2]  ; CLK        ; 4.100 ; 4.100 ; Rise       ; CLK             ;
;  TM_ADDR[3]  ; CLK        ; 4.075 ; 4.075 ; Rise       ; CLK             ;
;  TM_ADDR[4]  ; CLK        ; 4.013 ; 4.013 ; Rise       ; CLK             ;
;  TM_ADDR[5]  ; CLK        ; 4.494 ; 4.494 ; Rise       ; CLK             ;
;  TM_ADDR[6]  ; CLK        ; 4.050 ; 4.050 ; Rise       ; CLK             ;
;  TM_ADDR[7]  ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
;  TM_ADDR[8]  ; CLK        ; 4.029 ; 4.029 ; Rise       ; CLK             ;
;  TM_ADDR[9]  ; CLK        ; 4.531 ; 4.531 ; Rise       ; CLK             ;
;  TM_ADDR[10] ; CLK        ; 4.260 ; 4.260 ; Rise       ; CLK             ;
;  TM_ADDR[11] ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
; TM_OUT       ; CLK        ; 6.230 ; 6.230 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 13.343 ; 0.215 ; N/A      ; N/A     ; 7.436               ;
;  CLK                 ; 13.343 ; 0.215 ; N/A      ; N/A     ; 7.436               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.531              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; TC_EN     ; CLK        ; 2.785 ; 2.785 ; Rise       ; CLK             ;
; TC_RST    ; CLK        ; 0.793 ; 0.793 ; Rise       ; CLK             ;
; TM_EN     ; CLK        ; 4.520 ; 4.520 ; Rise       ; CLK             ;
; TM_IN     ; CLK        ; 4.876 ; 4.876 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TC_EN     ; CLK        ; 0.385  ; 0.385  ; Rise       ; CLK             ;
; TC_RST    ; CLK        ; 0.459  ; 0.459  ; Rise       ; CLK             ;
; TM_EN     ; CLK        ; -1.643 ; -1.643 ; Rise       ; CLK             ;
; TM_IN     ; CLK        ; -1.663 ; -1.663 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TC_LAST      ; CLK        ; 8.163  ; 8.163  ; Rise       ; CLK             ;
; TM_ADDR[*]   ; CLK        ; 8.820  ; 8.820  ; Rise       ; CLK             ;
;  TM_ADDR[0]  ; CLK        ; 7.308  ; 7.308  ; Rise       ; CLK             ;
;  TM_ADDR[1]  ; CLK        ; 7.619  ; 7.619  ; Rise       ; CLK             ;
;  TM_ADDR[2]  ; CLK        ; 7.653  ; 7.653  ; Rise       ; CLK             ;
;  TM_ADDR[3]  ; CLK        ; 7.617  ; 7.617  ; Rise       ; CLK             ;
;  TM_ADDR[4]  ; CLK        ; 7.547  ; 7.547  ; Rise       ; CLK             ;
;  TM_ADDR[5]  ; CLK        ; 8.772  ; 8.772  ; Rise       ; CLK             ;
;  TM_ADDR[6]  ; CLK        ; 7.582  ; 7.582  ; Rise       ; CLK             ;
;  TM_ADDR[7]  ; CLK        ; 7.255  ; 7.255  ; Rise       ; CLK             ;
;  TM_ADDR[8]  ; CLK        ; 7.558  ; 7.558  ; Rise       ; CLK             ;
;  TM_ADDR[9]  ; CLK        ; 8.820  ; 8.820  ; Rise       ; CLK             ;
;  TM_ADDR[10] ; CLK        ; 8.054  ; 8.054  ; Rise       ; CLK             ;
;  TM_ADDR[11] ; CLK        ; 7.268  ; 7.268  ; Rise       ; CLK             ;
; TM_OUT       ; CLK        ; 11.591 ; 11.591 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TC_LAST      ; CLK        ; 4.271 ; 4.271 ; Rise       ; CLK             ;
; TM_ADDR[*]   ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
;  TM_ADDR[0]  ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  TM_ADDR[1]  ; CLK        ; 4.070 ; 4.070 ; Rise       ; CLK             ;
;  TM_ADDR[2]  ; CLK        ; 4.100 ; 4.100 ; Rise       ; CLK             ;
;  TM_ADDR[3]  ; CLK        ; 4.075 ; 4.075 ; Rise       ; CLK             ;
;  TM_ADDR[4]  ; CLK        ; 4.013 ; 4.013 ; Rise       ; CLK             ;
;  TM_ADDR[5]  ; CLK        ; 4.494 ; 4.494 ; Rise       ; CLK             ;
;  TM_ADDR[6]  ; CLK        ; 4.050 ; 4.050 ; Rise       ; CLK             ;
;  TM_ADDR[7]  ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
;  TM_ADDR[8]  ; CLK        ; 4.029 ; 4.029 ; Rise       ; CLK             ;
;  TM_ADDR[9]  ; CLK        ; 4.531 ; 4.531 ; Rise       ; CLK             ;
;  TM_ADDR[10] ; CLK        ; 4.260 ; 4.260 ; Rise       ; CLK             ;
;  TM_ADDR[11] ; CLK        ; 3.908 ; 3.908 ; Rise       ; CLK             ;
; TM_OUT       ; CLK        ; 6.230 ; 6.230 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1811     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1811     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 11 14:40:11 2015
Info: Command: quartus_sta g10_Lab3 -c g10_possibility_table
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g10_possibility_table.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 13.343
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.343         0.000 CLK 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 CLK 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.201         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLK 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Wed Nov 11 14:40:14 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


