// Seed: 2627489334
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2
);
  assign module_2.id_13 = 0;
  assign id_2 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input wor _id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    input tri1 id_5
);
  timeunit 1ps;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3
  );
  wire [id_0  &  id_0 : -1  >=  id_0] id_7;
  logic id_8;
  ;
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    input wor id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wire id_15,
    output logic id_16
);
  parameter id_18 = -1;
  wire id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_11
  );
  always #(1'd0)
    if (1 && -1) id_16 <= -1;
    else id_0 <= id_19;
  tri1 id_21 = 1'b0;
endmodule
