Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Oct  9 18:13:32 2021
| Host         : pc-klas1-9.esat.kuleuven.be running 64-bit Rocky Linux release 8.4 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file hweval_adder_timing_summary_routed.rpt -pb hweval_adder_timing_summary_routed.pb -rpx hweval_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : hweval_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.896        0.000                      0                12523        0.017        0.000                      0                12523        4.500        0.000                       0                  6267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.896        0.000                      0                12523        0.017        0.000                      0                12523        4.500        0.000                       0                  6267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regCout_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 6.401ns (70.362%)  route 2.696ns (29.638%))
  Logic Levels:           43  (CARRY4=41 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 15.477 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.375 r  dut/regRes_Q_reg[1115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.375    dut/regRes_Q_reg[1115]_i_2_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.492 r  dut/regRes_Q_reg[1119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.492    dut/regRes_Q_reg[1119]_i_3_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.746 r  dut/regCout_Q_reg_i_2/CO[0]
                         net (fo=1, routed)           0.947    14.693    dut/regCout_D
    SLICE_X95Y83         LUT3 (Prop_lut3_I0_O)        0.367    15.060 r  dut/regCout_Q_i_1/O
                         net (fo=1, routed)           0.000    15.060    dut/regCout_Q_i_1_n_0
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.601    15.477    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
                         clock pessimism              0.486    15.963    
                         clock uncertainty           -0.035    15.927    
    SLICE_X95Y83         FDRE (Setup_fdre_C_D)        0.029    15.956    dut/regCout_Q_reg
  -------------------------------------------------------------------
                         required time                         15.956    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1117]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 6.318ns (69.754%)  route 2.739ns (30.246%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 15.477 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.375 r  dut/regRes_Q_reg[1115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.375    dut/regRes_Q_reg[1115]_i_2_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.698 r  dut/regRes_Q_reg[1119]_i_3/O[1]
                         net (fo=1, routed)           0.990    14.688    dut/regRes_Q_reg[1119]_i_3_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I0_O)        0.332    15.020 r  dut/regRes_Q[1117]_i_1/O
                         net (fo=1, routed)           0.000    15.020    dut/regRes_Q[1117]_i_1_n_0
    SLICE_X95Y83         FDRE                                         r  dut/regRes_Q_reg[1117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.601    15.477    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regRes_Q_reg[1117]/C
                         clock pessimism              0.486    15.963    
                         clock uncertainty           -0.035    15.927    
    SLICE_X95Y83         FDRE (Setup_fdre_C_D)        0.075    16.002    dut/regRes_Q_reg[1117]
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                         -15.020    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1118]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 6.195ns (70.989%)  route 2.532ns (29.012%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 15.479 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.375 r  dut/regRes_Q_reg[1115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.375    dut/regRes_Q_reg[1115]_i_2_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.614 r  dut/regRes_Q_reg[1119]_i_3/O[2]
                         net (fo=1, routed)           0.782    14.396    dut/regRes_Q_reg[1119]_i_3_n_5
    SLICE_X98Y86         LUT3 (Prop_lut3_I0_O)        0.293    14.689 r  dut/regRes_Q[1118]_i_1/O
                         net (fo=1, routed)           0.000    14.689    dut/regRes_Q[1118]_i_1_n_0
    SLICE_X98Y86         FDRE                                         r  dut/regRes_Q_reg[1118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.603    15.479    dut/clk_IBUF_BUFG
    SLICE_X98Y86         FDRE                                         r  dut/regRes_Q_reg[1118]/C
                         clock pessimism              0.425    15.904    
                         clock uncertainty           -0.035    15.868    
    SLICE_X98Y86         FDRE (Setup_fdre_C_D)        0.118    15.986    dut/regRes_Q_reg[1118]
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1119]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.636ns  (logic 6.311ns (73.074%)  route 2.325ns (26.926%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 15.482 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.375 r  dut/regRes_Q_reg[1115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.375    dut/regRes_Q_reg[1115]_i_2_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.690 r  dut/regRes_Q_reg[1119]_i_3/O[3]
                         net (fo=1, routed)           0.576    14.266    dut/regRes_Q_reg[1119]_i_3_n_4
    SLICE_X97Y90         LUT3 (Prop_lut3_I0_O)        0.333    14.599 r  dut/regRes_Q[1119]_i_2/O
                         net (fo=1, routed)           0.000    14.599    dut/regRes_Q[1119]_i_2_n_0
    SLICE_X97Y90         FDRE                                         r  dut/regRes_Q_reg[1119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.606    15.482    dut/clk_IBUF_BUFG
    SLICE_X97Y90         FDRE                                         r  dut/regRes_Q_reg[1119]/C
                         clock pessimism              0.462    15.944    
                         clock uncertainty           -0.035    15.908    
    SLICE_X97Y90         FDRE (Setup_fdre_C_D)        0.075    15.983    dut/regRes_Q_reg[1119]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1109]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 6.086ns (70.602%)  route 2.534ns (29.398%))
  Logic Levels:           40  (CARRY4=38 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 15.479 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.464 r  dut/regRes_Q_reg[1111]_i_2/O[1]
                         net (fo=1, routed)           0.785    14.249    dut/regRes_Q_reg[1111]_i_2_n_6
    SLICE_X97Y86         LUT3 (Prop_lut3_I0_O)        0.334    14.583 r  dut/regRes_Q[1109]_i_1/O
                         net (fo=1, routed)           0.000    14.583    dut/regRes_Q[1109]_i_1_n_0
    SLICE_X97Y86         FDRE                                         r  dut/regRes_Q_reg[1109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.603    15.479    dut/clk_IBUF_BUFG
    SLICE_X97Y86         FDRE                                         r  dut/regRes_Q_reg[1109]/C
                         clock pessimism              0.462    15.941    
                         clock uncertainty           -0.035    15.905    
    SLICE_X97Y86         FDRE (Setup_fdre_C_D)        0.075    15.980    dut/regRes_Q_reg[1109]
  -------------------------------------------------------------------
                         required time                         15.980    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1116]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 6.170ns (72.894%)  route 2.294ns (27.106%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 15.482 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.375 r  dut/regRes_Q_reg[1115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.375    dut/regRes_Q_reg[1115]_i_2_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.594 r  dut/regRes_Q_reg[1119]_i_3/O[0]
                         net (fo=1, routed)           0.545    14.139    dut/regRes_Q_reg[1119]_i_3_n_7
    SLICE_X97Y90         LUT3 (Prop_lut3_I0_O)        0.288    14.427 r  dut/regRes_Q[1116]_i_1/O
                         net (fo=1, routed)           0.000    14.427    dut/regRes_Q[1116]_i_1_n_0
    SLICE_X97Y90         FDRE                                         r  dut/regRes_Q_reg[1116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.606    15.482    dut/clk_IBUF_BUFG
    SLICE_X97Y90         FDRE                                         r  dut/regRes_Q_reg[1116]/C
                         clock pessimism              0.462    15.944    
                         clock uncertainty           -0.035    15.908    
    SLICE_X97Y90         FDRE (Setup_fdre_C_D)        0.075    15.983    dut/regRes_Q_reg[1116]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1115]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 6.162ns (72.920%)  route 2.288ns (27.080%))
  Logic Levels:           41  (CARRY4=39 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 15.482 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.573 r  dut/regRes_Q_reg[1115]_i_2/O[3]
                         net (fo=1, routed)           0.539    14.112    dut/regRes_Q_reg[1115]_i_2_n_4
    SLICE_X95Y89         LUT3 (Prop_lut3_I0_O)        0.301    14.413 r  dut/regRes_Q[1115]_i_1/O
                         net (fo=1, routed)           0.000    14.413    dut/regRes_Q[1115]_i_1_n_0
    SLICE_X95Y89         FDRE                                         r  dut/regRes_Q_reg[1115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.606    15.482    dut/clk_IBUF_BUFG
    SLICE_X95Y89         FDRE                                         r  dut/regRes_Q_reg[1115]/C
                         clock pessimism              0.462    15.944    
                         clock uncertainty           -0.035    15.908    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)        0.075    15.983    dut/regRes_Q_reg[1115]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1114]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 6.112ns (72.484%)  route 2.320ns (27.516%))
  Logic Levels:           41  (CARRY4=39 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 15.482 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.258 r  dut/regRes_Q_reg[1111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.258    dut/regRes_Q_reg[1111]_i_2_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.497 r  dut/regRes_Q_reg[1115]_i_2/O[2]
                         net (fo=1, routed)           0.571    14.068    dut/regRes_Q_reg[1115]_i_2_n_5
    SLICE_X95Y90         LUT3 (Prop_lut3_I0_O)        0.327    14.395 r  dut/regRes_Q[1114]_i_1/O
                         net (fo=1, routed)           0.000    14.395    dut/regRes_Q[1114]_i_1_n_0
    SLICE_X95Y90         FDRE                                         r  dut/regRes_Q_reg[1114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.606    15.482    dut/clk_IBUF_BUFG
    SLICE_X95Y90         FDRE                                         r  dut/regRes_Q_reg[1114]/C
                         clock pessimism              0.462    15.944    
                         clock uncertainty           -0.035    15.908    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)        0.075    15.983    dut/regRes_Q_reg[1114]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1108]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 5.936ns (70.428%)  route 2.492ns (29.572%))
  Logic Levels:           40  (CARRY4=38 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 15.479 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.360 r  dut/regRes_Q_reg[1111]_i_2/O[0]
                         net (fo=1, routed)           0.743    14.103    dut/regRes_Q_reg[1111]_i_2_n_7
    SLICE_X98Y86         LUT3 (Prop_lut3_I0_O)        0.288    14.391 r  dut/regRes_Q[1108]_i_1/O
                         net (fo=1, routed)           0.000    14.391    dut/regRes_Q[1108]_i_1_n_0
    SLICE_X98Y86         FDRE                                         r  dut/regRes_Q_reg[1108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.603    15.479    dut/clk_IBUF_BUFG
    SLICE_X98Y86         FDRE                                         r  dut/regRes_Q_reg[1108]/C
                         clock pessimism              0.425    15.904    
                         clock uncertainty           -0.035    15.868    
    SLICE_X98Y86         FDRE (Setup_fdre_C_D)        0.118    15.986    dut/regRes_Q_reg[1108]
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 dut/regCout_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[1111]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 6.080ns (72.412%)  route 2.316ns (27.588%))
  Logic Levels:           40  (CARRY4=38 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 15.482 - 10.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.776     5.963    dut/clk_IBUF_BUFG
    SLICE_X95Y83         FDRE                                         r  dut/regCout_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.456     6.419 r  dut/regCout_Q_reg/Q
                         net (fo=1, routed)           1.332     7.750    dut/regCout_Q
    SLICE_X95Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  dut/regRes_Q[963]_i_6/O
                         net (fo=1, routed)           0.409     8.283    dut/regRes_Q[963]_i_6_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.920 r  dut/regRes_Q_reg[963]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    dut/regRes_Q_reg[963]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  dut/regRes_Q_reg[967]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.037    dut/regRes_Q_reg[967]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  dut/regRes_Q_reg[971]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.154    dut/regRes_Q_reg[971]_i_2_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  dut/regRes_Q_reg[975]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    dut/regRes_Q_reg[975]_i_2_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  dut/regRes_Q_reg[979]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.388    dut/regRes_Q_reg[979]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  dut/regRes_Q_reg[983]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.505    dut/regRes_Q_reg[983]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  dut/regRes_Q_reg[987]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.622    dut/regRes_Q_reg[987]_i_2_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  dut/regRes_Q_reg[991]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.739    dut/regRes_Q_reg[991]_i_2_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  dut/regRes_Q_reg[995]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    dut/regRes_Q_reg[995]_i_2_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  dut/regRes_Q_reg[999]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    dut/regRes_Q_reg[999]_i_2_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  dut/regRes_Q_reg[1003]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/regRes_Q_reg[1003]_i_2_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  dut/regRes_Q_reg[1007]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.207    dut/regRes_Q_reg[1007]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  dut/regRes_Q_reg[1011]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    dut/regRes_Q_reg[1011]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  dut/regRes_Q_reg[1015]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    dut/regRes_Q_reg[1015]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  dut/regRes_Q_reg[1019]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.558    dut/regRes_Q_reg[1019]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  dut/regRes_Q_reg[1023]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.675    dut/regRes_Q_reg[1023]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  dut/regRes_Q_reg[1027]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.792    dut/regRes_Q_reg[1027]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.909 r  dut/regRes_Q_reg[1031]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.909    dut/regRes_Q_reg[1031]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.026 r  dut/regRes_Q_reg[1035]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    dut/regRes_Q_reg[1035]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  dut/regRes_Q_reg[1039]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.143    dut/regRes_Q_reg[1039]_i_2_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.260 r  dut/regRes_Q_reg[1043]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.260    dut/regRes_Q_reg[1043]_i_2_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.377 r  dut/regRes_Q_reg[1047]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.377    dut/regRes_Q_reg[1047]_i_2_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.494 r  dut/regRes_Q_reg[1051]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.503    dut/regRes_Q_reg[1051]_i_2_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  dut/regRes_Q_reg[1055]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    dut/regRes_Q_reg[1055]_i_2_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  dut/regRes_Q_reg[1059]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    dut/regRes_Q_reg[1059]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.854 r  dut/regRes_Q_reg[1063]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.854    dut/regRes_Q_reg[1063]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.971 r  dut/regRes_Q_reg[1067]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.971    dut/regRes_Q_reg[1067]_i_2_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.088 r  dut/regRes_Q_reg[1071]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.088    dut/regRes_Q_reg[1071]_i_2_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.205 r  dut/regRes_Q_reg[1075]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    dut/regRes_Q_reg[1075]_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.322 r  dut/regRes_Q_reg[1079]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    dut/regRes_Q_reg[1079]_i_2_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.439 r  dut/regRes_Q_reg[1083]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.439    dut/regRes_Q_reg[1083]_i_2_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  dut/regRes_Q_reg[1087]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.556    dut/regRes_Q_reg[1087]_i_2_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.673 r  dut/regRes_Q_reg[1091]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    dut/regRes_Q_reg[1091]_i_2_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.790 r  dut/regRes_Q_reg[1095]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.790    dut/regRes_Q_reg[1095]_i_2_n_0
    SLICE_X96Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.907 r  dut/regRes_Q_reg[1099]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    dut/regRes_Q_reg[1099]_i_2_n_0
    SLICE_X96Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.024 r  dut/regRes_Q_reg[1103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    dut/regRes_Q_reg[1103]_i_2_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.141 r  dut/regRes_Q_reg[1107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.141    dut/regRes_Q_reg[1107]_i_2_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.456 r  dut/regRes_Q_reg[1111]_i_2/O[3]
                         net (fo=1, routed)           0.567    14.023    dut/regRes_Q_reg[1111]_i_2_n_4
    SLICE_X95Y89         LUT3 (Prop_lut3_I0_O)        0.336    14.359 r  dut/regRes_Q[1111]_i_1/O
                         net (fo=1, routed)           0.000    14.359    dut/regRes_Q[1111]_i_1_n_0
    SLICE_X95Y89         FDRE                                         r  dut/regRes_Q_reg[1111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        1.606    15.482    dut/clk_IBUF_BUFG
    SLICE_X95Y89         FDRE                                         r  dut/regRes_Q_reg[1111]/C
                         clock pessimism              0.462    15.944    
                         clock uncertainty           -0.035    15.908    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)        0.075    15.983    dut/regRes_Q_reg[1111]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dut/result_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[332]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.562%)  route 0.188ns (53.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.609     1.807    dut/clk_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  dut/result_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.164     1.971 r  dut/result_reg[332]/Q
                         net (fo=2, routed)           0.188     2.159    dut_n_698
    SLICE_X98Y49         FDRE                                         r  in_b_reg[332]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.884     2.339    clk_IBUF_BUFG
    SLICE_X98Y49         FDRE                                         r  in_b_reg[332]/C
                         clock pessimism             -0.257     2.082    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.060     2.142    in_b_reg[332]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dut/regRes_Q_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.137%)  route 0.208ns (55.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.607     1.805    dut/clk_IBUF_BUFG
    SLICE_X92Y50         FDRE                                         r  dut/regRes_Q_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.969 r  dut/regRes_Q_reg[167]/Q
                         net (fo=2, routed)           0.208     2.177    dut/regRes_Q_reg_n_0_[167]
    SLICE_X92Y49         FDRE                                         r  dut/result_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.883     2.338    dut/clk_IBUF_BUFG
    SLICE_X92Y49         FDRE                                         r  dut/result_reg[167]/C
                         clock pessimism             -0.257     2.081    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.075     2.156    dut/result_reg[167]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dut/regA_Q_reg[811]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regA_Q_reg[651]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.259%)  route 0.199ns (48.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.615     1.813    dut/clk_IBUF_BUFG
    SLICE_X100Y48        FDRE                                         r  dut/regA_Q_reg[811]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.164     1.977 r  dut/regA_Q_reg[811]/Q
                         net (fo=1, routed)           0.199     2.176    dut/regA_Q_reg_n_0_[811]
    SLICE_X101Y50        LUT5 (Prop_lut5_I2_O)        0.045     2.221 r  dut/regA_Q[651]_i_1/O
                         net (fo=1, routed)           0.000     2.221    dut/regA_Q[651]_i_1_n_0
    SLICE_X101Y50        FDRE                                         r  dut/regA_Q_reg[651]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.879     2.334    dut/clk_IBUF_BUFG
    SLICE_X101Y50        FDRE                                         r  dut/regA_Q_reg[651]/C
                         clock pessimism             -0.257     2.077    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.092     2.169    dut/regA_Q_reg[651]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 in_b_reg[484]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regB_Q_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.227ns (54.210%)  route 0.192ns (45.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.607     1.805    clk_IBUF_BUFG
    SLICE_X91Y50         FDRE                                         r  in_b_reg[484]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDRE (Prop_fdre_C_Q)         0.128     1.933 r  in_b_reg[484]/Q
                         net (fo=2, routed)           0.192     2.125    dut/in_b[484]
    SLICE_X91Y49         LUT5 (Prop_lut5_I4_O)        0.099     2.224 r  dut/regB_Q[484]_i_1/O
                         net (fo=1, routed)           0.000     2.224    dut/regB_Q[484]_i_1_n_0
    SLICE_X91Y49         FDRE                                         r  dut/regB_Q_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.882     2.337    dut/clk_IBUF_BUFG
    SLICE_X91Y49         FDRE                                         r  dut/regB_Q_reg[484]/C
                         clock pessimism             -0.257     2.080    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.092     2.172    dut/regB_Q_reg[484]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/regRes_Q_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regRes_Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.665%)  route 0.212ns (50.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.607     1.805    dut/clk_IBUF_BUFG
    SLICE_X92Y50         FDRE                                         r  dut/regRes_Q_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.969 r  dut/regRes_Q_reg[163]/Q
                         net (fo=2, routed)           0.212     2.181    dut/regRes_Q_reg_n_0_[163]
    SLICE_X97Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.226 r  dut/regRes_Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.226    dut/regRes_Q[3]_i_1_n_0
    SLICE_X97Y49         FDRE                                         r  dut/regRes_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.884     2.339    dut/clk_IBUF_BUFG
    SLICE_X97Y49         FDRE                                         r  dut/regRes_Q_reg[3]/C
                         clock pessimism             -0.257     2.082    
    SLICE_X97Y49         FDRE (Hold_fdre_C_D)         0.091     2.173    dut/regRes_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/regRes_Q_reg[324]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.147%)  route 0.195ns (56.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.607     1.805    dut/clk_IBUF_BUFG
    SLICE_X92Y50         FDRE                                         r  dut/regRes_Q_reg[324]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.148     1.953 r  dut/regRes_Q_reg[324]/Q
                         net (fo=2, routed)           0.195     2.148    dut/regRes_Q_reg_n_0_[324]
    SLICE_X92Y49         FDRE                                         r  dut/result_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.883     2.338    dut/clk_IBUF_BUFG
    SLICE_X92Y49         FDRE                                         r  dut/result_reg[324]/C
                         clock pessimism             -0.257     2.081    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.010     2.091    dut/result_reg[324]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/regRes_Q_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.970%)  route 0.246ns (60.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.607     1.805    dut/clk_IBUF_BUFG
    SLICE_X92Y50         FDRE                                         r  dut/regRes_Q_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.969 r  dut/regRes_Q_reg[163]/Q
                         net (fo=2, routed)           0.246     2.215    dut/regRes_Q_reg_n_0_[163]
    SLICE_X96Y49         FDRE                                         r  dut/result_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.884     2.339    dut/clk_IBUF_BUFG
    SLICE_X96Y49         FDRE                                         r  dut/result_reg[163]/C
                         clock pessimism             -0.257     2.082    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.075     2.157    dut/result_reg[163]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/regRes_Q_reg[494]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.636     1.834    dut/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  dut/regRes_Q_reg[494]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.148     1.982 r  dut/regRes_Q_reg[494]/Q
                         net (fo=2, routed)           0.194     2.176    dut/regRes_Q_reg_n_0_[494]
    SLICE_X108Y49        FDRE                                         r  dut/result_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.913     2.368    dut/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  dut/result_reg[494]/C
                         clock pessimism             -0.257     2.111    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.005     2.116    dut/result_reg[494]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dut/regRes_Q_reg[483]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[483]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.786%)  route 0.238ns (59.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.607     1.805    dut/clk_IBUF_BUFG
    SLICE_X92Y50         FDRE                                         r  dut/regRes_Q_reg[483]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.969 r  dut/regRes_Q_reg[483]/Q
                         net (fo=2, routed)           0.238     2.207    dut/regRes_Q_reg_n_0_[483]
    SLICE_X92Y49         FDRE                                         r  dut/result_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.883     2.338    dut/clk_IBUF_BUFG
    SLICE_X92Y49         FDRE                                         r  dut/result_reg[483]/C
                         clock pessimism             -0.257     2.081    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.060     2.141    dut/result_reg[483]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 in_b_reg[642]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/regB_Q_reg[642]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.884%)  route 0.218ns (49.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.609     1.807    clk_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  in_b_reg[642]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y50        FDRE (Prop_fdre_C_Q)         0.128     1.935 r  in_b_reg[642]/Q
                         net (fo=2, routed)           0.218     2.153    dut/in_b[642]
    SLICE_X105Y49        LUT5 (Prop_lut5_I4_O)        0.098     2.251 r  dut/regB_Q[642]_i_1/O
                         net (fo=1, routed)           0.000     2.251    dut/regB_Q[642]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  dut/regB_Q_reg[642]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=6266, routed)        0.885     2.340    dut/clk_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  dut/regB_Q_reg[642]/C
                         clock pessimism             -0.257     2.083    
    SLICE_X105Y49        FDRE (Hold_fdre_C_D)         0.092     2.175    dut/regB_Q_reg[642]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y67    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X96Y67    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y59    dut/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y59    dut/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y59    dut/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y93    dut/regA_Q_reg[154]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y93    dut/regA_Q_reg[155]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y92    dut/regA_Q_reg[156]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X90Y90    dut/regA_Q_reg[157]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y93    dut/regA_Q_reg[154]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y93    dut/regA_Q_reg[155]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y53    dut/regA_Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y54    dut/regA_Q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y54    dut/regA_Q_reg[665]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y56    dut/regB_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y74    dut/regB_Q_reg[576]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y68   dut/regRes_Q_reg[373]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y68   dut/regRes_Q_reg[374]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X91Y72    dut/regRes_Q_reg[86]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y67    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y67    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y93    dut/regA_Q_reg[154]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y93    dut/regA_Q_reg[155]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y53    dut/regA_Q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X90Y53    dut/regA_Q_reg[166]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X95Y54    dut/regA_Q_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49   dut/regA_Q_reg[653]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y69    dut/regA_Q_reg[65]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y54    dut/regA_Q_reg[665]/C



