CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_267
functions	,	V_292
status_reg	,	V_136
reqdata	,	V_392
MIPI_DSI_RX_ACKNOWLEDGE_AND_ERROR_REPORT	,	V_360
framedone_data	,	V_506
"Could not find suitable clock settings.\n"	,	L_26
ddr2ns	,	F_132
dsi_packet_sent_handler_data	,	V_347
dsi_display_uninit_dispc	,	F_231
devices	,	V_550
dsi_vc_generic_write_0	,	F_176
dsi_vc_generic_write_2	,	F_179
dsi_vc_generic_write_1	,	F_178
"Failed to set dsi_vc_enable to %d\n"	,	L_82
size	,	V_346
isr_table	,	V_121
pll_locked	,	V_151
dsi_config_cmd_mode_interleaving	,	F_200
IRQ_NONE	,	V_127
dsi_register_isr_vc	,	F_63
"dsi_display_enable\n"	,	L_167
"Failed to set dsi_if_enable to %d\n"	,	L_18
debug_irq	,	V_110
mask_p	,	V_316
MIPI_DSI_DCS_READ	,	V_391
word_count	,	V_491
ddr_clk	,	V_306
mask_n	,	V_317
cache_cinfo	,	V_211
tclk_zero	,	V_314
dsi_unregister_isr	,	F_62
vdds_dsi_enabled	,	V_247
a	,	V_214
dsi_vc_config_source	,	F_157
clkin	,	V_193
b	,	V_215
e	,	V_146
f	,	V_220
dsi_runtime_resume	,	F_287
h	,	V_497
i	,	V_100
irq	,	V_124
dsi_set_stop_state_counter	,	F_192
"DSI LP interleaving(bytes) HSA %d, HFP %d, HBP %d, BLLP %d\n"	,	L_152
MIPI_DSI_GENERIC_READ_REQUEST_1_PARAM	,	V_395
l	,	V_153
CS	,	V_68
p	,	V_319
r	,	V_145
s	,	V_254
t	,	V_24
dss_mgr_disable	,	F_208
v	,	V_345
w	,	V_401
x	,	T_4
DSI_TX_FIFO_VC_SIZE	,	V_274
vp_hsync_pol	,	V_421
dsi_configure_dispc_clocks	,	F_234
omapdss_dsi_enable_te	,	F_248
setup_time	,	V_37
dss_debugfs_create_file	,	F_280
DSI_COMPLEXIO_IRQ_STATUS	,	V_129
isr	,	V_117
dss_clk	,	V_169
dev_dbg	,	F_279
tlp_avail	,	V_444
"Virtual Channel not allocated to display %s\n"	,	L_176
packet_len	,	V_503
pin_cfg	,	V_482
x16	,	V_407
"OMAP DSI rev %d.%d\n"	,	L_188
dsi_enable_scp_clk	,	F_89
polarity	,	V_300
dsi_pll_set_clock_div	,	F_97
add	,	V_344
dsi_compute_interleave_hs	,	F_197
rev	,	V_552
dss_mgr_enable	,	F_206
dss_dsi_enable_pads	,	F_139
vp_data	,	V_348
dsi_get_pll_hsdiv_dsi_rate	,	F_83
OMAP_DSS_DSI_CMD_MODE	,	V_514
DSI_PLL_POWER_ON_ALL	,	V_181
regm_dsi_start	,	V_227
DSI_CLK_TIMING	,	V_273
spin_unlock_irqrestore	,	F_57
dsi_lane_function	,	V_291
module_id	,	V_167
init_timer	,	F_271
isr_array_size	,	V_115
"HS busy when enabling ULPS\n"	,	L_140
MIPI_DSI_RX_DCS_LONG_READ_RESPONSE	,	V_363
"\tDCS long response, len %d\n"	,	L_108
"dsi1_irqs"	,	L_191
DECLARE_COMPLETION_ONSTACK	,	F_149
dsi_clock_info	,	V_183
dsi_cio_disable_lane_override	,	F_135
dss_dsi_content_type	,	V_376
dsi_lane_config	,	V_485
ERRSYNCESC1	,	V_77
"CIO PWR clock domain not coming out of reset.\n"	,	L_75
ERRSYNCESC2	,	V_78
dsi2_dump_irqs	,	F_118
ERRSYNCESC3	,	V_79
VERBOSE_IRQ	,	F_33
"dsi_vc_write_common(ch %d, cmd 0x%02x, len %d) failed\n"	,	L_121
sys_clk	,	V_150
timings	,	V_416
lp_clk_div	,	V_171
pck	,	V_217
dss_select_dispc_clk_source	,	F_238
regn_start	,	V_221
DISPC_IRQ_FRAMEDONE2	,	V_520
dsi1_dump_regs	,	F_126
hbp_blanking_mode	,	V_430
spin_unlock	,	F_40
"device %s register failed: %d\n"	,	L_183
"%s (%s) not active\n"	,	L_177
"can't get IORESOURCE_MEM DSI\n"	,	L_184
req_pck	,	V_198
DSI_FIFO_SIZE_32	,	V_468
dsi_data	,	V_1
"DSI CIO error, cio irqstatus %x\n"	,	L_9
data_type	,	V_368
max_dss_fck	,	V_208
"\t\tSoT Sync Error\n"	,	L_90
dsi_proto_config	,	F_202
ttxclkesc	,	V_445
dsi_vc_source	,	V_357
FEAT_PARAM_DSIPLL_FINT	,	V_543
ths_eot	,	V_473
dss_dsi_disable_pads	,	F_140
channel	,	V_66
"%u bytes, %u kbytes/sec\n"	,	L_2
cache_clk_freq	,	V_219
ddr_post	,	V_438
_dsi_initialize_irq	,	F_55
"VC(%d) busy when trying to configure it!\n"	,	L_84
"-- CIO interrupts --\n"	,	L_63
vp_hsync_end	,	V_427
clk_put	,	F_259
tclk_trail	,	V_313
DSI_LANE_UNUSED	,	V_325
omap_dss_device	,	V_5
debug_write	,	V_364
ddr_alwon	,	V_433
clk	,	V_545
regulator_disable	,	F_109
dss_feat_get_param_max	,	F_95
omap_dispc_unregister_isr	,	F_232
IRQ_HANDLED	,	V_133
dss_get_dispc_clk_source	,	F_112
clocks	,	V_173
ECC_NO_CORR	,	V_74
driver	,	V_512
"-- DSI%d interrupts --\n"	,	L_61
dsi_vc_flush_long_data	,	F_160
OMAP_DSS_DSI_FMT_RGB565	,	V_33
enable_hsclk	,	V_241
"cannot lock PLL\n"	,	L_37
dsi_calc_clock_param_ranges	,	F_255
dsi_vc_dcs_write_nosync	,	F_170
vc_id	,	V_372
"can't get sys_clk\n"	,	L_181
wait	,	V_23
errors_lock	,	V_108
ddr_clk_post	,	V_454
vsa	,	V_474
DSI_TX_FIFO_VC_EMPTINESS	,	V_279
pins	,	V_484
DSI_RX_FIFO_VC_SIZE	,	V_275
dsi_calc_clock_rates	,	F_93
vsw	,	V_516
regm_dispc_start	,	V_225
"dsi_vc_send_long, %d bytes\n"	,	L_114
dss_select_lcd_clk_source	,	F_240
err	,	V_240
dss_feat_get_reg_field	,	F_101
" failed\n"	,	L_124
"LP_RX_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_143
"tclk_prepare %u (%uns)\n"	,	L_70
ndl	,	V_457
LDO_POWER_GOOD	,	V_64
dsi_vc_send_null	,	F_159
omap_dsi_isr_t	,	T_6
dsi_handle_irq_errors	,	F_41
vcstatus	,	V_98
phy	,	V_8
best_dispc	,	V_204
MIPI_DSI_GENERIC_READ_REQUEST_2_PARAM	,	V_396
"\t\tDSI Protocol Violation\n"	,	L_104
ciostatus	,	V_99
err_cio_pwr	,	V_330
dsi_dump_dsidev_regs	,	F_119
dsi_cio_timings	,	F_133
DSI_CTRL	,	V_161
num_lanes_used	,	V_298
"\tunknown datatype 0x%02x\n"	,	L_109
function	,	V_304
dsi_fclk	,	V_170
PLL_UNLOCK	,	V_56
"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "	,	L_23
dsi_clk_src	,	V_257
dsi_handle_isrs	,	F_44
dss_has_feature	,	F_79
"regm_dispc = %d, %s (%s) = %lu\n"	,	L_34
enter_hs	,	V_434
dispc_mgr_enable_fifohandcheck	,	F_227
lane_number	,	V_301
mod_timer	,	F_213
DSI_VC_SOURCE_VP	,	V_354
"TX_STOP bit not going down\n"	,	L_78
"dsi_vc_generic_read_2(ch %d) failed\n"	,	L_139
"DSI resets: "	,	L_13
devm_kzalloc	,	F_264
"request_irq failed\n"	,	L_187
dsi_fclk_src	,	V_526
sema_init	,	F_269
dsi_pix_fmt	,	V_413
old_mask	,	V_137
MIPI_DSI_PACKED_PIXEL_STREAM_16	,	V_495
dsi_get_pll_hsdiv_dispc_rate	,	F_82
MIPI_DSI_PACKED_PIXEL_STREAM_18	,	V_494
dsi_vc_read_rx_fifo	,	F_182
lane	,	V_487
dsi_dump_clocks	,	F_114
DSSERR	,	F_42
dsi_pll_power_state	,	V_177
DSI_IRQENABLE	,	V_138
regm_dispc_end	,	V_226
ths_exit	,	V_311
omap_dsi_update	,	F_221
"DSI VC(%d) error, vc irqstatus %x\n"	,	L_8
"\t\tInvalid Transmission Length\n"	,	L_102
omapdss_dsi_configure_pins	,	F_204
"PLL init done\n"	,	L_43
dsi_mem	,	V_554
err_get_dsi	,	V_532
MIPI_DSI_PACKED_PIXEL_STREAM_24	,	V_492
IS_ERR	,	F_105
devm_request_irq	,	F_276
update_bytes	,	V_44
offsets_new	,	V_324
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_1BYTE	,	V_361
omapdss_dsi_vc_enable_hs	,	F_158
spin_lock_init	,	F_266
DIV_ROUND_UP	,	F_201
" x4"	,	L_144
ENOSYS	,	V_148
dsi_vc_dcs_write_0	,	F_175
dsi_vc_dcs_write_1	,	F_177
DSI_VC_IRQENABLE	,	F_53
ULPSACTIVENOT_ALL0	,	V_95
len	,	V_369
ULPSACTIVENOT_ALL1	,	V_96
stats	,	V_263
lanes	,	V_303
dsi_vc_generic_read_2	,	F_187
dsi_vc_generic_read_0	,	F_185
DSI_CIO_IRQ_ULPSACTIVENOT_ALL0	,	V_403
state	,	V_178
dsi_vc_generic_read_1	,	F_186
"cannot lock PLL when enabling clocks\n"	,	L_12
ths_prepare_ths_zero	,	V_309
trans_lp	,	V_443
dsi_display_uninit_dsi	,	F_241
dsi_pll_power	,	F_91
DSI_REVISION	,	V_265
DSI_SYSSTATUS	,	V_267
"\t\tEoT Sync Error\n"	,	L_91
perf_setup_time	,	V_34
tclk_post	,	V_471
wait_for_completion_timeout	,	F_150
"\tsending remainder bytes %d\n"	,	L_117
BTA	,	V_73
"DSI_PLL_HSDIV_DISPC (%s)\t%-16luregm_dispc %u\t(%s)\n"	,	L_49
"the constraint off.\n"	,	L_24
free_idx	,	V_142
lptxscp_start	,	V_318
GFP_KERNEL	,	V_555
dsi_wait_pll_hsdiv_dispc_active	,	F_253
cur	,	V_202
STATEULPS3	,	V_88
mutex_init	,	F_268
STATEULPS2	,	V_87
pol	,	V_488
STATEULPS1	,	V_86
debug_read	,	V_365
mutex_unlock	,	F_245
found	,	V_218
"DSI IRQ: 0x%x: "	,	L_3
dsi_sync_vc	,	F_153
exit_hs	,	V_435
BUG	,	F_24
"Failed to complete previous frame transfer\n"	,	L_79
arg	,	V_118
"\t%s short response, 1 byte: %02x\n"	,	L_129
dss_get_dsi_clk_source	,	F_86
DSI_COMPLEXIO_POWER_ULPS	,	V_404
bitnum	,	V_20
OMAP_DSS_DSI_VIDEO_MODE	,	V_335
"Error while sending BTA: %x\n"	,	L_113
dsi_init_display	,	F_249
omapdss_dsi_display_disable	,	F_247
"LP busy when enabling ULPS\n"	,	L_141
seq_file	,	V_253
omap_dispc_register_isr	,	F_225
regm	,	V_187
dsi_get_dsidev_from_dssdev	,	F_3
regn	,	V_185
regn_end	,	V_222
del_timer	,	F_49
"can't get fck\n"	,	L_179
num_line_buffers	,	V_411
dsi1_dump_irqs	,	F_117
mutex_lock	,	F_243
dsi_if_enable	,	F_80
"dsi_vc_enable_hs(%d, %d)\n"	,	L_86
"RX fifo empty when trying to read.\n"	,	L_127
tlpx_half	,	V_312
DSS_DSI_CONTENT_DCS	,	V_377
tclk_pre	,	V_470
dsi_collect_irq_stats	,	F_37
dsi2_dump_regs	,	F_127
bytespp	,	V_498
bytespl	,	V_499
dsi_packet_sent_handler_vp	,	F_147
line_buf_size	,	V_414
source	,	V_353
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_259
"dsi_vc_generic_send_read_request(ch %d, reqlen %d)"	,	L_126
bytespf	,	V_500
hsa_interleave_hs	,	V_459
"%d\n"	,	L_65
__cancel_delayed_work	,	F_220
"tlpx_half %u (%uns), tclk_trail %u (%uns), "	,	L_68
"dsi_vc_dcs_send_read_request(ch%d, dcs_cmd %x)\n"	,	L_122
DSI_TIMING2	,	V_269
DSI_TIMING1	,	V_268
"out of reset\n"	,	L_72
x_res	,	V_417
platform_get_irq	,	F_275
OMAP_DSS_DSI_FMT_RGB666_PACKED	,	V_32
trans_time	,	V_38
DSI_VC_IRQ_BTA	,	V_366
clk_get_rate	,	F_87
DSI_COMPLEXIO_IRQ_ENABLE	,	V_140
DSI_VC_CTRL	,	F_121
ETIMEDOUT	,	V_509
FEAT_PARAM_DSIPLL_REGN	,	V_539
dispc	,	V_523
"- DSI%d PLL -\n"	,	L_45
dsi_vc_write_long_payload	,	F_166
FEAT_PARAM_DSIPLL_REGM	,	V_540
hbp	,	V_450
name	,	V_36
omap_dsi_set_vc_id	,	F_251
LP_RX_TIMEOUT	,	V_60
HS_TX_TIMEOUT	,	V_59
isr_table_cio	,	V_123
"\t\t(reserved7)\n"	,	L_96
vsync_pol	,	V_422
"DISPC"	,	L_159
ktime_to_us	,	F_30
"device %s init failed: %d\n"	,	L_182
caps	,	V_535
"on"	,	L_51
vp_vsync_pol	,	V_423
dsi_write_reg	,	F_5
dsi_bus_lock	,	F_9
dsi_vm_data	,	V_336
DSI_CATCH_MISSING_TE	,	F_48
get_resolution	,	V_513
ERRCONTENTIONLP0_2	,	V_91
ERRCONTENTIONLP0_1	,	V_89
ERRESC3	,	V_82
ERRESC2	,	V_81
ERRCONTENTIONLP0_3	,	V_93
"TA_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_147
omap_dsihw_probe	,	F_263
ERRESC1	,	V_80
FEAT_PARAM_DSIPLL_REGM_DSI	,	V_542
DSI_PLL_STATUS	,	V_152
dsi_cio_power	,	F_128
vdds_dsi	,	V_246
"Failed to set dispc clocks\n"	,	L_165
"\tACK with ERROR (%#x):\n"	,	L_88
start	,	V_558
"dsi2_irqs"	,	L_192
_omap_dsi_configure_irqs	,	F_50
"DSI VC(%d) IRQ 0x%x: "	,	L_5
"ERROR FIFO FULL, aborting transfer\n"	,	L_119
DSI_IRQ_COMPLEXIO_ERR	,	V_128
dsi_completion_handler	,	F_14
"dsi_display_enable FAILED\n"	,	L_170
DSI_IRQ_CHANNEL_MASK	,	V_47
cur_dispc	,	V_216
regulator_enable	,	F_107
DSI_COMPLEXIO_POWER_OFF	,	V_338
regm_end	,	V_224
pm_runtime_put_sync	,	F_73
dsi_get_line_buf_size	,	F_129
enable_reg	,	V_135
PLL_RECALL	,	V_57
regm_start	,	V_223
"CLKIN4DDR = 2 * %d / %d * %lu = %lu\n"	,	L_31
"dsi_vc_read_rx_fifo(ch %d type %s) failed\n"	,	L_135
"rx fifo not empty when sending BTA, dumping data:\n"	,	L_111
"HBP: %d, HFP: %d, HSA: %d, TL: %d TXBYTECLKHS\n"	,	L_155
default_mask	,	V_134
pck_div	,	V_524
WAKEUP	,	V_53
update_channel	,	V_349
MIPI_DSI_GENERIC_SHORT_WRITE_2_PARAM	,	V_382
dsi_compute_interleave_lp	,	F_199
SYNC_LOST	,	V_63
buswidth	,	V_467
VC0	,	V_49
VC2	,	V_51
VC1	,	V_50
vc_irqs	,	V_105
VC3	,	V_52
clk_enable	,	F_75
dsi_disable_video_output	,	F_207
dsi_probe_pdata	,	F_261
dcs_cmd	,	V_386
dsi_get_dsidrv_data	,	F_1
hfp	,	V_449
hfp_blanking_mode	,	V_429
hsa_interleave_lp	,	V_460
dsi_bus_is_locked	,	F_13
DSI_LANE_CLK	,	V_293
"\t\tECC Error, multi-bit (not corrected)\n"	,	L_98
err3	,	V_528
err2	,	V_367
err1	,	V_249
err0	,	V_248
lcd_clk_src	,	V_527
flags	,	V_141
dsi_get_txbyteclkhs	,	F_84
dispc_find_clk_divs	,	F_96
dsi_call_isrs	,	F_43
"Failed to calc dispc clocks\n"	,	L_164
fck	,	V_408
dsi_cio_init	,	F_138
bl_interleave_lp	,	V_466
pm_runtime_disable	,	F_281
vp_vsync_end	,	V_425
dsi_vc_send_short	,	F_168
dsi_runtime_get	,	F_68
platform_driver_probe	,	F_290
dsi_register_isr_cio	,	F_65
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE	,	V_398
"DSI HS interleaving(TXBYTECLKHS) HSA %d, HFP %d, HBP %d, BLLP %d\n"	,	L_151
DSI_VC_IRQ_PACKET_SENT	,	V_67
dispc_mgr_set_clock_div	,	F_236
__exit	,	T_9
omap_dss_unregister_child_devices	,	F_283
"dsi fclk source = %s (%s)\n"	,	L_54
"\n"	,	L_4
"DSI(%s): %u us + %u us = %u us (%uHz), "	,	L_1
omap_dsihw_driver	,	V_562
DSI_DSIPHY_CFG10	,	V_320
scp_clk_refcount	,	V_176
DISPC_IRQ_FRAMEDONE	,	V_519
lck_div	,	V_522
dispc_runtime_put	,	F_286
ktime_t	,	T_2
dsi_irqs	,	V_104
OMAP_DISPLAY_TYPE_DSI	,	V_551
OMAP_DSS_CLK_SRC_FCK	,	V_168
te_enabled	,	V_351
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_2BYTE	,	V_362
cio_irqs	,	V_106
num_lanes	,	V_486
" x16"	,	L_146
"can't ioremap DSI\n"	,	L_185
"dsi_vc_dcs_send_read_request(ch %d, cmd 0x%02x)"	,	L_123
"dsi_if_enable(%d)\n"	,	L_17
DSSDBG	,	F_69
num_devices	,	V_549
dsi_pll_calc_clock_div_pck	,	F_94
"\tDCS short response, 1 byte: %#x\n"	,	L_106
MIPI_DSI_GENERIC_SHORT_WRITE_1_PARAM	,	V_380
FEAT_DSI_VC_OCP_WIDTH	,	V_356
omap_dsihw_remove	,	F_282
schedule_hrtimeout	,	F_22
FIFO_TX_OVF	,	V_71
REG_FLD_MOD	,	F_81
"Failed to complete previous l4 transfer\n"	,	L_80
dsi_isr_data	,	V_113
isr_data	,	V_116
dsi_update_screen_dispc	,	F_209
"DSI Fint %ld\n"	,	L_29
OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE	,	V_536
dsi_config_vp_sync_events	,	F_195
"\t\tHS Receive Timeout Error\n"	,	L_94
trans_us	,	V_41
MIPI_DSI_GENERIC_SHORT_WRITE_0_PARAM	,	V_378
regm_dsi_max	,	V_192
DSI_VC_LONG_PACKET_HEADER	,	F_123
"%d"	,	L_83
_dsi_register_isr	,	F_58
DSI_VC_SHORT_PACKET_HEADER	,	F_125
IORESOURCE_MEM	,	V_557
bl_interleave_hs	,	V_465
isr_tables_copy	,	V_132
pm_runtime_enable	,	F_278
dispc_enable_sidle	,	F_216
ns2ddr	,	F_131
dsi_pll_init	,	F_103
devm_ioremap	,	F_273
ECC_CORR	,	V_69
WARN_ON	,	F_71
irq_stats_lock	,	V_101
TA_TIMEOUT	,	V_65
cache_req_pck	,	V_210
tclk_prepare	,	V_315
dsi_get_pixel_size	,	F_23
dispc_calc_clock_rates	,	F_235
dsi_enable_video_output	,	F_205
ddr	,	V_307
dsi_vc_send_bta	,	F_163
ktime_sub	,	F_29
dsi_vc_set_max_rx_packet_size	,	F_188
"failed to set complexio power state to "	,	L_64
_omap_dsi_set_irqs_cio	,	F_54
PLL_LOCK	,	V_55
omap_dsi_request_vc	,	F_250
"DSI_FCLK\t%lu\n"	,	L_55
dispc_disable_sidle	,	F_210
dss_debug	,	V_157
dss_mgr_set_timings	,	F_228
err_runtime_get	,	V_560
dsi_register_isr	,	F_61
b0	,	V_154
b1	,	V_155
b2	,	V_156
b3	,	V_373
b4	,	V_374
dev	,	V_4
dsi_module	,	V_258
time_before	,	F_19
total_bytes	,	V_39
print_irq_status	,	F_32
omap_dss_stop_device	,	F_246
omap_dsi_release_vc	,	F_252
"enter_hs_mode_lat %u, exit_hs_mode_lat %u\n"	,	L_154
dsi_packet_sent_handler_l4	,	F_151
ARRAY_SIZE	,	F_45
MIPI_DSI_SET_MAXIMUM_RETURN_PACKET_SIZE	,	V_402
"platform_get_irq failed\n"	,	L_186
"DSI init\n"	,	L_172
EIO	,	V_162
FEAT_PARAM_DSIPLL_LPDIV	,	V_544
"dsi_pll_calc\n"	,	L_25
total_us	,	V_42
tdsi_fclk	,	V_442
dsi_init_platform_driver	,	F_289
"manual ulps exit\n"	,	L_74
""	,	L_145
hbp_interleave_lp	,	V_464
_omap_dsi_set_irqs_vc	,	F_52
"LP_CLK\t\t%lu\n"	,	L_58
dispc_runtime_get	,	F_288
EBUSY	,	V_144
FIFO_TX_UDF	,	V_75
MIPI_DSI_PIXEL_STREAM_3BYTE_18	,	V_493
err_cio_pwr_dom	,	V_331
panel	,	V_333
__raw_readl	,	F_8
completion	,	V_19
_dsi_unregister_isr	,	F_60
"can't get VDDS_DSI regulator\n"	,	L_41
disconnect_lanes	,	V_252
dsi_irq_stats	,	V_262
print_irq_status_cio	,	F_36
transition	,	V_439
dsi_pll_uninit	,	F_110
vsync_end	,	V_424
jiffies	,	V_25
current_cinfo	,	V_163
dsi_wait_pll_hsdiv_dsi_active	,	F_254
"vc(%d) busy when trying to config for VP\n"	,	L_85
platform_device	,	V_2
"\t\tFalse Control Error\n"	,	L_95
ktime_get	,	F_26
dh	,	V_511
fmt	,	V_29
down	,	F_10
ths_prepare	,	V_308
"DSI clock info found from cache\n"	,	L_21
dt	,	V_359
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI	,	V_230
dw	,	V_510
dsi_bus_unlock	,	F_11
in_interrupt	,	F_154
dx	,	V_489
dy	,	V_490
set_current_state	,	F_21
DUMPREG	,	F_120
bus_lock	,	V_15
num_lanes_supported	,	V_302
t_he	,	V_479
framedone_callback	,	V_505
irqstatus	,	V_97
dsi_cio_wait_tx_clk_esc_reset	,	F_136
"CIO (%d) "	,	L_15
dsi_read_reg	,	F_7
count	,	V_16
FEAT_DSI_PLL_FREQSEL	,	V_237
"Illegal FIFO configuration\n"	,	L_77
dsi_reg	,	V_11
RESYNC	,	V_54
dsi_sync_vc_vp	,	F_148
"dsi pll go bit not going down.\n"	,	L_36
dsi_vc_dcs_send_read_request	,	F_180
hsa	,	V_448
regm_dispc	,	V_189
_dsi_print_reset_status	,	F_77
platform_get_resource	,	F_272
dsi_perf_mark_start	,	F_27
omap_dsi_irq_handler	,	F_46
pwstate	,	V_243
work_struct	,	V_507
blank	,	V_432
"PLL (%d) "	,	L_14
"failed to start device\n"	,	L_169
"GENERIC"	,	L_130
DSI_VC_IRQSTATUS	,	F_47
DSI_PLL_POWER_OFF	,	V_251
print_irq_status_vc	,	F_35
hsw	,	V_515
timeout	,	V_22
dsi_enable_pll_clock	,	F_74
"dsi_vc_send_short(ch%d, dt %#x, b1 %#x, b2 %#x)\n"	,	L_118
DSI_PLL_GO	,	V_239
dsi_vc_dcs_write	,	F_173
omap_video_timings	,	V_415
enter_ulps	,	V_529
ths_trail	,	V_310
"- DSI%d -\n"	,	L_53
retry	,	V_213
"dsi_vc_generic_read_0(ch %d) failed\n"	,	L_137
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE	,	V_399
ticks	,	V_405
"Fint\t\t%-16luregn %u\n"	,	L_47
dsi_pll_hsdiv_dispc_clk	,	V_164
"Data rate on 1 DSI lane %ld Mbps\n"	,	L_32
dsi_enter_ulps	,	F_189
MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE	,	V_400
dsi_cio_enable_lane_override	,	F_134
omapdss_dsi_display_enable	,	F_242
FEAT_PARAM_DSIPLL_REGM_DISPC	,	V_541
reqlen	,	V_393
clk_disable	,	F_76
dispc_mgr_set_tft_data_lines	,	F_230
"dsi_update_screen_dispc(%dx%d)\n"	,	L_157
ENOMEM	,	V_556
dev_get_drvdata	,	F_2
"PLL uninit done\n"	,	L_44
DSI_SYSCONFIG	,	V_266
"DDR_CLK\t\t%lu\n"	,	L_56
bit	,	V_350
y_res	,	V_480
err_scp_clk_dom	,	V_327
regm_dispc_max	,	V_190
"dsi_display_disable\n"	,	L_171
perf_start_time	,	V_35
lock	,	V_530
id	,	V_517
dsi_disable_scp_clk	,	F_90
total_ticks	,	V_409
ERRCONTROL1	,	V_83
PACKET_SENT	,	V_70
ERRCONTROL3	,	V_85
ERRCONTROL2	,	V_84
DSI_COMPLEXIO_CFG1	,	V_159
DSI_COMPLEXIO_CFG2	,	V_276
dss_feat_get_clk_source_name	,	F_100
ENOSPC	,	V_538
"\t\tEscape Mode Entry Command Error\n"	,	L_92
dsi_vc_generic_write_nosync	,	F_171
dsidev	,	V_3
"VBP: %d, VFP: %d, VSA: %d, VACT: %d lines\n"	,	L_156
FEAT_DSI_REVERSE_TXCLKESC	,	V_160
"\t\t(reserved14)\n"	,	L_103
"\t\tData type not recognized\n"	,	L_100
dsi_dump_dsidev_clocks	,	F_111
dsi_vc_initial_config	,	F_156
FEAT_REG_DSIPLL_REGM_DISPC	,	V_233
status	,	V_46
"trying again.\n"	,	L_28
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_229
lp_clk	,	V_172
"period %u ms\n"	,	L_59
"dsi_vc_dcs_read(ch %d, cmd 0x%02x) failed\n"	,	L_136
dispc_clock_info	,	V_200
DSI_VC_IRQ_ERROR_MASK	,	V_111
dispc_cinfo	,	V_201
FEAT_PARAM_DSS_FCK	,	V_209
u16	,	T_7
err_start_dev	,	V_531
"HS_TX_TO %lu ticks (%#x%s%s) = %lu ns\n"	,	L_150
max	,	F_198
"Turning FCK/PCK constraint off and"	,	L_27
vp_de_pol	,	V_419
dsi_set_lane_config	,	F_130
regm_max	,	V_188
dsi_set_hs_tx_timeout	,	F_193
HRTIMER_MODE_REL	,	V_27
PIS	,	F_34
complete	,	F_15
DSI_COMPLEXIO_POWER_ON	,	V_329
dsi_vc_flush_receive_data	,	F_162
"clkin rate %ld\n"	,	L_30
fint_max	,	V_195
hsync_end	,	V_426
"dsi_vc_enable channel %d, enable %d\n"	,	L_81
dsi_get_clocks	,	F_257
min_fck_per_pck	,	V_205
" x8"	,	L_148
dsi_vc_dcs_read	,	F_183
last_reset	,	V_264
pdev	,	V_147
enter_hs_mode_lat	,	V_455
u32	,	T_1
DSI_STOPCLK_TIMING	,	V_283
lpdiv_max	,	V_174
dsi_config_blanking_modes	,	F_196
omap_dss_register_device	,	F_262
"off"	,	L_50
dsi_cio_uninit	,	F_141
dsi_perf	,	V_43
"TxByteClkHS\t%lu\n"	,	L_57
lp_inter	,	V_447
"DSI error, irqstatus %x\n"	,	L_7
dsi_proto_timings	,	F_203
spin_lock_irqsave	,	F_56
regulator_put	,	F_284
"Framedone not received for 250ms!\n"	,	L_160
MIPI_DSI_NULL_PACKET	,	V_375
dsi	,	V_9
dsi_set_lp_clk_divisor	,	F_88
dispc_fclk_src	,	V_525
OMAP_DSS_DSI_FMT_RGB888	,	V_30
errors	,	V_109
"TE not received for 250ms!\n"	,	L_158
irq_count	,	V_103
KERN_INFO	,	V_45
ns	,	V_305
isr_table_vc	,	V_122
DSI_CLK_CTRL	,	V_175
DSI_VC_LONG_PACKET_PAYLOAD	,	F_124
best	,	V_203
"failed to enable display: no manager\n"	,	L_168
dsi_vc_write_nosync_common	,	F_169
ok	,	V_326
DSI_PLL_POWER_ON_DIV	,	V_180
"CIO TXCLKESC%d domain not coming "	,	L_71
schedule_delayed_work	,	F_211
clk_get	,	F_258
regm_dsi	,	V_191
dev_name	,	F_277
bpp	,	V_412
dsi_isr_tables	,	V_119
fint	,	V_194
FEAT_REG_DSIPLL_REGN	,	V_231
FEAT_REG_DSIPLL_REGM	,	V_232
DEBUG	,	F_223
param1	,	V_389
param2	,	V_390
de_pol	,	V_418
hbp_interleave_hs	,	V_463
container_of	,	F_218
offsets	,	V_290
isr_tables	,	V_120
"\t\tSoT Error\n"	,	L_89
callback	,	F_222
err_init_dispc	,	V_533
"cannot get VC for display %s"	,	L_173
num_pins	,	V_483
OMAP_DSS_DSI_FMT_RGB666	,	V_31
err_tx_clk_esc_rst	,	V_332
thsbyte_clk	,	V_446
OMAP_DSS_DISPLAY_CAP_TEAR_ELIM	,	V_537
is_tft	,	V_197
omap_dss_clk_source	,	V_255
in_use	,	V_321
platform_driver_unregister	,	F_292
DSI_VC_SOURCE_L4	,	V_355
INIT_DELAYED_WORK_DEFERRABLE	,	F_270
exit_hs_mode_lat	,	V_456
omap_dss_dsi_pixel_format	,	V_28
DSI_PLL_POWER_ON_HSCLK	,	V_250
"sys_clk"	,	L_180
"Requested pixel clock not possible with the current "	,	L_22
module	,	V_10
"PLL OK\n"	,	L_166
dsi_get_lane_mask	,	F_137
setup_us	,	V_40
cinfo	,	V_184
dss_feat_get_param_min	,	F_256
exiths_clk	,	V_436
"PLL not coming out of reset.\n"	,	L_42
device	,	V_561
"irqs %d\n"	,	L_60
pdata	,	V_547
regm_dsi_end	,	V_228
ACK_TRIGGER	,	V_62
DSI_PLL_CONFIGURATION2	,	V_238
MIPI_DSI_GENERIC_READ_REQUEST_0_PARAM	,	V_394
seq_printf	,	F_113
blanking_mode	,	V_428
dsi_runtime_suspend	,	F_285
MIPI_DSI_DCS_SHORT_WRITE	,	V_381
FEAT_DSI_PLL_PWR_BUG	,	V_179
DSI_CIO_IRQ_ERROR_MASK	,	V_112
DSI_PLL_CONFIGURATION1	,	V_236
framedone_timeout_work	,	V_504
dispc_clk_src	,	V_256
u8	,	T_3
manager	,	V_496
MAX_NUM_DSI	,	V_261
dsi_vc_write_common	,	F_172
dss_mgr_start_update	,	F_212
pm_runtime_get_sync	,	F_70
dsi_vc_send_long	,	F_167
"\t\tLP Transmit Sync Error\n"	,	L_93
buf	,	V_388
dsi_unregister_isr_cio	,	F_66
"CLKIN4DDR\t%-16luregm %u\n"	,	L_48
dsi_fclk_rate	,	F_85
"dsi_runtime_put\n"	,	L_11
tl	,	V_478
te_timer	,	V_131
regulator_get	,	F_104
DSS_DSI_CONTENT_GENERIC	,	V_379
irq_lock	,	V_125
dsi_config_tx_fifo	,	F_142
clkin4ddr	,	V_166
ddr_clk_always_on	,	V_337
"regm_dsi = %d, %s (%s) = %lu\n"	,	L_35
"-- VC interrupts --\n"	,	L_62
offsets_old	,	V_323
dsi_handle_framedone	,	F_215
FEAT_REG_DSIPLL_REGM_DSI	,	V_234
DSI_VC_TE	,	F_122
ns_to_ktime	,	F_20
irq_stats	,	V_102
dsi_perf_show	,	F_28
dsi_display_init_dispc	,	F_224
ERRCONTENTIONLP1_1	,	V_90
up	,	F_12
"CIO SCP Clock domain not coming out of reset.\n"	,	L_73
ERRCONTENTIONLP1_3	,	V_94
"rx fifo not empty after write, dumping data:\n"	,	L_120
ERRCONTENTIONLP1_2	,	V_92
"\t\tChecksum Error\n"	,	L_99
"\t\t%02x %02x %02x %02x\n"	,	L_134
fifo_size	,	V_339
"\tDCS short response, 2 byte: %#x\n"	,	L_107
"\t%s short response, 2 byte: %04x\n"	,	L_132
err_init_dsi	,	V_534
dsi_perf_mark_setup	,	F_25
enable_hsdiv	,	V_242
vc	,	V_139
"DSI_PLL_HSDIV_DSI (%s)\t%-16luregm_dsi %u\t(%s)\n"	,	L_52
"\t\tb1 %#02x b2 %#02x b3 %#02x b4 %#02x\n"	,	L_87
fint_min	,	V_196
tlpx	,	V_469
regulator	,	V_245
idx	,	V_12
x4	,	V_406
dispc_mgr_enable_stallmode	,	F_226
DSI_IRQ_TE_TRIGGER	,	V_130
dev_set_drvdata	,	F_265
DSI_LANE_DATA4	,	V_297
"\t%s long response, len %d\n"	,	L_133
x8	,	V_410
omap_dss_board_info	,	V_546
FEAT_DSI_GNQ	,	V_288
FEAT_DSI_DCS_CMD_CONFIG_VC	,	V_358
BUG_ON	,	F_59
DSI_LANE_DATA1	,	V_294
DSI_LANE_DATA2	,	V_295
width_bytes	,	V_451
DSI_LANE_DATA3	,	V_296
printk	,	F_31
dsi_put_clocks	,	F_260
ddr_clk_pre	,	V_453
dsi_config_rx_fifo	,	F_144
size3	,	V_342
"Failed to receive BTA\n"	,	L_112
size4	,	V_343
param	,	V_387
size1	,	V_340
size2	,	V_341
mask	,	V_18
DSI_GNQ	,	V_289
DSI_DSIPHY_CFG5	,	V_158
dispc_pck_free_enable	,	F_108
DSI_DSIPHY_CFG1	,	V_285
"Failed to set dsi clocks\n"	,	L_163
DSI_DSIPHY_CFG2	,	V_286
regn_max	,	V_186
dsi_config_vp_num_line_buffers	,	F_194
trans2	,	V_441
"PLL config done\n"	,	L_38
trans1	,	V_440
dsi_cio_power_state	,	V_287
dsi_mode	,	V_334
ulps_enabled	,	V_328
"PHY (%x%x%x, %d, %d, %d)\n"	,	L_16
DSSDBGF	,	F_98
MIPI_DSI_DCS_LONG_WRITE	,	V_385
dsi_vc_send_bta_sync	,	F_164
dssdev	,	V_6
base	,	V_14
dsi_set_ta_timeout	,	F_191
total_len	,	V_501
l4_data	,	V_352
dsi_show_rx_ack_with_err	,	F_161
hfp_interleave_lp	,	V_462
dsi_vc_generic_read	,	F_184
dsi_get_errors	,	F_67
hsync_pol	,	V_420
jiffies_to_msecs	,	F_116
FLD_VAL	,	F_143
_omap_dsi_set_irqs	,	F_51
dsi_uninit_platform_driver	,	F_291
"dsi_runtime_get\n"	,	L_10
enable	,	V_149
buflen	,	V_397
DSI_DSIPHY_CFG0	,	V_284
val	,	V_13
dsi_vc_generic_send_read_request	,	F_181
work	,	V_508
dsi_runtime_put	,	F_72
"CIO init done\n"	,	L_76
"DSI CIO IRQ 0x%x: "	,	L_6
"ULPS enable timeout\n"	,	L_142
ths_zero	,	V_472
"can't get FRAMEDONE irq\n"	,	L_161
COMPLEXIO_ERR	,	V_58
DSI_IRQ_ERROR_MASK	,	V_107
PP_BUSY_CHANGE	,	V_76
"\tsending full packet %d\n"	,	L_116
"\trawval %#08x\n"	,	L_105
wait_for_bit_change	,	F_16
dispc_mgr_set_lcd_display_type	,	F_229
hsa_blanking_mode	,	V_431
dsi_sync_vc_l4	,	F_152
FLD_GET	,	F_78
dss_sys_clk	,	V_207
"\theader: %08x\n"	,	L_128
dsi_dump_dsidev_irqs	,	F_115
ENODEV	,	V_182
OMAP_DSS_CHANNEL_LCD	,	V_518
vbp	,	V_476
packet_payload	,	V_502
"dsi_vc_generic_send_read_request(ch %d, reqlen %d)\n"	,	L_125
"dsi2_regs"	,	L_190
"dsi_vc_generic_read_1(ch %d) failed\n"	,	L_138
DSI_VM_TIMING5	,	V_280
DSI_VM_TIMING6	,	V_281
OMAP_DSS_LCD_DISPLAY_TFT	,	V_521
DSI_VM_TIMING7	,	V_282
dsi_set_lp_rx_timeout	,	F_190
__raw_writel	,	F_6
vdds_dsi_reg	,	V_244
dsi_framedone_timeout_work_callback	,	F_217
DSI_VM_TIMING1	,	V_270
DSI_VM_TIMING2	,	V_271
"LP_CLK_DIV %u, LP_CLK %lu\n"	,	L_19
DSI_VM_TIMING3	,	V_272
DSI_VM_TIMING4	,	V_278
bllp	,	V_452
"\t\tECC Error, single-bit (corrected)\n"	,	L_97
DSI_MAX_NR_LANES	,	V_322
CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK	,	V_212
"\t\tInvalid VC ID\n"	,	L_101
DSI_IRQSTATUS	,	V_126
dss_collect_irq_stats	,	F_39
EINVAL	,	V_143
TASK_UNINTERRUPTIBLE	,	V_26
dsi_fclk_hsdiv	,	V_458
"dsi1_regs"	,	L_189
TE_TRIGGER	,	V_61
dsi_get_dsidev_from_id	,	F_4
__init	,	T_8
REG_GET	,	F_17
udelay	,	F_92
"PLL init\n"	,	L_39
data	,	V_17
ecc	,	V_370
isr_array	,	V_114
dsi_display_init_dsi	,	F_237
dsi_vc_generic_write	,	F_174
dsi_te_timeout	,	F_214
dsi_framedone_irq_callback	,	F_219
DSI_PLL_CONTROL	,	V_235
"Failed to set DSI PLL power mode to %d\n"	,	L_20
FIFO_RX_OVF	,	V_72
dsi_vc_is_enabled	,	F_146
DSI_RX_FIFO_VC_FULLNESS	,	V_277
MIPI_DSI_GENERIC_LONG_WRITE	,	V_384
offset	,	V_299
resource	,	V_553
dss_select_dsi_clk_source	,	F_239
window_sync	,	V_477
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI	,	V_260
PTR_ERR	,	F_106
omap_dsi_pin_config	,	V_481
"dsi pll clkin\t%lu\n"	,	L_46
"fck"	,	L_178
dsi_pdev_map	,	V_7
dsi_vc_write_long_header	,	F_165
dsi_vc_enable	,	F_155
hfp_interleave_hs	,	V_461
"Virtual Channel out of range\n"	,	L_175
vfp	,	V_475
dsi_configure_dsi_clocks	,	F_233
dsi_force_tx_stop_mode_io	,	F_145
"ths_prepare %u (%uns), ths_prepare_ths_zero %u (%uns)\n"	,	L_66
"vdds_dsi"	,	L_40
msecs_to_jiffies	,	F_18
ddr_pre	,	V_437
"dsi_vc_send_bta %d\n"	,	L_110
"STOP_STATE_COUNTER %lu ticks (%#x%s%s) = %lu ns\n"	,	L_149
data_id	,	V_371
"tclk_zero %u (%uns)\n"	,	L_69
"Failed to calc dsi clocks\n"	,	L_162
"VC ID out of range\n"	,	L_174
IRQF_SHARED	,	V_559
spin_lock	,	F_38
dsi_pll_hsdiv_dsi_clk	,	V_165
value	,	V_21
dsi_cinfo	,	V_199
"ddr_clk_pre %u, ddr_clk_post %u\n"	,	L_153
dsi_unregister_isr_vc	,	F_64
dss_get_generic_clk_source_name	,	F_99
"ths_trail %u (%uns), ths_exit %u (%uns)\n"	,	L_67
"Clock lane freq %ld Hz\n"	,	L_33
irqreturn_t	,	T_5
match	,	V_206
FLD_MOD	,	F_102
MIPI_DSI_DCS_SHORT_WRITE_PARAM	,	V_383
"DCS"	,	L_131
omap_dss_start_device	,	F_244
resource_size	,	F_274
platform_data	,	V_548
KERN_DEBUG	,	V_48
"unable to send long packet: packet too long.\n"	,	L_115
