module StateMachine  (clk, reset, X, W, Y, Q);
    input wire reset, clk,  X;
    output reg Y,  W;          //Y = mealy output, W = moore output

    output reg [2:0] Q;      //   (next state)
    reg [2:0] D;               //states
always @ (posedge clk)
if (reset == 0)     //  if Reset = 0; go to state 4  (D = 'b100 )
    D = 3'b100;
else
begin
 case (D)
0:    begin
        W =0;
            if (X) begin Q = 2; Y = 0; end
           else if(~X) begin Q = 1; Y = 1;  end
        end

1:     begin