{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 10:38:16 2018 " "Info: Processing started: Mon Jan 08 10:38:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|S\[0\] " "Warning: Node \"cpu_order:inst6\|S\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|tmp\[0\] " "Warning: Node \"cpu_order:inst6\|tmp\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|tmp\[1\] " "Warning: Node \"cpu_order:inst6\|tmp\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|tmp\[2\] " "Warning: Node \"cpu_order:inst6\|tmp\[2\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|tmp\[3\] " "Warning: Node \"cpu_order:inst6\|tmp\[3\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|DL " "Warning: Node \"cpu_order:inst6\|DL\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|CS_n " "Warning: Node \"cpu_order:inst6\|CS_n\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[0\]_68 " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[0\]_68\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[4\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[4\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|MADD\[1\] " "Warning: Node \"cpu_order:inst6\|MADD\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|W\[0\] " "Warning: Node \"cpu_order:inst6\|W\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|W\[1\] " "Warning: Node \"cpu_order:inst6\|W\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|FL_BUS " "Warning: Node \"cpu_order:inst6\|FL_BUS\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|F_BUS " "Warning: Node \"cpu_order:inst6\|F_BUS\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|FR_BUS " "Warning: Node \"cpu_order:inst6\|FR_BUS\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[0\]_116 " "Warning: Node \"CPU_ALU:inst\|ALU_out\[0\]_116\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[4\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[4\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[3\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[3\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|MADD\[0\] " "Warning: Node \"cpu_order:inst6\|MADD\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[5\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[5\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[6\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[6\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[7\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[7\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|R\[1\] " "Warning: Node \"cpu_order:inst6\|R\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|R\[0\] " "Warning: Node \"cpu_order:inst6\|R\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|W_Add\[1\] " "Warning: Node \"cpu_order:inst6\|W_Add\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|W_Add\[0\] " "Warning: Node \"cpu_order:inst6\|W_Add\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|R_Add\[1\] " "Warning: Node \"cpu_order:inst6\|R_Add\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|R_Add\[0\] " "Warning: Node \"cpu_order:inst6\|R_Add\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|S\[2\] " "Warning: Node \"cpu_order:inst6\|S\[2\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|S\[1\] " "Warning: Node \"cpu_order:inst6\|S\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|S\[3\] " "Warning: Node \"cpu_order:inst6\|S\[3\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[5\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[5\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[6\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[6\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[7\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[7\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[2\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[2\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[3\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[3\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst6\|W_n " "Warning: Node \"cpu_order:inst6\|W_n\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[1\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[1\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[0\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[0\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[1\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[1\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[2\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[2\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[0\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[0\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|S\[3\] " "Info: Detected ripple clock \"cpu_order:inst6\|S\[3\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|S\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|S\[1\] " "Info: Detected ripple clock \"cpu_order:inst6\|S\[1\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|S\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|S\[2\] " "Info: Detected ripple clock \"cpu_order:inst6\|S\[2\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|S\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|FR_BUS " "Info: Detected ripple clock \"cpu_order:inst6\|FR_BUS\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|FR_BUS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|F_BUS " "Info: Detected ripple clock \"cpu_order:inst6\|F_BUS\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|F_BUS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|FL_BUS " "Info: Detected ripple clock \"cpu_order:inst6\|FL_BUS\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|FL_BUS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|tmp\[3\] " "Info: Detected ripple clock \"cpu_order:inst6\|tmp\[3\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|tmp\[2\] " "Info: Detected ripple clock \"cpu_order:inst6\|tmp\[2\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|tmp\[1\] " "Info: Detected ripple clock \"cpu_order:inst6\|tmp\[1\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|tmp\[0\] " "Info: Detected ripple clock \"cpu_order:inst6\|tmp\[0\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst6\|S\[0\] " "Info: Detected ripple clock \"cpu_order:inst6\|S\[0\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|S\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_ALU:inst\|Mux6~0 " "Info: Detected gated clock \"CPU_ALU:inst\|Mux6~0\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_ALU:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst6\|FL_BUS~1 " "Info: Detected gated clock \"cpu_order:inst6\|FL_BUS~1\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|FL_BUS~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst6\|FL_BUS~0 " "Info: Detected gated clock \"cpu_order:inst6\|FL_BUS~0\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|FL_BUS~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_SHIFT:inst8\|Data_out\[7\]~23 " "Info: Detected gated clock \"CPU_SHIFT:inst8\|Data_out\[7\]~23\" as buffer" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_SHIFT:inst8\|Data_out\[7\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst6\|Mux12~0 " "Info: Detected gated clock \"cpu_order:inst6\|Mux12~0\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|Mux12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst6\|F_BUS~1 " "Info: Detected gated clock \"cpu_order:inst6\|F_BUS~1\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst6\|F_BUS~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_SM:inst7\|tmp " "Info: Detected ripple clock \"CPU_SM:inst7\|tmp\" as buffer" {  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_SM:inst7\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu_order:inst6\|R_Add\[1\] register CPU_RAM:inst12\|mem~382 46.6 MHz 21.458 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.6 MHz between source register \"cpu_order:inst6\|R_Add\[1\]\" and destination register \"CPU_RAM:inst12\|mem~382\" (period= 21.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.901 ns + Longest register register " "Info: + Longest register to register delay is 5.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_order:inst6\|R_Add\[1\] 1 REG LCCOMB_X18_Y14_N30 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 24; REG Node = 'cpu_order:inst6\|R_Add\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.225 ns) 0.571 ns CPU_REGISTER_GROUP:inst17\|Mux7~0 2 COMB LCCOMB_X18_Y14_N28 4 " "Info: 2: + IC(0.346 ns) + CELL(0.225 ns) = 0.571 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 4; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux7~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { cpu_order:inst6|R_Add[1] CPU_REGISTER_GROUP:inst17|Mux7~0 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.228 ns) 1.139 ns CPU_MUX:inst2\|data_out\[0\]~15 3 COMB LCCOMB_X19_Y14_N10 174 " "Info: 3: + IC(0.340 ns) + CELL(0.228 ns) = 1.139 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 174; COMB Node = 'CPU_MUX:inst2\|data_out\[0\]~15'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { CPU_REGISTER_GROUP:inst17|Mux7~0 CPU_MUX:inst2|data_out[0]~15 } "NODE_NAME" } } { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.272 ns) 2.438 ns CPU_RAM:inst12\|mem~508 4 COMB LCCOMB_X21_Y12_N18 1 " "Info: 4: + IC(1.027 ns) + CELL(0.272 ns) = 2.438 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~508'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~508 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.053 ns) 3.616 ns CPU_RAM:inst12\|mem~510 5 COMB LCCOMB_X17_Y16_N26 1 " "Info: 5: + IC(1.125 ns) + CELL(0.053 ns) = 3.616 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~510'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { CPU_RAM:inst12|mem~508 CPU_RAM:inst12|mem~510 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 3.866 ns CPU_RAM:inst12\|mem~511 6 COMB LCCOMB_X17_Y16_N14 2 " "Info: 6: + IC(0.197 ns) + CELL(0.053 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 2; COMB Node = 'CPU_RAM:inst12\|mem~511'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { CPU_RAM:inst12|mem~510 CPU_RAM:inst12|mem~511 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.053 ns) 4.499 ns CPU_SHIFT:inst8\|Data_out\[6\]~37 7 COMB LCCOMB_X18_Y15_N18 61 " "Info: 7: + IC(0.580 ns) + CELL(0.053 ns) = 4.499 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 61; COMB Node = 'CPU_SHIFT:inst8\|Data_out\[6\]~37'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { CPU_RAM:inst12|mem~511 CPU_SHIFT:inst8|Data_out[6]~37 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.309 ns) 5.901 ns CPU_RAM:inst12\|mem~382 8 REG LCFF_X19_Y18_N9 1 " "Info: 8: + IC(1.093 ns) + CELL(0.309 ns) = 5.901 ns; Loc. = LCFF_X19_Y18_N9; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~382'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { CPU_SHIFT:inst8|Data_out[6]~37 CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 20.22 % ) " "Info: Total cell delay = 1.193 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.708 ns ( 79.78 % ) " "Info: Total interconnect delay = 4.708 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.901 ns" { cpu_order:inst6|R_Add[1] CPU_REGISTER_GROUP:inst17|Mux7~0 CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~508 CPU_RAM:inst12|mem~510 CPU_RAM:inst12|mem~511 CPU_SHIFT:inst8|Data_out[6]~37 CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.901 ns" { cpu_order:inst6|R_Add[1] {} CPU_REGISTER_GROUP:inst17|Mux7~0 {} CPU_MUX:inst2|data_out[0]~15 {} CPU_RAM:inst12|mem~508 {} CPU_RAM:inst12|mem~510 {} CPU_RAM:inst12|mem~511 {} CPU_SHIFT:inst8|Data_out[6]~37 {} CPU_RAM:inst12|mem~382 {} } { 0.000ns 0.346ns 0.340ns 1.027ns 1.125ns 0.197ns 0.580ns 1.093ns } { 0.000ns 0.225ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.738 ns - Smallest " "Info: - Smallest clock skew is -4.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.452 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 496 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns CPU_RAM:inst12\|mem~382 3 REG LCFF_X19_Y18_N9 1 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X19_Y18_N9; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~382'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst12|mem~382 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.190 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.712 ns) 3.004 ns CPU_SM:inst7\|tmp 2 REG LCFF_X13_Y15_N29 30 " "Info: 2: + IC(1.438 ns) + CELL(0.712 ns) = 3.004 ns; Loc. = LCFF_X13_Y15_N29; Fanout = 30; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.053 ns) 3.476 ns cpu_order:inst6\|tmp\[0\] 3 REG LCCOMB_X13_Y15_N16 6 " "Info: 3: + IC(0.419 ns) + CELL(0.053 ns) = 3.476 ns; Loc. = LCCOMB_X13_Y15_N16; Fanout = 6; REG Node = 'cpu_order:inst6\|tmp\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.366 ns) 4.135 ns cpu_order:inst6\|Mux12~0 4 COMB LCCOMB_X13_Y15_N14 2 " "Info: 4: + IC(0.293 ns) + CELL(0.366 ns) = 4.135 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 2; COMB Node = 'cpu_order:inst6\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.411 ns cpu_order:inst6\|F_BUS~1 5 COMB LCCOMB_X13_Y15_N24 6 " "Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.411 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 6; COMB Node = 'cpu_order:inst6\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 6.240 ns cpu_order:inst6\|F_BUS~1clkctrl 6 COMB CLKCTRL_G15 4 " "Info: 6: + IC(1.829 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'cpu_order:inst6\|F_BUS~1clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 7.190 ns cpu_order:inst6\|R_Add\[1\] 7 REG LCCOMB_X18_Y14_N30 24 " "Info: 7: + IC(0.897 ns) + CELL(0.053 ns) = 7.190 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 24; REG Node = 'cpu_order:inst6\|R_Add\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 29.08 % ) " "Info: Total cell delay = 2.091 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.099 ns ( 70.92 % ) " "Info: Total interconnect delay = 5.099 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|F_BUS~1clkctrl {} cpu_order:inst6|R_Add[1] {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 1.829ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst12|mem~382 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|F_BUS~1clkctrl {} cpu_order:inst6|R_Add[1] {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 1.829ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.901 ns" { cpu_order:inst6|R_Add[1] CPU_REGISTER_GROUP:inst17|Mux7~0 CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~508 CPU_RAM:inst12|mem~510 CPU_RAM:inst12|mem~511 CPU_SHIFT:inst8|Data_out[6]~37 CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.901 ns" { cpu_order:inst6|R_Add[1] {} CPU_REGISTER_GROUP:inst17|Mux7~0 {} CPU_MUX:inst2|data_out[0]~15 {} CPU_RAM:inst12|mem~508 {} CPU_RAM:inst12|mem~510 {} CPU_RAM:inst12|mem~511 {} CPU_SHIFT:inst8|Data_out[6]~37 {} CPU_RAM:inst12|mem~382 {} } { 0.000ns 0.346ns 0.340ns 1.027ns 1.125ns 0.197ns 0.580ns 1.093ns } { 0.000ns 0.225ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl CPU_RAM:inst12|mem~382 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst12|mem~382 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|F_BUS~1clkctrl {} cpu_order:inst6|R_Add[1] {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 1.829ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 188 " "Warning: Circuit may not operate. Detected 188 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU_REGISTER_GROUP:inst17\|R_C\[1\] CPU_ALU:inst\|ALU_out\[1\]\$latch clk 4.549 ns " "Info: Found hold time violation between source  pin or register \"CPU_REGISTER_GROUP:inst17\|R_C\[1\]\" and destination pin or register \"CPU_ALU:inst\|ALU_out\[1\]\$latch\" for clock \"clk\" (Hold time is 4.549 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.192 ns + Largest " "Info: + Largest clock skew is 6.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.645 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.712 ns) 3.004 ns CPU_SM:inst7\|tmp 2 REG LCFF_X13_Y15_N29 30 " "Info: 2: + IC(1.438 ns) + CELL(0.712 ns) = 3.004 ns; Loc. = LCFF_X13_Y15_N29; Fanout = 30; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.053 ns) 3.476 ns cpu_order:inst6\|tmp\[0\] 3 REG LCCOMB_X13_Y15_N16 6 " "Info: 3: + IC(0.419 ns) + CELL(0.053 ns) = 3.476 ns; Loc. = LCCOMB_X13_Y15_N16; Fanout = 6; REG Node = 'cpu_order:inst6\|tmp\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.366 ns) 4.135 ns cpu_order:inst6\|Mux12~0 4 COMB LCCOMB_X13_Y15_N14 2 " "Info: 4: + IC(0.293 ns) + CELL(0.366 ns) = 4.135 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 2; COMB Node = 'cpu_order:inst6\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.411 ns cpu_order:inst6\|F_BUS~1 5 COMB LCCOMB_X13_Y15_N24 6 " "Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.411 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 6; COMB Node = 'cpu_order:inst6\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.053 ns) 4.805 ns cpu_order:inst6\|S\[1\] 6 REG LCCOMB_X13_Y15_N4 11 " "Info: 6: + IC(0.341 ns) + CELL(0.053 ns) = 4.805 ns; Loc. = LCCOMB_X13_Y15_N4; Fanout = 11; REG Node = 'cpu_order:inst6\|S\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { cpu_order:inst6|F_BUS~1 cpu_order:inst6|S[1] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.228 ns) 5.869 ns CPU_ALU:inst\|Mux6~0 7 COMB LCCOMB_X14_Y17_N28 2 " "Info: 7: + IC(0.836 ns) + CELL(0.228 ns) = 5.869 ns; Loc. = LCCOMB_X14_Y17_N28; Fanout = 2; COMB Node = 'CPU_ALU:inst\|Mux6~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { cpu_order:inst6|S[1] CPU_ALU:inst|Mux6~0 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.000 ns) 7.694 ns CPU_ALU:inst\|Mux6~0clkctrl 8 COMB CLKCTRL_G4 8 " "Info: 8: + IC(1.825 ns) + CELL(0.000 ns) = 7.694 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPU_ALU:inst\|Mux6~0clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 8.645 ns CPU_ALU:inst\|ALU_out\[1\]\$latch 9 REG LCCOMB_X13_Y17_N26 3 " "Info: 9: + IC(0.898 ns) + CELL(0.053 ns) = 8.645 ns; Loc. = LCCOMB_X13_Y17_N26; Fanout = 3; REG Node = 'CPU_ALU:inst\|ALU_out\[1\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 27.44 % ) " "Info: Total cell delay = 2.372 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.273 ns ( 72.56 % ) " "Info: Total interconnect delay = 6.273 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|S[1] CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|S[1] {} CPU_ALU:inst|Mux6~0 {} CPU_ALU:inst|Mux6~0clkctrl {} CPU_ALU:inst|ALU_out[1]$latch {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 0.341ns 0.836ns 1.825ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.453 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 496 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns CPU_REGISTER_GROUP:inst17\|R_C\[1\] 3 REG LCFF_X14_Y17_N31 5 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X14_Y17_N31; Fanout = 5; REG Node = 'CPU_REGISTER_GROUP:inst17\|R_C\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl CPU_REGISTER_GROUP:inst17|R_C[1] } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl CPU_REGISTER_GROUP:inst17|R_C[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_REGISTER_GROUP:inst17|R_C[1] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|S[1] CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|S[1] {} CPU_ALU:inst|Mux6~0 {} CPU_ALU:inst|Mux6~0clkctrl {} CPU_ALU:inst|ALU_out[1]$latch {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 0.341ns 0.836ns 1.825ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl CPU_REGISTER_GROUP:inst17|R_C[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_REGISTER_GROUP:inst17|R_C[1] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.549 ns - Shortest register register " "Info: - Shortest register to register delay is 1.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_REGISTER_GROUP:inst17\|R_C\[1\] 1 REG LCFF_X14_Y17_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N31; Fanout = 5; REG Node = 'CPU_REGISTER_GROUP:inst17\|R_C\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_REGISTER_GROUP:inst17|R_C[1] } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.491 ns) 0.745 ns CPU_ALU:inst\|Add0~10 2 COMB LCCOMB_X14_Y17_N4 1 " "Info: 2: + IC(0.254 ns) + CELL(0.491 ns) = 0.745 ns; Loc. = LCCOMB_X14_Y17_N4; Fanout = 1; COMB Node = 'CPU_ALU:inst\|Add0~10'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { CPU_REGISTER_GROUP:inst17|R_C[1] CPU_ALU:inst|Add0~10 } "NODE_NAME" } } { "h:/quartus_2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "h:/quartus_2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 1.121 ns CPU_ALU:inst\|Mux5~11 3 COMB LCCOMB_X13_Y17_N24 1 " "Info: 3: + IC(0.323 ns) + CELL(0.053 ns) = 1.121 ns; Loc. = LCCOMB_X13_Y17_N24; Fanout = 1; COMB Node = 'CPU_ALU:inst\|Mux5~11'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { CPU_ALU:inst|Add0~10 CPU_ALU:inst|Mux5~11 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 1.549 ns CPU_ALU:inst\|ALU_out\[1\]\$latch 4 REG LCCOMB_X13_Y17_N26 3 " "Info: 4: + IC(0.203 ns) + CELL(0.225 ns) = 1.549 ns; Loc. = LCCOMB_X13_Y17_N26; Fanout = 3; REG Node = 'CPU_ALU:inst\|ALU_out\[1\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { CPU_ALU:inst|Mux5~11 CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.769 ns ( 49.64 % ) " "Info: Total cell delay = 0.769 ns ( 49.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns ( 50.36 % ) " "Info: Total interconnect delay = 0.780 ns ( 50.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CPU_REGISTER_GROUP:inst17|R_C[1] CPU_ALU:inst|Add0~10 CPU_ALU:inst|Mux5~11 CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "1.549 ns" { CPU_REGISTER_GROUP:inst17|R_C[1] {} CPU_ALU:inst|Add0~10 {} CPU_ALU:inst|Mux5~11 {} CPU_ALU:inst|ALU_out[1]$latch {} } { 0.000ns 0.254ns 0.323ns 0.203ns } { 0.000ns 0.491ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|S[1] CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|S[1] {} CPU_ALU:inst|Mux6~0 {} CPU_ALU:inst|Mux6~0clkctrl {} CPU_ALU:inst|ALU_out[1]$latch {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 0.341ns 0.836ns 1.825ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl CPU_REGISTER_GROUP:inst17|R_C[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_REGISTER_GROUP:inst17|R_C[1] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CPU_REGISTER_GROUP:inst17|R_C[1] CPU_ALU:inst|Add0~10 CPU_ALU:inst|Mux5~11 CPU_ALU:inst|ALU_out[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "1.549 ns" { CPU_REGISTER_GROUP:inst17|R_C[1] {} CPU_ALU:inst|Add0~10 {} CPU_ALU:inst|Mux5~11 {} CPU_ALU:inst|ALU_out[1]$latch {} } { 0.000ns 0.254ns 0.323ns 0.203ns } { 0.000ns 0.491ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BUS\[1\] cpu_order:inst6\|R_Add\[1\] 16.098 ns register " "Info: tco from clock \"clk\" to destination pin \"BUS\[1\]\" through register \"cpu_order:inst6\|R_Add\[1\]\" is 16.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.190 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.712 ns) 3.004 ns CPU_SM:inst7\|tmp 2 REG LCFF_X13_Y15_N29 30 " "Info: 2: + IC(1.438 ns) + CELL(0.712 ns) = 3.004 ns; Loc. = LCFF_X13_Y15_N29; Fanout = 30; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.053 ns) 3.476 ns cpu_order:inst6\|tmp\[0\] 3 REG LCCOMB_X13_Y15_N16 6 " "Info: 3: + IC(0.419 ns) + CELL(0.053 ns) = 3.476 ns; Loc. = LCCOMB_X13_Y15_N16; Fanout = 6; REG Node = 'cpu_order:inst6\|tmp\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.366 ns) 4.135 ns cpu_order:inst6\|Mux12~0 4 COMB LCCOMB_X13_Y15_N14 2 " "Info: 4: + IC(0.293 ns) + CELL(0.366 ns) = 4.135 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 2; COMB Node = 'cpu_order:inst6\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.411 ns cpu_order:inst6\|F_BUS~1 5 COMB LCCOMB_X13_Y15_N24 6 " "Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.411 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 6; COMB Node = 'cpu_order:inst6\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 6.240 ns cpu_order:inst6\|F_BUS~1clkctrl 6 COMB CLKCTRL_G15 4 " "Info: 6: + IC(1.829 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'cpu_order:inst6\|F_BUS~1clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 7.190 ns cpu_order:inst6\|R_Add\[1\] 7 REG LCCOMB_X18_Y14_N30 24 " "Info: 7: + IC(0.897 ns) + CELL(0.053 ns) = 7.190 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 24; REG Node = 'cpu_order:inst6\|R_Add\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 29.08 % ) " "Info: Total cell delay = 2.091 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.099 ns ( 70.92 % ) " "Info: Total interconnect delay = 5.099 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|F_BUS~1clkctrl {} cpu_order:inst6|R_Add[1] {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 1.829ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.908 ns + Longest register pin " "Info: + Longest register to pin delay is 8.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_order:inst6\|R_Add\[1\] 1 REG LCCOMB_X18_Y14_N30 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 24; REG Node = 'cpu_order:inst6\|R_Add\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.225 ns) 0.571 ns CPU_REGISTER_GROUP:inst17\|Mux7~0 2 COMB LCCOMB_X18_Y14_N28 4 " "Info: 2: + IC(0.346 ns) + CELL(0.225 ns) = 0.571 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 4; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux7~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { cpu_order:inst6|R_Add[1] CPU_REGISTER_GROUP:inst17|Mux7~0 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.228 ns) 1.139 ns CPU_MUX:inst2\|data_out\[0\]~15 3 COMB LCCOMB_X19_Y14_N10 174 " "Info: 3: + IC(0.340 ns) + CELL(0.228 ns) = 1.139 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 174; COMB Node = 'CPU_MUX:inst2\|data_out\[0\]~15'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { CPU_REGISTER_GROUP:inst17|Mux7~0 CPU_MUX:inst2|data_out[0]~15 } "NODE_NAME" } } { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.272 ns) 2.325 ns CPU_RAM:inst12\|mem~595 4 COMB LCCOMB_X14_Y15_N12 1 " "Info: 4: + IC(0.914 ns) + CELL(0.272 ns) = 2.325 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~595'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~595 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.154 ns) 3.431 ns CPU_RAM:inst12\|mem~599 5 COMB LCCOMB_X19_Y14_N2 1 " "Info: 5: + IC(0.952 ns) + CELL(0.154 ns) = 3.431 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~599'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { CPU_RAM:inst12|mem~595 CPU_RAM:inst12|mem~599 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 3.949 ns CPU_RAM:inst12\|mem~608 6 COMB LCCOMB_X19_Y14_N14 3 " "Info: 6: + IC(0.246 ns) + CELL(0.272 ns) = 3.949 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'CPU_RAM:inst12\|mem~608'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { CPU_RAM:inst12|mem~599 CPU_RAM:inst12|mem~608 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.357 ns) 5.166 ns CPU_SHIFT:inst8\|Data_out\[1\]~46 7 COMB LCCOMB_X22_Y16_N8 1 " "Info: 7: + IC(0.860 ns) + CELL(0.357 ns) = 5.166 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 1; COMB Node = 'CPU_SHIFT:inst8\|Data_out\[1\]~46'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { CPU_RAM:inst12|mem~608 CPU_SHIFT:inst8|Data_out[1]~46 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(1.982 ns) 8.908 ns BUS\[1\] 8 PIN PIN_A17 0 " "Info: 8: + IC(1.760 ns) + CELL(1.982 ns) = 8.908 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'BUS\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.742 ns" { CPU_SHIFT:inst8|Data_out[1]~46 BUS[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 39.18 % ) " "Info: Total cell delay = 3.490 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.418 ns ( 60.82 % ) " "Info: Total interconnect delay = 5.418 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.908 ns" { cpu_order:inst6|R_Add[1] CPU_REGISTER_GROUP:inst17|Mux7~0 CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~595 CPU_RAM:inst12|mem~599 CPU_RAM:inst12|mem~608 CPU_SHIFT:inst8|Data_out[1]~46 BUS[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.908 ns" { cpu_order:inst6|R_Add[1] {} CPU_REGISTER_GROUP:inst17|Mux7~0 {} CPU_MUX:inst2|data_out[0]~15 {} CPU_RAM:inst12|mem~595 {} CPU_RAM:inst12|mem~599 {} CPU_RAM:inst12|mem~608 {} CPU_SHIFT:inst8|Data_out[1]~46 {} BUS[1] {} } { 0.000ns 0.346ns 0.340ns 0.914ns 0.952ns 0.246ns 0.860ns 1.760ns } { 0.000ns 0.225ns 0.228ns 0.272ns 0.154ns 0.272ns 0.357ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { clk CPU_SM:inst7|tmp cpu_order:inst6|tmp[0] cpu_order:inst6|Mux12~0 cpu_order:inst6|F_BUS~1 cpu_order:inst6|F_BUS~1clkctrl cpu_order:inst6|R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst6|tmp[0] {} cpu_order:inst6|Mux12~0 {} cpu_order:inst6|F_BUS~1 {} cpu_order:inst6|F_BUS~1clkctrl {} cpu_order:inst6|R_Add[1] {} } { 0.000ns 0.000ns 1.438ns 0.419ns 0.293ns 0.223ns 1.829ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.908 ns" { cpu_order:inst6|R_Add[1] CPU_REGISTER_GROUP:inst17|Mux7~0 CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~595 CPU_RAM:inst12|mem~599 CPU_RAM:inst12|mem~608 CPU_SHIFT:inst8|Data_out[1]~46 BUS[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.908 ns" { cpu_order:inst6|R_Add[1] {} CPU_REGISTER_GROUP:inst17|Mux7~0 {} CPU_MUX:inst2|data_out[0]~15 {} CPU_RAM:inst12|mem~595 {} CPU_RAM:inst12|mem~599 {} CPU_RAM:inst12|mem~608 {} CPU_SHIFT:inst8|Data_out[1]~46 {} BUS[1] {} } { 0.000ns 0.346ns 0.340ns 0.914ns 0.952ns 0.246ns 0.860ns 1.760ns } { 0.000ns 0.225ns 0.228ns 0.272ns 0.154ns 0.272ns 0.357ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 10:38:17 2018 " "Info: Processing ended: Mon Jan 08 10:38:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
