{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575310602909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575310602909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 13:16:42 2019 " "Processing started: Mon Dec 02 13:16:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575310602909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310602909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310602909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575310606394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575310606394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller/PS2_Controller/PS2_Controller.v" "" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310617503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310617503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310617675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310617675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310617878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310617878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310618081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310618081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310618269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310618269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310618456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310618456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310618644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310618644 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(1341) " "Verilog HDL information at finalproject.v(1341): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575310618785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 15 15 " "Found 15 design units, including 15 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboardSPACE " "Found entity 2: keyboardSPACE" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "3 keyboardENTER " "Found entity 3: keyboardENTER" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "4 keyboardR " "Found entity 4: keyboardR" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "6 stick_cycle " "Found entity 6: stick_cycle" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "7 game_cycle " "Found entity 7: game_cycle" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "8 landscape_cycle " "Found entity 8: landscape_cycle" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "9 BitCounter " "Found entity 9: BitCounter" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "10 BitCounter1 " "Found entity 10: BitCounter1" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "11 BitCounterland " "Found entity 11: BitCounterland" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "12 BitCounterblock " "Found entity 12: BitCounterblock" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "13 figure_cycle " "Found entity 13: figure_cycle" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "14 BitCounter_for_figure " "Found entity 14: BitCounter_for_figure" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1612 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""} { "Info" "ISGN_ENTITY_NAME" "15 hex " "Found entity 15: hex" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310619316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.v 1 1 " "Found 1 design units, including 1 entities, in source file block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 block1 " "Found entity 1: block1" {  } { { "block1.v" "" { Text "W:/ece241/finalproject/block1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310619488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 1 1 " "Found 1 design units, including 1 entities, in source file block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.v" "" { Text "W:/ece241/finalproject/block2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310619644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover1.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover1.v" { { "Info" "ISGN_ENTITY_NAME" "1 GAMEOVER1 " "Found entity 1: GAMEOVER1" {  } { { "GAMEOVER1.v" "" { Text "W:/ece241/finalproject/GAMEOVER1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310619831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310619831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 block3 " "Found entity 1: block3" {  } { { "block3.v" "" { Text "W:/ece241/finalproject/block3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310620003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310620003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4_15.v 1 1 " "Found 1 design units, including 1 entities, in source file block4_15.v" { { "Info" "ISGN_ENTITY_NAME" "1 block4_15 " "Found entity 1: block4_15" {  } { { "block4_15.v" "" { Text "W:/ece241/finalproject/block4_15.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310620160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310620160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5_5.v 1 1 " "Found 1 design units, including 1 entities, in source file block5_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 block5_5 " "Found entity 1: block5_5" {  } { { "block5_5.v" "" { Text "W:/ece241/finalproject/block5_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310620347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310620347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "steve.v 1 1 " "Found 1 design units, including 1 entities, in source file steve.v" { { "Info" "ISGN_ENTITY_NAME" "1 steve " "Found entity 1: steve" {  } { { "steve.v" "" { Text "W:/ece241/finalproject/steve.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310620519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310620519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "welcome.v 1 1 " "Found 1 design units, including 1 entities, in source file welcome.v" { { "Info" "ISGN_ENTITY_NAME" "1 welcome " "Found entity 1: welcome" {  } { { "welcome.v" "" { Text "W:/ece241/finalproject/welcome.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310620691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310620691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HZ finalproject.v(301) " "Verilog HDL Implicit Net warning at finalproject.v(301): created implicit net for \"HZ\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310620706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575310620800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn finalproject.v(42) " "Verilog HDL or VHDL warning at finalproject.v(42): object \"resetn\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575310620800 "|finalproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "finalproject.v" "h0" { Text "W:/ece241/finalproject/finalproject.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310620956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "finalproject.v" "VGA" { Text "W:/ece241/finalproject/finalproject.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310621113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310621238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310622035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310622128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TEST LAND.mif " "Parameter \"INIT_FILE\" = \"TEST LAND.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310622128 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310622128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulm1 " "Found entity 1: altsyncram_ulm1" {  } { { "db/altsyncram_ulm1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_ulm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310622535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310622535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated " "Elaborating entity \"altsyncram_ulm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310622582 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "TEST LAND.mif " "Width of data items in \"TEST LAND.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/TEST LAND.mif" "" { Text "W:/ece241/finalproject/TEST LAND.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310622707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/ece241/finalproject/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310627557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310627557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_ulm1.tdf" "decode2" { Text "W:/ece241/finalproject/db/altsyncram_ulm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310627635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/ece241/finalproject/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310628088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310628088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_ulm1.tdf" "rden_decode_b" { Text "W:/ece241/finalproject/db/altsyncram_ulm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310628166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "W:/ece241/finalproject/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310628791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310628791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ulm1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_ulm1.tdf" "mux3" { Text "W:/ece241/finalproject/db/altsyncram_ulm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310628853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310631774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/ece241/finalproject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310632180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310632258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310632258 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ece241/finalproject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310632258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ece241/finalproject/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310632617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310632617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310632680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/ece241/finalproject/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310632899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:ps2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:ps2\"" {  } { { "finalproject.v" "ps2" { Text "W:/ece241/finalproject/finalproject.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310633102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller/PS2_Controller/PS2_Controller.v" "PS2_Data_In" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310633274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller/PS2_Controller/PS2_Controller.v" "PS2_Command_Out" { Text "W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310633461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardSPACE keyboardSPACE:key11 " "Elaborating entity \"keyboardSPACE\" for hierarchy \"keyboardSPACE:key11\"" {  } { { "finalproject.v" "key11" { Text "W:/ece241/finalproject/finalproject.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310633695 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(354) " "Verilog HDL Case Statement warning at finalproject.v(354): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310633695 "|finalproject|keyboardSPACE:key11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(354) " "Verilog HDL Case Statement information at finalproject.v(354): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 354 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310633695 "|finalproject|keyboardSPACE:key11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardENTER keyboardENTER:key12 " "Elaborating entity \"keyboardENTER\" for hierarchy \"keyboardENTER:key12\"" {  } { { "finalproject.v" "key12" { Text "W:/ece241/finalproject/finalproject.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310633820 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(411) " "Verilog HDL Case Statement warning at finalproject.v(411): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 411 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310633820 "|finalproject|keyboardENTER:key12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(411) " "Verilog HDL Case Statement information at finalproject.v(411): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 411 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310633820 "|finalproject|keyboardENTER:key12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardR keyboardR:key13 " "Elaborating entity \"keyboardR\" for hierarchy \"keyboardR:key13\"" {  } { { "finalproject.v" "key13" { Text "W:/ece241/finalproject/finalproject.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310633955 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(468) " "Verilog HDL Case Statement warning at finalproject.v(468): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 468 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310633955 "|finalproject|keyboardR:key13"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(468) " "Verilog HDL Case Statement information at finalproject.v(468): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 468 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310633955 "|finalproject|keyboardR:key13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:pth " "Elaborating entity \"datapath\" for hierarchy \"datapath:pth\"" {  } { { "finalproject.v" "pth" { Text "W:/ece241/finalproject/finalproject.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color finalproject.v(544) " "Verilog HDL or VHDL warning at finalproject.v(544): object \"color\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 finalproject.v(572) " "Verilog HDL assignment warning at finalproject.v(572): truncated value with size 8 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(720) " "Verilog HDL assignment warning at finalproject.v(720): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(725) " "Verilog HDL assignment warning at finalproject.v(725): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(813) " "Verilog HDL assignment warning at finalproject.v(813): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(819) " "Verilog HDL assignment warning at finalproject.v(819): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(833) " "Verilog HDL assignment warning at finalproject.v(833): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(839) " "Verilog HDL assignment warning at finalproject.v(839): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(915) " "Verilog HDL assignment warning at finalproject.v(915): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(920) " "Verilog HDL assignment warning at finalproject.v(920): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(942) " "Verilog HDL assignment warning at finalproject.v(942): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(947) " "Verilog HDL assignment warning at finalproject.v(947): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(952) " "Verilog HDL assignment warning at finalproject.v(952): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(975) " "Verilog HDL assignment warning at finalproject.v(975): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310634107 "|finalproject|datapath:pth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block2 datapath:pth\|block2:block2_1 " "Elaborating entity \"block2\" for hierarchy \"datapath:pth\|block2:block2_1\"" {  } { { "finalproject.v" "block2_1" { Text "W:/ece241/finalproject/finalproject.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310634357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component\"" {  } { { "block2.v" "altsyncram_component" { Text "W:/ece241/finalproject/block2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310634622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component\"" {  } { { "block2.v" "" { Text "W:/ece241/finalproject/block2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310634716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../block1.mif " "Parameter \"init_file\" = \"../block1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310634716 ""}  } { { "block2.v" "" { Text "W:/ece241/finalproject/block2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310634716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ho1 " "Found entity 1: altsyncram_2ho1" {  } { { "db/altsyncram_2ho1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_2ho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310635075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310635075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ho1 datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component\|altsyncram_2ho1:auto_generated " "Elaborating entity \"altsyncram_2ho1\" for hierarchy \"datapath:pth\|block2:block2_1\|altsyncram:altsyncram_component\|altsyncram_2ho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310635169 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "block1.mif " "Width of data items in \"block1.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/block1.mif" "" { Text "W:/ece241/finalproject/block1.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310635263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block3 datapath:pth\|block3:block3_1 " "Elaborating entity \"block3\" for hierarchy \"datapath:pth\|block3:block3_1\"" {  } { { "finalproject.v" "block3_1" { Text "W:/ece241/finalproject/finalproject.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310638138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component\"" {  } { { "block3.v" "altsyncram_component" { Text "W:/ece241/finalproject/block3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310638482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component\"" {  } { { "block3.v" "" { Text "W:/ece241/finalproject/block3.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310638576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../block3.mif " "Parameter \"init_file\" = \"../block3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310638576 ""}  } { { "block3.v" "" { Text "W:/ece241/finalproject/block3.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310638576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ho1 " "Found entity 1: altsyncram_4ho1" {  } { { "db/altsyncram_4ho1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_4ho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310638997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310638997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ho1 datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component\|altsyncram_4ho1:auto_generated " "Elaborating entity \"altsyncram_4ho1\" for hierarchy \"datapath:pth\|block3:block3_1\|altsyncram:altsyncram_component\|altsyncram_4ho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310639076 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "block3.mif " "Width of data items in \"block3.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/block3.mif" "" { Text "W:/ece241/finalproject/block3.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310639122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block4_15 datapath:pth\|block4_15:block4_1 " "Elaborating entity \"block4_15\" for hierarchy \"datapath:pth\|block4_15:block4_1\"" {  } { { "finalproject.v" "block4_1" { Text "W:/ece241/finalproject/finalproject.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310642154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component\"" {  } { { "block4_15.v" "altsyncram_component" { Text "W:/ece241/finalproject/block4_15.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310642544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component\"" {  } { { "block4_15.v" "" { Text "W:/ece241/finalproject/block4_15.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310642654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../block4-15 .mif " "Parameter \"init_file\" = \"../block4-15 .mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310642654 ""}  } { { "block4_15.v" "" { Text "W:/ece241/finalproject/block4_15.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310642654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omo1 " "Found entity 1: altsyncram_omo1" {  } { { "db/altsyncram_omo1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_omo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310643013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310643013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omo1 datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component\|altsyncram_omo1:auto_generated " "Elaborating entity \"altsyncram_omo1\" for hierarchy \"datapath:pth\|block4_15:block4_1\|altsyncram:altsyncram_component\|altsyncram_omo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310643091 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "block4-15 .mif " "Width of data items in \"block4-15 .mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/block4-15 .mif" "" { Text "W:/ece241/finalproject/block4-15 .mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310643154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block5_5 datapath:pth\|block5_5:block5_1 " "Elaborating entity \"block5_5\" for hierarchy \"datapath:pth\|block5_5:block5_1\"" {  } { { "finalproject.v" "block5_1" { Text "W:/ece241/finalproject/finalproject.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310645920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component\"" {  } { { "block5_5.v" "altsyncram_component" { Text "W:/ece241/finalproject/block5_5.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310646216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component\"" {  } { { "block5_5.v" "" { Text "W:/ece241/finalproject/block5_5.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310646310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../block5-5.mif " "Parameter \"init_file\" = \"../block5-5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310646310 ""}  } { { "block5_5.v" "" { Text "W:/ece241/finalproject/block5_5.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310646310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ko1 " "Found entity 1: altsyncram_8ko1" {  } { { "db/altsyncram_8ko1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_8ko1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310646701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310646701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ko1 datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component\|altsyncram_8ko1:auto_generated " "Elaborating entity \"altsyncram_8ko1\" for hierarchy \"datapath:pth\|block5_5:block5_1\|altsyncram:altsyncram_component\|altsyncram_8ko1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310646795 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "block5-5.mif " "Width of data items in \"block5-5.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/block5-5.mif" "" { Text "W:/ece241/finalproject/block5-5.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310646857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAMEOVER1 datapath:pth\|GAMEOVER1:GAMEOVER1_1 " "Elaborating entity \"GAMEOVER1\" for hierarchy \"datapath:pth\|GAMEOVER1:GAMEOVER1_1\"" {  } { { "finalproject.v" "GAMEOVER1_1" { Text "W:/ece241/finalproject/finalproject.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310649670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component\"" {  } { { "GAMEOVER1.v" "altsyncram_component" { Text "W:/ece241/finalproject/GAMEOVER1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310650060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component\"" {  } { { "GAMEOVER1.v" "" { Text "W:/ece241/finalproject/GAMEOVER1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310650170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../GAMEOVER1.mif " "Parameter \"init_file\" = \"../GAMEOVER1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310650170 ""}  } { { "GAMEOVER1.v" "" { Text "W:/ece241/finalproject/GAMEOVER1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310650170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20p1 " "Found entity 1: altsyncram_20p1" {  } { { "db/altsyncram_20p1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_20p1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310650639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310650639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_20p1 datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component\|altsyncram_20p1:auto_generated " "Elaborating entity \"altsyncram_20p1\" for hierarchy \"datapath:pth\|GAMEOVER1:GAMEOVER1_1\|altsyncram:altsyncram_component\|altsyncram_20p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310650717 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "GAMEOVER1.mif " "Width of data items in \"GAMEOVER1.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/GAMEOVER1.mif" "" { Text "W:/ece241/finalproject/GAMEOVER1.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310650826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "steve datapath:pth\|steve:steve_1 " "Elaborating entity \"steve\" for hierarchy \"datapath:pth\|steve:steve_1\"" {  } { { "finalproject.v" "steve_1" { Text "W:/ece241/finalproject/finalproject.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310659373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component\"" {  } { { "steve.v" "altsyncram_component" { Text "W:/ece241/finalproject/steve.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310659670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component\"" {  } { { "steve.v" "" { Text "W:/ece241/finalproject/steve.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310659764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file steve2.mif " "Parameter \"init_file\" = \"steve2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310659764 ""}  } { { "steve.v" "" { Text "W:/ece241/finalproject/steve.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310659764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdo1 " "Found entity 1: altsyncram_kdo1" {  } { { "db/altsyncram_kdo1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_kdo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310660170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310660170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdo1 datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component\|altsyncram_kdo1:auto_generated " "Elaborating entity \"altsyncram_kdo1\" for hierarchy \"datapath:pth\|steve:steve_1\|altsyncram:altsyncram_component\|altsyncram_kdo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310660264 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "steve2.mif " "Width of data items in \"steve2.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/steve2.mif" "" { Text "W:/ece241/finalproject/steve2.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310660326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "welcome datapath:pth\|welcome:welcome_1 " "Elaborating entity \"welcome\" for hierarchy \"datapath:pth\|welcome:welcome_1\"" {  } { { "finalproject.v" "welcome_1" { Text "W:/ece241/finalproject/finalproject.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310663873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component\"" {  } { { "welcome.v" "altsyncram_component" { Text "W:/ece241/finalproject/welcome.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310664264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component\"" {  } { { "welcome.v" "" { Text "W:/ece241/finalproject/welcome.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310664358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file welcome.mif " "Parameter \"init_file\" = \"welcome.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310664358 ""}  } { { "welcome.v" "" { Text "W:/ece241/finalproject/welcome.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310664358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smo1 " "Found entity 1: altsyncram_smo1" {  } { { "db/altsyncram_smo1.tdf" "" { Text "W:/ece241/finalproject/db/altsyncram_smo1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310664827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310664827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smo1 datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component\|altsyncram_smo1:auto_generated " "Elaborating entity \"altsyncram_smo1\" for hierarchy \"datapath:pth\|welcome:welcome_1\|altsyncram:altsyncram_component\|altsyncram_smo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310664920 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "welcome.mif " "Width of data items in \"welcome.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/ece241/finalproject/welcome.mif" "" { Text "W:/ece241/finalproject/welcome.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1575310664999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stick_cycle stick_cycle:Sc " "Elaborating entity \"stick_cycle\" for hierarchy \"stick_cycle:Sc\"" {  } { { "finalproject.v" "Sc" { Text "W:/ece241/finalproject/finalproject.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310676280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 finalproject.v(1110) " "Verilog HDL assignment warning at finalproject.v(1110): truncated value with size 32 to match size of target (1)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310676280 "|finalproject|stick_cycle:Sc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counting finalproject.v(1114) " "Verilog HDL Always Construct warning at finalproject.v(1114): inferring latch(es) for variable \"counting\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575310676280 "|finalproject|stick_cycle:Sc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enoughlen finalproject.v(1122) " "Verilog HDL Always Construct warning at finalproject.v(1122): inferring latch(es) for variable \"enoughlen\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575310676280 "|finalproject|stick_cycle:Sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 finalproject.v(1137) " "Verilog HDL assignment warning at finalproject.v(1137): truncated value with size 32 to match size of target (1)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310676296 "|finalproject|stick_cycle:Sc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(1169) " "Verilog HDL Case Statement warning at finalproject.v(1169): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310676296 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(1169) " "Verilog HDL Case Statement information at finalproject.v(1169): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state finalproject.v(1168) " "Verilog HDL Always Construct warning at finalproject.v(1168): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(1196) " "Verilog HDL Case Statement warning at finalproject.v(1196): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(1196) " "Verilog HDL Case Statement information at finalproject.v(1196): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.clearall finalproject.v(1168) " "Inferred latch for \"next_state.clearall\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop finalproject.v(1168) " "Inferred latch for \"next_state.stop\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.flat finalproject.v(1168) " "Inferred latch for \"next_state.flat\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.clearrotate finalproject.v(1168) " "Inferred latch for \"next_state.clearrotate\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.rotate finalproject.v(1168) " "Inferred latch for \"next_state.rotate\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.clearplot finalproject.v(1168) " "Inferred latch for \"next_state.clearplot\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.waitdraw finalproject.v(1168) " "Inferred latch for \"next_state.waitdraw\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.draw finalproject.v(1168) " "Inferred latch for \"next_state.draw\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.waitforkey finalproject.v(1168) " "Inferred latch for \"next_state.waitforkey\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start finalproject.v(1168) " "Inferred latch for \"next_state.start\" at finalproject.v(1168)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enoughlen\[0\] finalproject.v(1122) " "Inferred latch for \"enoughlen\[0\]\" at finalproject.v(1122)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enoughlen\[1\] finalproject.v(1122) " "Inferred latch for \"enoughlen\[1\]\" at finalproject.v(1122)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counting finalproject.v(1114) " "Inferred latch for \"counting\" at finalproject.v(1114)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676311 "|finalproject|stick_cycle:Sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounter stick_cycle:Sc\|BitCounter:buildstick " "Elaborating entity \"BitCounter\" for hierarchy \"stick_cycle:Sc\|BitCounter:buildstick\"" {  } { { "finalproject.v" "buildstick" { Text "W:/ece241/finalproject/finalproject.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310676468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 finalproject.v(1461) " "Verilog HDL assignment warning at finalproject.v(1461): truncated value with size 32 to match size of target (25)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310676468 "|finalproject|stick_cycle:Sc|BitCounter:buildstick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounter1 stick_cycle:Sc\|BitCounter1:animation_delay " "Elaborating entity \"BitCounter1\" for hierarchy \"stick_cycle:Sc\|BitCounter1:animation_delay\"" {  } { { "finalproject.v" "animation_delay" { Text "W:/ece241/finalproject/finalproject.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310676624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 finalproject.v(1475) " "Verilog HDL assignment warning at finalproject.v(1475): truncated value with size 32 to match size of target (27)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310676624 "|finalproject|stick_cycle:Sc|BitCounter1:animation_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_cycle game_cycle:gc " "Elaborating entity \"game_cycle\" for hierarchy \"game_cycle:gc\"" {  } { { "finalproject.v" "gc" { Text "W:/ece241/finalproject/finalproject.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state finalproject.v(1276) " "Verilog HDL Always Construct warning at finalproject.v(1276): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "length_required finalproject.v(1315) " "Verilog HDL Always Construct warning at finalproject.v(1315): inferring latch(es) for variable \"length_required\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "width_of_next finalproject.v(1315) " "Verilog HDL Always Construct warning at finalproject.v(1315): inferring latch(es) for variable \"width_of_next\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(1364) " "Verilog HDL Case Statement warning at finalproject.v(1364): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1364 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(1364) " "Verilog HDL Case Statement information at finalproject.v(1364): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[0\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[0\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[1\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[1\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[2\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[2\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[3\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[3\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[4\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[4\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[5\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[5\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "width_of_next\[6\] finalproject.v(1315) " "Inferred latch for \"width_of_next\[6\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[0\] finalproject.v(1315) " "Inferred latch for \"length_required\[0\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[1\] finalproject.v(1315) " "Inferred latch for \"length_required\[1\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[2\] finalproject.v(1315) " "Inferred latch for \"length_required\[2\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[3\] finalproject.v(1315) " "Inferred latch for \"length_required\[3\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[4\] finalproject.v(1315) " "Inferred latch for \"length_required\[4\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[5\] finalproject.v(1315) " "Inferred latch for \"length_required\[5\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length_required\[6\] finalproject.v(1315) " "Inferred latch for \"length_required\[6\]\" at finalproject.v(1315)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start finalproject.v(1276) " "Inferred latch for \"next_state.start\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.welcome finalproject.v(1276) " "Inferred latch for \"next_state.welcome\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.figure finalproject.v(1276) " "Inferred latch for \"next_state.figure\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.resetmovefigure finalproject.v(1276) " "Inferred latch for \"next_state.resetmovefigure\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.movefigure finalproject.v(1276) " "Inferred latch for \"next_state.movefigure\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ifrestart finalproject.v(1276) " "Inferred latch for \"next_state.ifrestart\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.gamecontinue finalproject.v(1276) " "Inferred latch for \"next_state.gamecontinue\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.gameover finalproject.v(1276) " "Inferred latch for \"next_state.gameover\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.compare finalproject.v(1276) " "Inferred latch for \"next_state.compare\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.resetstick finalproject.v(1276) " "Inferred latch for \"next_state.resetstick\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stick finalproject.v(1276) " "Inferred latch for \"next_state.stick\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.landscape finalproject.v(1276) " "Inferred latch for \"next_state.landscape\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.clearallspace finalproject.v(1276) " "Inferred latch for \"next_state.clearallspace\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.generateland finalproject.v(1276) " "Inferred latch for \"next_state.generateland\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.setupwelcome finalproject.v(1276) " "Inferred latch for \"next_state.setupwelcome\" at finalproject.v(1276)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310676811 "|finalproject|game_cycle:gc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounterland game_cycle:gc\|BitCounterland:l1 " "Elaborating entity \"BitCounterland\" for hierarchy \"game_cycle:gc\|BitCounterland:l1\"" {  } { { "finalproject.v" "l1" { Text "W:/ece241/finalproject/finalproject.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310676983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1489) " "Verilog HDL assignment warning at finalproject.v(1489): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310676983 "|finalproject|game_cycle:gc|BitCounterland:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounterblock game_cycle:gc\|BitCounterblock:block " "Elaborating entity \"BitCounterblock\" for hierarchy \"game_cycle:gc\|BitCounterblock:block\"" {  } { { "finalproject.v" "block" { Text "W:/ece241/finalproject/finalproject.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310677155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 finalproject.v(1503) " "Verilog HDL assignment warning at finalproject.v(1503): truncated value with size 32 to match size of target (3)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310677155 "|finalproject|game_cycle:gc|BitCounterblock:block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "landscape_cycle landscape_cycle:lc " "Elaborating entity \"landscape_cycle\" for hierarchy \"landscape_cycle:lc\"" {  } { { "finalproject.v" "lc" { Text "W:/ece241/finalproject/finalproject.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310677343 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(1428) " "Verilog HDL Case Statement warning at finalproject.v(1428): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1428 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310677343 "|finalproject|landscape_cycle:lc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(1428) " "Verilog HDL Case Statement information at finalproject.v(1428): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1428 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310677343 "|finalproject|landscape_cycle:lc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "figure_cycle figure_cycle:fc " "Elaborating entity \"figure_cycle\" for hierarchy \"figure_cycle:fc\"" {  } { { "finalproject.v" "fc" { Text "W:/ece241/finalproject/finalproject.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310677499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endpoint finalproject.v(1534) " "Verilog HDL or VHDL warning at finalproject.v(1534): object \"endpoint\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575310677499 "|finalproject|figure_cycle:fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 finalproject.v(1530) " "Verilog HDL assignment warning at finalproject.v(1530): truncated value with size 32 to match size of target (1)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310677499 "|finalproject|figure_cycle:fc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(1590) " "Verilog HDL Case Statement warning at finalproject.v(1590): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1590 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575310677499 "|finalproject|figure_cycle:fc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(1590) " "Verilog HDL Case Statement information at finalproject.v(1590): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1590 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575310677499 "|finalproject|figure_cycle:fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounter_for_figure figure_cycle:fc\|BitCounter_for_figure:bA1 " "Elaborating entity \"BitCounter_for_figure\" for hierarchy \"figure_cycle:fc\|BitCounter_for_figure:bA1\"" {  } { { "finalproject.v" "bA1" { Text "W:/ece241/finalproject/finalproject.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310677655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 finalproject.v(1623) " "Verilog HDL assignment warning at finalproject.v(1623): truncated value with size 32 to match size of target (27)" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575310677655 "|finalproject|figure_cycle:fc|BitCounter_for_figure:bA1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.start_306 " "LATCH primitive \"stick_cycle:Sc\|next_state.start_306\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.waitforkey_298 " "LATCH primitive \"stick_cycle:Sc\|next_state.waitforkey_298\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.draw_290 " "LATCH primitive \"stick_cycle:Sc\|next_state.draw_290\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.waitdraw_282 " "LATCH primitive \"stick_cycle:Sc\|next_state.waitdraw_282\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.clearplot_274 " "LATCH primitive \"stick_cycle:Sc\|next_state.clearplot_274\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.rotate_266 " "LATCH primitive \"stick_cycle:Sc\|next_state.rotate_266\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.clearrotate_258 " "LATCH primitive \"stick_cycle:Sc\|next_state.clearrotate_258\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.flat_250 " "LATCH primitive \"stick_cycle:Sc\|next_state.flat_250\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.stop_242 " "LATCH primitive \"stick_cycle:Sc\|next_state.stop_242\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stick_cycle:Sc\|next_state.clearall_234 " "LATCH primitive \"stick_cycle:Sc\|next_state.clearall_234\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1168 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310680116 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:pth\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:pth\|Div0\"" {  } { { "finalproject.v" "Div0" { Text "W:/ece241/finalproject/finalproject.v" 935 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310680523 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575310680523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:pth\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:pth\|lpm_divide:Div0\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 935 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310681491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:pth\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:pth\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310681491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310681491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310681491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310681491 ""}  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 935 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575310681491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "W:/ece241/finalproject/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310681960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310681960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "W:/ece241/finalproject/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310682632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310682632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "W:/ece241/finalproject/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575310683273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310683273 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575310684992 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "game_cycle:gc\|width_of_next\[1\] game_cycle:gc\|width_of_next\[3\] " "Duplicate LATCH primitive \"game_cycle:gc\|width_of_next\[1\]\" merged with LATCH primitive \"game_cycle:gc\|width_of_next\[3\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1315 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575310685132 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1575310685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_cycle:gc\|next_state.compare_633 " "Latch game_cycle:gc\|next_state.compare_633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_cycle:gc\|current_state.compare " "Ports D and ENA on the latch are fed by the same signal game_cycle:gc\|current_state.compare" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575310685132 ""}  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575310685132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_cycle:gc\|next_state.gameover_620 " "Latch game_cycle:gc\|next_state.gameover_620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_cycle:gc\|current_state.compare " "Ports D and ENA on the latch are fed by the same signal game_cycle:gc\|current_state.compare" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575310685132 ""}  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575310685132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.stick_659 " "LATCH primitive \"game_cycle:gc\|next_state.stick_659\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.landscape_672 " "LATCH primitive \"game_cycle:gc\|next_state.landscape_672\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.resetstick_646 " "LATCH primitive \"game_cycle:gc\|next_state.resetstick_646\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.compare_633 " "LATCH primitive \"game_cycle:gc\|next_state.compare_633\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.setupwelcome_711 " "LATCH primitive \"game_cycle:gc\|next_state.setupwelcome_711\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.gameover_620 " "LATCH primitive \"game_cycle:gc\|next_state.gameover_620\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.figure_558 " "LATCH primitive \"game_cycle:gc\|next_state.figure_558\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.clearallspace_685 " "LATCH primitive \"game_cycle:gc\|next_state.clearallspace_685\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.generateland_698 " "LATCH primitive \"game_cycle:gc\|next_state.generateland_698\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.resetmovefigure_571 " "LATCH primitive \"game_cycle:gc\|next_state.resetmovefigure_571\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.movefigure_584 " "LATCH primitive \"game_cycle:gc\|next_state.movefigure_584\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.ifrestart_597 " "LATCH primitive \"game_cycle:gc\|next_state.ifrestart_597\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.start_532 " "LATCH primitive \"game_cycle:gc\|next_state.start_532\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "game_cycle:gc\|next_state.welcome_545 " "LATCH primitive \"game_cycle:gc\|next_state.welcome_545\" is permanently enabled" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 1276 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575310685538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575310685773 "|finalproject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575310685773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575310685945 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "73 " "73 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575310687148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ece241/finalproject/output_files/finalproject.map.smsg " "Generated suppressed messages file W:/ece241/finalproject/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310688413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575310693101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575310693101 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575310693679 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/ece241/finalproject/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575310693679 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "finalproject.v" "" { Text "W:/ece241/finalproject/finalproject.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575310694789 "|finalproject|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575310694789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1628 " "Implemented 1628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575310694820 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575310694820 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575310694820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1197 " "Implemented 1197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575310694820 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575310694820 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575310694820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575310694820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575310695164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 13:18:15 2019 " "Processing ended: Mon Dec 02 13:18:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575310695164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575310695164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575310695164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575310695164 ""}
