Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 25 17:21:33 2023
| Host         : vikkylaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file data_memory_timing_summary_routed.rpt -pb data_memory_timing_summary_routed.pb -rpx data_memory_timing_summary_routed.rpx -warn_on_violation
| Design       : data_memory
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  288          inf        0.000                      0                  288           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.191ns  (logic 3.737ns (40.656%)  route 5.454ns (59.344%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          2.556     3.499    datamemory_reg_0_63_31_31/A0
    SLICE_X112Y56        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.623 r  datamemory_reg_0_63_31_31/SP/O
                         net (fo=1, routed)           2.899     6.521    readdata_OBUF[31]
    N18                  OBUF (Prop_obuf_I_O)         2.669     9.191 r  readdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.191    readdata[31]
    N18                                                               r  readdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 3.801ns (42.802%)  route 5.079ns (57.198%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          2.405     3.349    datamemory_reg_0_63_25_25/A0
    SLICE_X112Y55        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.238     3.586 r  datamemory_reg_0_63_25_25/SP/O
                         net (fo=1, routed)           2.674     6.260    readdata_OBUF[25]
    J22                  OBUF (Prop_obuf_I_O)         2.620     8.881 r  readdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.881    readdata[25]
    J22                                                               r  readdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 3.775ns (42.636%)  route 5.079ns (57.364%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          2.405     3.349    datamemory_reg_0_63_26_26/A0
    SLICE_X112Y55        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.228     3.576 r  datamemory_reg_0_63_26_26/SP/O
                         net (fo=1, routed)           2.673     6.250    readdata_OBUF[26]
    J21                  OBUF (Prop_obuf_I_O)         2.604     8.853 r  readdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     8.853    readdata[26]
    J21                                                               r  readdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 3.669ns (41.826%)  route 5.103ns (58.174%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          2.405     3.349    datamemory_reg_0_63_24_24/A0
    SLICE_X112Y55        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.473 r  datamemory_reg_0_63_24_24/SP/O
                         net (fo=1, routed)           2.698     6.170    readdata_OBUF[24]
    J20                  OBUF (Prop_obuf_I_O)         2.602     8.772 r  readdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.772    readdata[24]
    J20                                                               r  readdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 3.651ns (41.727%)  route 5.099ns (58.273%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          2.405     3.349    datamemory_reg_0_63_27_27/A0
    SLICE_X112Y55        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105     3.454 r  datamemory_reg_0_63_27_27/SP/O
                         net (fo=1, routed)           2.693     6.147    readdata_OBUF[27]
    K18                  OBUF (Prop_obuf_I_O)         2.603     8.750 r  readdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.750    readdata[27]
    K18                                                               r  readdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.027ns (46.730%)  route 4.590ns (53.270%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          1.916     2.859    datamemory_reg_0_63_21_21/A0
    SLICE_X112Y51        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.485     3.344 r  datamemory_reg_0_63_21_21/SP/O
                         net (fo=1, routed)           2.674     6.018    readdata_OBUF[21]
    L22                  OBUF (Prop_obuf_I_O)         2.598     8.617 r  readdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     8.617    readdata[21]
    L22                                                               r  readdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            readdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 3.680ns (43.440%)  route 4.792ns (56.560%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  address_IBUF[3]_inst/O
                         net (fo=32, routed)          1.754     2.709    datamemory_reg_0_63_30_30/A3
    SLICE_X112Y50        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.107     2.816 r  datamemory_reg_0_63_30_30/SP/O
                         net (fo=1, routed)           3.037     5.853    readdata_OBUF[30]
    M15                  OBUF (Prop_obuf_I_O)         2.619     8.472 r  readdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     8.472    readdata[30]
    M15                                                               r  readdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.007ns (47.422%)  route 4.443ns (52.578%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          1.916     2.859    datamemory_reg_0_63_22_22/A0
    SLICE_X112Y51        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.475     3.334 r  datamemory_reg_0_63_22_22/SP/O
                         net (fo=1, routed)           2.526     5.861    readdata_OBUF[22]
    L21                  OBUF (Prop_obuf_I_O)         2.589     8.450 r  readdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.450    readdata[22]
    L21                                                               r  readdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            readdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.391ns  (logic 3.975ns (47.368%)  route 4.416ns (52.632%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  address_IBUF[0]_inst/O
                         net (fo=32, routed)          2.556     3.499    datamemory_reg_0_63_3_3/A0
    SLICE_X112Y56        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.389     3.888 r  datamemory_reg_0_63_3_3/SP/O
                         net (fo=1, routed)           1.861     5.748    readdata_OBUF[3]
    P17                  OBUF (Prop_obuf_I_O)         2.643     8.391 r  readdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.391    readdata[3]
    P17                                                               r  readdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            readdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 3.689ns (44.250%)  route 4.647ns (55.750%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  address_IBUF[3]_inst/O
                         net (fo=32, routed)          1.754     2.709    datamemory_reg_0_63_28_28/A3
    SLICE_X112Y50        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     2.833 r  datamemory_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           2.893     5.726    readdata_OBUF[28]
    J18                  OBUF (Prop_obuf_I_O)         2.610     8.336 r  readdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.336    readdata[28]
    J18                                                               r  readdata[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_24_24/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.181ns (33.257%)  route 0.363ns (66.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.363     0.544    datamemory_reg_0_63_24_24/WE
    SLICE_X112Y55        RAMS64E                                      r  datamemory_reg_0_63_24_24/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_25_25/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.181ns (33.257%)  route 0.363ns (66.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.363     0.544    datamemory_reg_0_63_25_25/WE
    SLICE_X112Y55        RAMS64E                                      r  datamemory_reg_0_63_25_25/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_26_26/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.181ns (33.257%)  route 0.363ns (66.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.363     0.544    datamemory_reg_0_63_26_26/WE
    SLICE_X112Y55        RAMS64E                                      r  datamemory_reg_0_63_26_26/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_27_27/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.181ns (33.257%)  route 0.363ns (66.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.363     0.544    datamemory_reg_0_63_27_27/WE
    SLICE_X112Y55        RAMS64E                                      r  datamemory_reg_0_63_27_27/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_31_31/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.181ns (33.015%)  route 0.367ns (66.985%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.367     0.548    datamemory_reg_0_63_31_31/WE
    SLICE_X112Y56        RAMS64E                                      r  datamemory_reg_0_63_31_31/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_3_3/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.181ns (33.015%)  route 0.367ns (66.985%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.367     0.548    datamemory_reg_0_63_3_3/WE
    SLICE_X112Y56        RAMS64E                                      r  datamemory_reg_0_63_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_4_4/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.181ns (33.015%)  route 0.367ns (66.985%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.367     0.548    datamemory_reg_0_63_4_4/WE
    SLICE_X112Y56        RAMS64E                                      r  datamemory_reg_0_63_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwrite
                            (input port)
  Destination:            datamemory_reg_0_63_5_5/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.181ns (33.015%)  route 0.367ns (66.985%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  memwrite (IN)
                         net (fo=0)                   0.000     0.000    memwrite
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  memwrite_IBUF_inst/O
                         net (fo=32, routed)          0.367     0.548    datamemory_reg_0_63_5_5/WE
    SLICE_X112Y56        RAMS64E                                      r  datamemory_reg_0_63_5_5/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[4]
                            (input port)
  Destination:            datamemory_reg_0_63_17_17/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.173ns (30.707%)  route 0.391ns (69.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  address[4] (IN)
                         net (fo=0)                   0.000     0.000    address[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  address_IBUF[4]_inst/O
                         net (fo=32, routed)          0.391     0.565    datamemory_reg_0_63_17_17/A4
    SLICE_X112Y52        RAMS64E                                      r  datamemory_reg_0_63_17_17/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[4]
                            (input port)
  Destination:            datamemory_reg_0_63_18_18/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.173ns (30.707%)  route 0.391ns (69.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  address[4] (IN)
                         net (fo=0)                   0.000     0.000    address[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  address_IBUF[4]_inst/O
                         net (fo=32, routed)          0.391     0.565    datamemory_reg_0_63_18_18/A4
    SLICE_X112Y52        RAMS64E                                      r  datamemory_reg_0_63_18_18/SP/ADR4
  -------------------------------------------------------------------    -------------------





