#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12b652580 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x12b69f530_0 .var "clk", 0 0;
v0x12b69f5c0_0 .var "debug", 0 0;
v0x12b69f650_0 .var "rst", 0 0;
S_0x12b65c860 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x12b652580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x12b69ee10_0 .net "clk", 0 0, v0x12b69f530_0;  1 drivers
v0x12b69eea0_0 .net "debug", 0 0, v0x12b69f5c0_0;  1 drivers
v0x12b69ef30_0 .net "instr", 31 0, L_0x12b6a86c0;  1 drivers
v0x12b69f040_0 .net "instr_addr", 31 0, L_0x12b69f760;  1 drivers
v0x12b69f0d0_0 .net "mem_addr", 31 0, L_0x12b6a50f0;  1 drivers
v0x12b69f160_0 .net "mem_read_data", 31 0, L_0x12b6a8b80;  1 drivers
v0x12b69f1f0_0 .net "mem_write_data", 31 0, L_0x12b69f7d0;  1 drivers
v0x12b69f280_0 .net "ram_write", 0 0, L_0x12b6a5ff0;  1 drivers
v0x12b69f310_0 .net "rst", 0 0, v0x12b69f650_0;  1 drivers
v0x12b69f4a0_0 .net "write_type", 2 0, L_0x12b6a60e0;  1 drivers
S_0x12b6565d0 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x12b65c860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x12b60bfc0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x12b6a86c0 .functor BUFZ 32, L_0x12b6a8460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b609c30_0 .net *"_ivl_0", 31 0, L_0x12b6a8460;  1 drivers
v0x12b6498b0_0 .net *"_ivl_2", 31 0, L_0x12b6a8620;  1 drivers
v0x12b6479b0_0 .net *"_ivl_4", 29 0, L_0x12b6a8500;  1 drivers
L_0x110041408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b647a40_0 .net *"_ivl_6", 1 0, L_0x110041408;  1 drivers
v0x12b6476e0_0 .net "addr", 31 0, L_0x12b69f760;  alias, 1 drivers
v0x12b647770_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b668210_0 .net "data_out", 31 0, L_0x12b6a86c0;  alias, 1 drivers
v0x12b6682a0_0 .var/i "i", 31 0;
v0x12b65baa0 .array "mem_core", 65535 0, 31 0;
L_0x12b6a8460 .array/port v0x12b65baa0, L_0x12b6a8620;
L_0x12b6a8500 .part L_0x12b69f760, 2, 30;
L_0x12b6a8620 .concat [ 30 2 0 0], L_0x12b6a8500, L_0x110041408;
S_0x12b65a9a0 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x12b65c860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x12b647ad0 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x12b6a8b80 .functor BUFZ 32, L_0x12b6a8a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b6598a0_0 .net *"_ivl_10", 31 0, L_0x12b6a8a70;  1 drivers
v0x12b659930_0 .net *"_ivl_2", 29 0, L_0x12b6a8770;  1 drivers
L_0x110041450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b6587a0_0 .net *"_ivl_4", 1 0, L_0x110041450;  1 drivers
v0x12b658830_0 .net "addr", 31 0, L_0x12b6a50f0;  alias, 1 drivers
v0x12b60b690_0 .net "base_index", 31 0, L_0x12b6a8810;  1 drivers
v0x12b60b720_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b60a590_0 .net "data_in", 31 0, L_0x12b69f7d0;  alias, 1 drivers
v0x12b60a620_0 .net "data_out", 31 0, L_0x12b6a8b80;  alias, 1 drivers
v0x12b60cbf0_0 .net "debug", 0 0, v0x12b69f5c0_0;  alias, 1 drivers
v0x12b6135d0_0 .var/i "i", 31 0;
v0x12b613660 .array "mem_core", 65535 0, 31 0;
v0x12b6308d0_0 .var/i "out_file", 31 0;
v0x12b630960_0 .var/i "ram_index", 31 0;
v0x12b62f7d0_0 .net "sb_offset", 1 0, L_0x12b6a8930;  1 drivers
v0x12b62f860_0 .net "sh_offset", 0 0, L_0x12b6a89d0;  1 drivers
v0x12b6609c0_0 .net "write_enable", 0 0, L_0x12b6a5ff0;  alias, 1 drivers
v0x12b660a50_0 .net "write_type", 2 0, L_0x12b6a60e0;  alias, 1 drivers
E_0x12b65c2f0 .event posedge, v0x12b647770_0;
L_0x12b6a8770 .part L_0x12b6a50f0, 2, 30;
L_0x12b6a8810 .concat [ 30 2 0 0], L_0x12b6a8770, L_0x110041450;
L_0x12b6a8930 .part L_0x12b6a50f0, 0, 2;
L_0x12b6a89d0 .part L_0x12b6a50f0, 1, 1;
L_0x12b6a8a70 .array/port v0x12b613660, L_0x12b6a8810;
S_0x12b64bd10 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x12b65c860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x12b69f760 .functor BUFZ 32, v0x12b693c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b69f7d0 .functor BUFZ 32, L_0x12b6a5630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6a50f0 .functor BUFZ 32, L_0x12b6a5250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6a5ff0 .functor BUFZ 1, L_0x12b6a57d0, C4<0>, C4<0>, C4<0>;
L_0x12b6a60e0 .functor BUFZ 3, L_0x12b6a5bf0, C4<000>, C4<000>, C4<000>;
L_0x12b6a6250 .functor BUFZ 3, L_0x12b6a5bf0, C4<000>, C4<000>, C4<000>;
L_0x12b6a8c70 .functor BUFT 32, L_0x12b6a86c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x110040f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b69a9e0_0 .net/2u *"_ivl_16", 1 0, L_0x110040f88;  1 drivers
v0x12b69aa80_0 .net *"_ivl_18", 0 0, L_0x12b6a62c0;  1 drivers
L_0x110040fd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12b69ab20_0 .net/2u *"_ivl_20", 1 0, L_0x110040fd0;  1 drivers
v0x12b69abb0_0 .net *"_ivl_22", 0 0, L_0x12b6a6360;  1 drivers
L_0x110041018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x12b69ac40_0 .net/2u *"_ivl_24", 1 0, L_0x110041018;  1 drivers
v0x12b69ad30_0 .net *"_ivl_26", 0 0, L_0x12b6a6440;  1 drivers
v0x12b69add0_0 .net *"_ivl_28", 31 0, L_0x12b6a6620;  1 drivers
v0x12b69ae80_0 .net *"_ivl_30", 31 0, L_0x12b6a66c0;  1 drivers
v0x12b69af30_0 .net "alu_result_ex", 31 0, v0x12b6739d0_0;  1 drivers
v0x12b69b0c0_0 .net "alu_result_mem", 31 0, L_0x12b6a5250;  1 drivers
v0x12b69b1d0_0 .net "alu_result_wb", 31 0, L_0x12b6a6ca0;  1 drivers
v0x12b69b260_0 .net "alu_src1_ex", 0 0, L_0x12b6a4370;  1 drivers
v0x12b69b370_0 .net "alu_src1_id", 0 0, v0x12b687e10_0;  1 drivers
v0x12b69b480_0 .net "alu_src2_ex", 0 0, L_0x12b6a47b0;  1 drivers
v0x12b69b590_0 .net "alu_src2_id", 0 0, v0x12b687f00_0;  1 drivers
v0x12b69b6a0_0 .net "alu_type_ex", 3 0, L_0x12b6a3a00;  1 drivers
v0x12b69b7b0_0 .net "alu_type_id", 3 0, v0x12b687fd0_0;  1 drivers
v0x12b69b940_0 .net "branch_id", 0 0, L_0x12b6a2d20;  1 drivers
v0x12b69b9d0_0 .net "bubble_ex", 0 0, L_0x12b6a8380;  1 drivers
v0x12b69ba60_0 .net "bubble_id", 0 0, L_0x12b6a8310;  1 drivers
L_0x110041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b69baf0_0 .net "bubble_if", 0 0, L_0x110041330;  1 drivers
L_0x110041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b69bb80_0 .net "bubble_mem", 0 0, L_0x110041378;  1 drivers
L_0x1100413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b69bc10_0 .net "bubble_wb", 0 0, L_0x1100413c0;  1 drivers
v0x12b69bca0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b69bd30_0 .net "imm_ex", 31 0, L_0x12b6a3240;  1 drivers
v0x12b69bdc0_0 .net "imm_id", 31 0, v0x12b68b0b0_0;  1 drivers
v0x12b69be50_0 .net "imm_mem", 31 0, L_0x12b6a54d0;  1 drivers
v0x12b69bee0_0 .net "imm_wb", 31 0, L_0x12b6a6e40;  1 drivers
v0x12b69bf70_0 .net "instr", 31 0, L_0x12b6a86c0;  alias, 1 drivers
v0x12b69c000_0 .net "instr_addr", 31 0, L_0x12b69f760;  alias, 1 drivers
v0x12b69c090_0 .net "instr_funct3_ex", 2 0, L_0x12b6a3cb0;  1 drivers
v0x12b69c1a0_0 .net "instr_funct3_id", 2 0, L_0x12b6a2f20;  1 drivers
v0x12b69c230_0 .net "instr_funct3_mem", 2 0, L_0x12b6a5bf0;  1 drivers
v0x12b69b840_0 .net "instr_id", 31 0, L_0x12b69f930;  1 drivers
v0x12b69c4c0_0 .net "instr_if", 31 0, L_0x12b6a8c70;  1 drivers
v0x12b69c550_0 .net "jal_id", 0 0, L_0x12b6a2de0;  1 drivers
v0x12b69c5e0_0 .net "jalr_id", 0 0, L_0x12b6a2e50;  1 drivers
v0x12b69c670_0 .net "load_type_mem", 2 0, L_0x12b6a6250;  1 drivers
v0x12b69c700_0 .net "mem2reg_data", 31 0, v0x12b694b80_0;  1 drivers
v0x12b69c790_0 .net "mem2reg_data_wb", 31 0, L_0x12b6a6b40;  1 drivers
v0x12b69c820_0 .net "mem_addr", 31 0, L_0x12b6a50f0;  alias, 1 drivers
v0x12b69c8b0_0 .net "mem_read_data", 31 0, L_0x12b6a8b80;  alias, 1 drivers
v0x12b69c940_0 .net "mem_read_ex", 0 0, L_0x12b6a4650;  1 drivers
v0x12b69c9d0_0 .net "mem_read_id", 0 0, v0x12b688e50_0;  1 drivers
v0x12b69cae0_0 .net "mem_read_mem", 0 0, L_0x12b6a5a90;  1 drivers
v0x12b69cbf0_0 .net "mem_write_data", 31 0, L_0x12b69f7d0;  alias, 1 drivers
v0x12b69cc80_0 .net "mem_write_ex", 0 0, L_0x12b6a3f30;  1 drivers
v0x12b69cd90_0 .net "mem_write_id", 0 0, v0x12b688f60_0;  1 drivers
v0x12b69cea0_0 .net "mem_write_mem", 0 0, L_0x12b6a57d0;  1 drivers
v0x12b69cf30_0 .net "new_pc", 31 0, v0x12b68bd60_0;  1 drivers
o0x110011df0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b69d040_0 .net "nxpc_wb", 31 0, o0x110011df0;  0 drivers
v0x12b69d0d0_0 .net "pc_ex", 31 0, L_0x12b6a3080;  1 drivers
v0x12b69d1e0_0 .net "pc_id", 31 0, L_0x12b69fa10;  1 drivers
v0x12b69d270_0 .net "pc_if", 31 0, v0x12b693c30_0;  1 drivers
v0x12b69d300_0 .net "pc_plus4_ex", 31 0, L_0x12b6a3160;  1 drivers
v0x12b69d410_0 .net "pc_plus4_id", 31 0, L_0x12b69fb90;  1 drivers
v0x12b69d4a0_0 .net "pc_plus4_if", 31 0, L_0x12b69b8d0;  1 drivers
v0x12b69d530_0 .net "pc_plus4_mem", 31 0, L_0x12b6a5370;  1 drivers
v0x12b69d640_0 .net "pc_plus4_wb", 31 0, L_0x12b6a6fe0;  1 drivers
v0x12b69d6d0_0 .net "pc_src", 0 0, v0x12b68c080_0;  1 drivers
v0x12b69d760_0 .net "ram_write", 0 0, L_0x12b6a5ff0;  alias, 1 drivers
v0x12b69d7f0_0 .net "rd_ex", 4 0, L_0x12b6a3560;  1 drivers
v0x12b69d880_0 .net "rd_id", 4 0, L_0x12b69fc40;  1 drivers
v0x12b69d910_0 .net "rd_mem", 4 0, L_0x12b6a5d50;  1 drivers
v0x12b69d9a0_0 .net "rd_wb", 4 0, L_0x12b6a7180;  1 drivers
v0x12b69c340_0 .net "reg_src_ex", 1 0, L_0x12b6a3dd0;  1 drivers
v0x12b69da30_0 .net "reg_src_id", 1 0, v0x12b6890c0_0;  1 drivers
v0x12b69db40_0 .net "reg_src_mem", 1 0, L_0x12b6a5f40;  1 drivers
v0x12b69dc50_0 .net "reg_src_wb", 1 0, L_0x12b6a69e0;  1 drivers
v0x12b69dce0_0 .net "reg_write_data_mem", 31 0, L_0x12b6a6890;  1 drivers
v0x12b69dd70_0 .net "reg_write_data_wb", 31 0, v0x12b69a8d0_0;  1 drivers
v0x12b69de00_0 .net "reg_write_ex", 0 0, L_0x12b6a4090;  1 drivers
v0x12b69de90_0 .net "reg_write_id", 0 0, v0x12b689220_0;  1 drivers
v0x12b69dfa0_0 .net "reg_write_mem", 0 0, L_0x12b6a5930;  1 drivers
v0x12b69e030_0 .net "reg_write_wb", 0 0, L_0x12b6a72e0;  1 drivers
v0x12b69e140_0 .net "rs1_data_ex", 31 0, L_0x12b6a3320;  1 drivers
v0x12b69e1d0_0 .net "rs1_data_id", 31 0, L_0x12b6a2a40;  1 drivers
v0x12b69e260_0 .net "rs1_ex", 4 0, L_0x12b6a36c0;  1 drivers
v0x12b69e2f0_0 .net "rs1_fwd_ex", 1 0, v0x12b677520_0;  1 drivers
v0x12b69e400_0 .net "rs1_fwd_id", 1 0, v0x12b677e40_0;  1 drivers
v0x12b69e490_0 .net "rs1_id", 4 0, L_0x12b69fd30;  1 drivers
v0x12b69e520_0 .net "rs2_data_ex", 31 0, L_0x12b6a3400;  1 drivers
v0x12b69e5b0_0 .net "rs2_data_ex_new", 31 0, L_0x12b67d310;  1 drivers
v0x12b69e640_0 .net "rs2_data_id", 31 0, L_0x12b6a2b30;  1 drivers
v0x12b69e6d0_0 .net "rs2_data_mem", 31 0, L_0x12b6a5630;  1 drivers
v0x12b69e760_0 .net "rs2_ex", 4 0, L_0x12b6a3860;  1 drivers
v0x12b69e7f0_0 .net "rs2_fwd_ex", 1 0, v0x12b677660_0;  1 drivers
v0x12b69e900_0 .net "rs2_fwd_id", 1 0, v0x12b677f90_0;  1 drivers
v0x12b69e990_0 .net "rs2_id", 4 0, L_0x12b69fda0;  1 drivers
v0x12b69ea20_0 .net "rst", 0 0, v0x12b69f650_0;  alias, 1 drivers
L_0x110041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b69eab0_0 .net "stall_ex", 0 0, L_0x110041258;  1 drivers
v0x12b69eb40_0 .net "stall_id", 0 0, L_0x12b6a80a0;  1 drivers
v0x12b69ebd0_0 .net "stall_if", 0 0, L_0x12b6a7fb0;  1 drivers
L_0x1100412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b69ec60_0 .net "stall_mem", 0 0, L_0x1100412a0;  1 drivers
L_0x1100412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b69ecf0_0 .net "stall_wb", 0 0, L_0x1100412e8;  1 drivers
v0x12b69ed80_0 .net "write_type", 2 0, L_0x12b6a60e0;  alias, 1 drivers
L_0x12b6a62c0 .cmp/eq 2, L_0x12b6a5f40, L_0x110040f88;
L_0x12b6a6360 .cmp/eq 2, L_0x12b6a5f40, L_0x110040fd0;
L_0x12b6a6440 .cmp/eq 2, L_0x12b6a5f40, L_0x110041018;
L_0x12b6a6620 .functor MUXZ 32, L_0x12b6a5370, L_0x12b6a54d0, L_0x12b6a6440, C4<>;
L_0x12b6a66c0 .functor MUXZ 32, L_0x12b6a6620, v0x12b694b80_0, L_0x12b6a6360, C4<>;
L_0x12b6a6890 .functor MUXZ 32, L_0x12b6a66c0, L_0x12b6a5250, L_0x12b6a62c0, C4<>;
S_0x12b649b10 .scope module, "ex_mem" "EX_MEM" 6 150, 7 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x12b671dd0_0 .net "alu_result_ex", 31 0, v0x12b6739d0_0;  alias, 1 drivers
v0x12b671e80_0 .net "alu_result_mem", 31 0, L_0x12b6a5250;  alias, 1 drivers
v0x12b671f10_0 .net "bubble_mem", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b671fc0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b672050_0 .net "imm_ex", 31 0, L_0x12b6a3240;  alias, 1 drivers
v0x12b672120_0 .net "imm_mem", 31 0, L_0x12b6a54d0;  alias, 1 drivers
v0x12b6721d0_0 .net "instr_funct3_ex", 2 0, L_0x12b6a3cb0;  alias, 1 drivers
v0x12b672280_0 .net "instr_funct3_mem", 2 0, L_0x12b6a5bf0;  alias, 1 drivers
v0x12b672330_0 .net "mem_addr", 31 0, L_0x12b6a50f0;  alias, 1 drivers
v0x12b672460_0 .net "mem_read_ex", 0 0, L_0x12b6a4650;  alias, 1 drivers
v0x12b6724f0_0 .net "mem_read_mem", 0 0, L_0x12b6a5a90;  alias, 1 drivers
o0x110009b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b672580_0 .net "mem_write", 0 0, o0x110009b40;  0 drivers
v0x12b672610_0 .net "mem_write_ex", 0 0, L_0x12b6a3f30;  alias, 1 drivers
v0x12b6726c0_0 .net "mem_write_mem", 0 0, L_0x12b6a57d0;  alias, 1 drivers
v0x12b672770_0 .net "pc_plus4_ex", 31 0, L_0x12b6a3160;  alias, 1 drivers
v0x12b672820_0 .net "pc_plus4_mem", 31 0, L_0x12b6a5370;  alias, 1 drivers
v0x12b6728d0_0 .net "rd_ex", 4 0, L_0x12b6a3560;  alias, 1 drivers
v0x12b672a80_0 .net "rd_mem", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b672b10_0 .net "reg_src_ex", 1 0, L_0x12b6a3dd0;  alias, 1 drivers
v0x12b672ba0_0 .net "reg_src_mem", 1 0, L_0x12b6a5f40;  alias, 1 drivers
v0x12b672c30_0 .net "reg_write_ex", 0 0, L_0x12b6a4090;  alias, 1 drivers
v0x12b672cc0_0 .net "reg_write_mem", 0 0, L_0x12b6a5930;  alias, 1 drivers
v0x12b672d70_0 .net "rs2_data_ex", 31 0, L_0x12b67d310;  alias, 1 drivers
v0x12b672e20_0 .net "rs2_data_mem", 31 0, L_0x12b6a5630;  alias, 1 drivers
v0x12b672ed0_0 .net "stall_mem", 0 0, L_0x1100412a0;  alias, 1 drivers
v0x12b672f60_0 .net "write_data", 31 0, L_0x12b69f7d0;  alias, 1 drivers
v0x12b673010_0 .net "write_type", 2 0, L_0x12b6a60e0;  alias, 1 drivers
S_0x12b6089c0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b608500 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a5250 .functor BUFZ 32, v0x12b633b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b6094b0_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b609110_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6091a0_0 .net "data_in", 31 0, v0x12b6739d0_0;  alias, 1 drivers
v0x12b634c00_0 .net "data_out", 31 0, L_0x12b6a5250;  alias, 1 drivers
v0x12b634c90_0 .net "data_out_wire", 31 0, v0x12b633b60_0;  1 drivers
v0x12b633b60_0 .var "data_reg", 31 0;
L_0x110040cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b633bf0_0 .net "default_val", 31 0, L_0x110040cb8;  1 drivers
v0x12b635ca0_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b63c020 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b668c40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a54d0 .functor BUFZ 32, v0x12b661450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b662d20_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b635d30_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6616d0_0 .net "data_in", 31 0, L_0x12b6a3240;  alias, 1 drivers
v0x12b661760_0 .net "data_out", 31 0, L_0x12b6a54d0;  alias, 1 drivers
v0x12b6613c0_0 .net "data_out_wire", 31 0, v0x12b661450_0;  1 drivers
v0x12b661450_0 .var "data_reg", 31 0;
L_0x110040d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b650fe0_0 .net "default_val", 31 0, L_0x110040d48;  1 drivers
v0x12b651070_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b608ce0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x12b635dc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x12b6a5bf0 .functor BUFZ 3, v0x12b608600_0, C4<000>, C4<000>, C4<000>;
v0x12b632ad0_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b632b60_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6319d0_0 .net "data_in", 2 0, L_0x12b6a3cb0;  alias, 1 drivers
v0x12b631a60_0 .net "data_out", 2 0, L_0x12b6a5bf0;  alias, 1 drivers
v0x12b608570_0 .net "data_out_wire", 2 0, v0x12b608600_0;  1 drivers
v0x12b608600_0 .var "data_reg", 2 0;
L_0x110040eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12b608690_0 .net "default_val", 2 0, L_0x110040eb0;  1 drivers
v0x12b608720_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b66dd80 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b66df40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a5a90 .functor BUFZ 1, v0x12b66e3b0_0, C4<0>, C4<0>, C4<0>;
v0x12b66e0d0_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b66e160_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b66e1f0_0 .net "data_in", 0 0, L_0x12b6a4650;  alias, 1 drivers
v0x12b66e280_0 .net "data_out", 0 0, L_0x12b6a5a90;  alias, 1 drivers
v0x12b66e310_0 .net "data_out_wire", 0 0, v0x12b66e3b0_0;  1 drivers
v0x12b66e3b0_0 .var "data_reg", 0 0;
L_0x110040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b66e460_0 .net "default_val", 0 0, L_0x110040e68;  1 drivers
v0x12b66e510_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b66e630 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b66e830 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a57d0 .functor BUFZ 1, v0x12b66ecf0_0, C4<0>, C4<0>, C4<0>;
v0x12b66e9c0_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b66ea50_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b66eae0_0 .net "data_in", 0 0, L_0x12b6a3f30;  alias, 1 drivers
v0x12b66eb70_0 .net "data_out", 0 0, L_0x12b6a57d0;  alias, 1 drivers
v0x12b66ec00_0 .net "data_out_wire", 0 0, v0x12b66ecf0_0;  1 drivers
v0x12b66ecf0_0 .var "data_reg", 0 0;
L_0x110040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b66eda0_0 .net "default_val", 0 0, L_0x110040dd8;  1 drivers
v0x12b66ee50_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b66efd0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b6087b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a5370 .functor BUFZ 32, v0x12b66f610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b66f300_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b66f3a0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b66f440_0 .net "data_in", 31 0, L_0x12b6a3160;  alias, 1 drivers
v0x12b66f4d0_0 .net "data_out", 31 0, L_0x12b6a5370;  alias, 1 drivers
v0x12b66f560_0 .net "data_out_wire", 31 0, v0x12b66f610_0;  1 drivers
v0x12b66f610_0 .var "data_reg", 31 0;
L_0x110040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b66f6c0_0 .net "default_val", 31 0, L_0x110040d00;  1 drivers
v0x12b66f770_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b66f890 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x12b66fa50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x12b6a5d50 .functor BUFZ 5, v0x12b66ffd0_0, C4<00000>, C4<00000>, C4<00000>;
v0x12b66fbe0_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b66fc80_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b66fe20_0 .net "data_in", 4 0, L_0x12b6a3560;  alias, 1 drivers
v0x12b66feb0_0 .net "data_out", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b66ff40_0 .net "data_out_wire", 4 0, v0x12b66ffd0_0;  1 drivers
v0x12b66ffd0_0 .var "data_reg", 4 0;
L_0x110040ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12b670060_0 .net "default_val", 4 0, L_0x110040ef8;  1 drivers
v0x12b6700f0_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b6701f0 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x12b6703b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x12b6a5f40 .functor BUFZ 2, v0x12b670850_0, C4<00>, C4<00>, C4<00>;
v0x12b670540_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b6705e0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b670680_0 .net "data_in", 1 0, L_0x12b6a3dd0;  alias, 1 drivers
v0x12b670710_0 .net "data_out", 1 0, L_0x12b6a5f40;  alias, 1 drivers
v0x12b6707a0_0 .net "data_out_wire", 1 0, v0x12b670850_0;  1 drivers
v0x12b670850_0 .var "data_reg", 1 0;
L_0x110040f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b670900_0 .net "default_val", 1 0, L_0x110040f40;  1 drivers
v0x12b6709b0_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b670ad0 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b66e7f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a5930 .functor BUFZ 1, v0x12b671240_0, C4<0>, C4<0>, C4<0>;
v0x12b670e60_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b671000_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b671090_0 .net "data_in", 0 0, L_0x12b6a4090;  alias, 1 drivers
v0x12b671120_0 .net "data_out", 0 0, L_0x12b6a5930;  alias, 1 drivers
v0x12b6711b0_0 .net "data_out_wire", 0 0, v0x12b671240_0;  1 drivers
v0x12b671240_0 .var "data_reg", 0 0;
L_0x110040e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b6712d0_0 .net "default_val", 0 0, L_0x110040e20;  1 drivers
v0x12b671360_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b671550 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x12b649b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b6716c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a5630 .functor BUFZ 32, v0x12b671b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b671850_0 .net "bubble", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b6718e0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b671980_0 .net "data_in", 31 0, L_0x12b67d310;  alias, 1 drivers
v0x12b671a10_0 .net "data_out", 31 0, L_0x12b6a5630;  alias, 1 drivers
v0x12b671aa0_0 .net "data_out_wire", 31 0, v0x12b671b50_0;  1 drivers
v0x12b671b50_0 .var "data_reg", 31 0;
L_0x110040d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b671c00_0 .net "default_val", 31 0, L_0x110040d90;  1 drivers
v0x12b671cb0_0 .net "stall", 0 0, L_0x1100412a0;  alias, 1 drivers
S_0x12b6732d0 .scope module, "ex_module" "EX_MODULE" 6 123, 9 3 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x12b6a5000 .functor BUFZ 32, v0x12b6739d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b67d310 .functor BUFZ 32, L_0x12b6a4af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b675e40_0 .net "alu_result", 31 0, v0x12b6739d0_0;  alias, 1 drivers
v0x12b675ef0_0 .net "alu_result_wire", 31 0, L_0x12b6a5000;  1 drivers
v0x12b675f90_0 .net "alu_src1", 0 0, L_0x12b6a4370;  alias, 1 drivers
v0x12b676020_0 .net "alu_src2", 0 0, L_0x12b6a47b0;  alias, 1 drivers
v0x12b6760b0_0 .net "alu_type", 3 0, L_0x12b6a3a00;  alias, 1 drivers
v0x12b676180_0 .net "imm", 31 0, L_0x12b6a3240;  alias, 1 drivers
v0x12b676210_0 .net "less_than", 0 0, v0x12b673b70_0;  1 drivers
v0x12b6762c0_0 .net "op1", 31 0, L_0x12b6a4c90;  1 drivers
v0x12b676390_0 .net "op2", 31 0, L_0x12b6a4e20;  1 drivers
v0x12b6764a0_0 .net "pc", 31 0, L_0x12b6a3080;  alias, 1 drivers
o0x11000aa70 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b676530_0 .net "pc_src", 0 0, o0x11000aa70;  0 drivers
v0x12b6765c0_0 .net "reg_write_data_mem", 31 0, L_0x12b6a6890;  alias, 1 drivers
v0x12b676650_0 .net "reg_write_data_wb", 31 0, v0x12b69a8d0_0;  alias, 1 drivers
v0x12b6766e0_0 .net "rs1_data", 31 0, L_0x12b6a3320;  alias, 1 drivers
v0x12b6767c0_0 .net "rs1_data_new", 31 0, L_0x12b6a4a00;  1 drivers
v0x12b676860_0 .net "rs1_fwd_ex", 1 0, v0x12b677520_0;  alias, 1 drivers
v0x12b676930_0 .net "rs2_data", 31 0, L_0x12b6a3400;  alias, 1 drivers
v0x12b676b00_0 .net "rs2_data_ex_new", 31 0, L_0x12b67d310;  alias, 1 drivers
v0x12b676b90_0 .net "rs2_data_new", 31 0, L_0x12b6a4af0;  1 drivers
v0x12b676c20_0 .net "rs2_fwd_ex", 1 0, v0x12b677660_0;  alias, 1 drivers
v0x12b676cb0_0 .net "zero", 0 0, v0x12b673c40_0;  1 drivers
S_0x12b6735f0 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x12b6732d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x12b673870_0 .net "alu_in1", 31 0, L_0x12b6a4c90;  alias, 1 drivers
v0x12b673920_0 .net "alu_in2", 31 0, L_0x12b6a4e20;  alias, 1 drivers
v0x12b6739d0_0 .var "alu_result", 31 0;
v0x12b673ac0_0 .net "alu_type", 3 0, L_0x12b6a3a00;  alias, 1 drivers
v0x12b673b70_0 .var "less_than", 0 0;
v0x12b673c40_0 .var "zero", 0 0;
E_0x12b673820 .event edge, v0x12b673ac0_0, v0x12b673870_0, v0x12b673920_0, v0x12b6091a0_0;
S_0x12b673d60 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x12b6732d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x12b6a4a00 .functor BUFZ 32, v0x12b6745a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6a4af0 .functor BUFZ 32, v0x12b674c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x110040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12b6a4be0 .functor XNOR 1, L_0x12b6a4370, L_0x110040c28, C4<0>, C4<0>;
L_0x110040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12b6a4d70 .functor XNOR 1, L_0x12b6a47b0, L_0x110040c70, C4<0>, C4<0>;
v0x12b674e90_0 .net/2u *"_ivl_10", 0 0, L_0x110040c70;  1 drivers
v0x12b674f30_0 .net *"_ivl_12", 0 0, L_0x12b6a4d70;  1 drivers
v0x12b674fd0_0 .net/2u *"_ivl_4", 0 0, L_0x110040c28;  1 drivers
v0x12b675060_0 .net *"_ivl_6", 0 0, L_0x12b6a4be0;  1 drivers
v0x12b675100_0 .net "alu_src1", 0 0, L_0x12b6a4370;  alias, 1 drivers
v0x12b6751e0_0 .net "alu_src2", 0 0, L_0x12b6a47b0;  alias, 1 drivers
v0x12b675280_0 .net "data_op1", 31 0, v0x12b6745a0_0;  1 drivers
v0x12b675320_0 .net "data_op2", 31 0, v0x12b674c90_0;  1 drivers
v0x12b6753d0_0 .net "fwd_ex1", 1 0, v0x12b677520_0;  alias, 1 drivers
v0x12b675500_0 .net "fwd_ex2", 1 0, v0x12b677660_0;  alias, 1 drivers
v0x12b675590_0 .net "imm", 31 0, L_0x12b6a3240;  alias, 1 drivers
v0x12b675660_0 .net "op1", 31 0, L_0x12b6a4c90;  alias, 1 drivers
v0x12b6756f0_0 .net "op2", 31 0, L_0x12b6a4e20;  alias, 1 drivers
v0x12b6757a0_0 .net "pc", 31 0, L_0x12b6a3080;  alias, 1 drivers
v0x12b675830_0 .net "reg_write_data_mem", 31 0, L_0x12b6a6890;  alias, 1 drivers
v0x12b675910_0 .net "reg_write_data_wb", 31 0, v0x12b69a8d0_0;  alias, 1 drivers
v0x12b6759f0_0 .net "rs1_data", 31 0, L_0x12b6a3320;  alias, 1 drivers
v0x12b675b80_0 .net "rs1_data_new", 31 0, L_0x12b6a4a00;  alias, 1 drivers
v0x12b675c10_0 .net "rs2_data", 31 0, L_0x12b6a3400;  alias, 1 drivers
v0x12b675ca0_0 .net "rs2_data_new", 31 0, L_0x12b6a4af0;  alias, 1 drivers
L_0x12b6a4c90 .functor MUXZ 32, L_0x12b6a3080, v0x12b6745a0_0, L_0x12b6a4be0, C4<>;
L_0x12b6a4e20 .functor MUXZ 32, L_0x12b6a3240, v0x12b674c90_0, L_0x12b6a4d70, C4<>;
S_0x12b6740e0 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x12b673d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x12b674370_0 .net "Data_EX", 31 0, L_0x12b6a3320;  alias, 1 drivers
v0x12b674430_0 .net "Data_MEM", 31 0, L_0x12b6a6890;  alias, 1 drivers
v0x12b6744e0_0 .net "Data_WB", 31 0, v0x12b69a8d0_0;  alias, 1 drivers
v0x12b6745a0_0 .var "Data_out", 31 0;
v0x12b674650_0 .net "fwd_ex", 1 0, v0x12b677520_0;  alias, 1 drivers
E_0x12b674320 .event edge, v0x12b674650_0, v0x12b674370_0, v0x12b674430_0, v0x12b6744e0_0;
S_0x12b6747c0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x12b673d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x12b674a50_0 .net "Data_EX", 31 0, L_0x12b6a3400;  alias, 1 drivers
v0x12b674b00_0 .net "Data_MEM", 31 0, L_0x12b6a6890;  alias, 1 drivers
v0x12b674bc0_0 .net "Data_WB", 31 0, v0x12b69a8d0_0;  alias, 1 drivers
v0x12b674c90_0 .var "Data_out", 31 0;
v0x12b674d20_0 .net "fwd_ex", 1 0, v0x12b677660_0;  alias, 1 drivers
E_0x12b674a00 .event edge, v0x12b674d20_0, v0x12b674a50_0, v0x12b674430_0, v0x12b6744e0_0;
S_0x12b676e70 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 252, 13 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x12b677140_0 .net "rd_mem", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b677230_0 .net "rd_wb", 4 0, L_0x12b6a7180;  alias, 1 drivers
v0x12b6772d0_0 .net "reg_write_mem", 0 0, L_0x12b6a5930;  alias, 1 drivers
v0x12b6773c0_0 .net "reg_write_wb", 0 0, L_0x12b6a72e0;  alias, 1 drivers
v0x12b677450_0 .net "rs1_ex", 4 0, L_0x12b6a36c0;  alias, 1 drivers
v0x12b677520_0 .var "rs1_fwd_ex", 1 0;
v0x12b6775b0_0 .net "rs2_ex", 4 0, L_0x12b6a3860;  alias, 1 drivers
v0x12b677660_0 .var "rs2_fwd_ex", 1 0;
E_0x12b668ba0/0 .event edge, v0x12b671120_0, v0x12b66feb0_0, v0x12b677450_0, v0x12b6773c0_0;
E_0x12b668ba0/1 .event edge, v0x12b677230_0, v0x12b6775b0_0;
E_0x12b668ba0 .event/or E_0x12b668ba0/0, E_0x12b668ba0/1;
S_0x12b6777c0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 243, 14 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x12b677b10_0 .net "branch_id", 0 0, L_0x12b6a2d20;  alias, 1 drivers
v0x12b677bb0_0 .net "jal_id", 0 0, L_0x12b6a2de0;  alias, 1 drivers
v0x12b677c50_0 .net "jalr_id", 0 0, L_0x12b6a2e50;  alias, 1 drivers
v0x12b677ce0_0 .net "rd_mem", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b677d70_0 .net "reg_write_mem", 0 0, L_0x12b6a5930;  alias, 1 drivers
v0x12b677e40_0 .var "rs1_fwd_id", 1 0;
v0x12b677ee0_0 .net "rs1_id", 4 0, L_0x12b69fd30;  alias, 1 drivers
v0x12b677f90_0 .var "rs2_fwd_id", 1 0;
v0x12b678040_0 .net "rs2_id", 4 0, L_0x12b69fda0;  alias, 1 drivers
E_0x12b677ab0/0 .event edge, v0x12b671120_0, v0x12b677b10_0, v0x12b66feb0_0, v0x12b677ee0_0;
E_0x12b677ab0/1 .event edge, v0x12b677c50_0, v0x12b678040_0;
E_0x12b677ab0 .event/or E_0x12b677ab0/0, E_0x12b677ab0/1;
S_0x12b678230 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 228, 15 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x12b6a3ab0 .functor OR 1, L_0x12b6a2d20, L_0x12b6a2e50, C4<0>, C4<0>;
L_0x12b6a3c40 .functor OR 1, L_0x12b6a3b60, L_0x12b6a7390, C4<0>, C4<0>;
L_0x12b6a7570 .functor AND 1, L_0x12b6a4090, L_0x12b6a3c40, C4<1>, C4<1>;
L_0x12b6a7980 .functor OR 1, L_0x12b6a7620, L_0x12b6a77e0, C4<0>, C4<0>;
L_0x12b6a79f0 .functor AND 1, L_0x12b6a5a90, L_0x12b6a7980, C4<1>, C4<1>;
L_0x12b6a7ad0 .functor OR 1, L_0x12b6a7570, L_0x12b6a79f0, C4<0>, C4<0>;
L_0x12b6a7bc0 .functor AND 1, L_0x12b6a3ab0, L_0x12b6a7ad0, C4<1>, C4<1>;
L_0x12b6a7cf0 .functor OR 1, L_0x12b6a2d20, L_0x12b6a2e50, C4<0>, C4<0>;
L_0x12b68e8e0 .functor OR 1, L_0x12b6a7cf0, L_0x12b6a2de0, C4<0>, C4<0>;
L_0x12b6a7fb0 .functor BUFZ 1, L_0x12b6a7bc0, C4<0>, C4<0>, C4<0>;
L_0x12b6a80a0 .functor BUFZ 1, L_0x12b6a7bc0, C4<0>, C4<0>, C4<0>;
L_0x12b6a8310 .functor AND 1, L_0x12b68e8e0, L_0x12b6a81f0, C4<1>, C4<1>;
L_0x12b6a8380 .functor BUFZ 1, L_0x12b6a7bc0, C4<0>, C4<0>, C4<0>;
v0x12b678660_0 .net *"_ivl_1", 0 0, L_0x12b6a3ab0;  1 drivers
v0x12b678710_0 .net *"_ivl_10", 0 0, L_0x12b6a7620;  1 drivers
v0x12b6787b0_0 .net *"_ivl_12", 0 0, L_0x12b6a77e0;  1 drivers
v0x12b678840_0 .net *"_ivl_15", 0 0, L_0x12b6a7980;  1 drivers
v0x12b6788e0_0 .net *"_ivl_17", 0 0, L_0x12b6a79f0;  1 drivers
v0x12b6789c0_0 .net *"_ivl_19", 0 0, L_0x12b6a7ad0;  1 drivers
v0x12b678a60_0 .net *"_ivl_2", 0 0, L_0x12b6a3b60;  1 drivers
v0x12b678b00_0 .net *"_ivl_23", 0 0, L_0x12b6a7cf0;  1 drivers
v0x12b678ba0_0 .net *"_ivl_39", 0 0, L_0x12b6a81f0;  1 drivers
v0x12b678cb0_0 .net *"_ivl_4", 0 0, L_0x12b6a7390;  1 drivers
v0x12b678d40_0 .net *"_ivl_7", 0 0, L_0x12b6a3c40;  1 drivers
v0x12b678de0_0 .net *"_ivl_9", 0 0, L_0x12b6a7570;  1 drivers
v0x12b678e80_0 .net "branch_id", 0 0, L_0x12b6a2d20;  alias, 1 drivers
v0x12b678f30_0 .net "bubble", 0 0, L_0x12b68e8e0;  1 drivers
v0x12b678fc0_0 .net "bubble_ex", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b679050_0 .net "bubble_id", 0 0, L_0x12b6a8310;  alias, 1 drivers
v0x12b6790e0_0 .net "bubble_if", 0 0, L_0x110041330;  alias, 1 drivers
v0x12b679270_0 .net "bubble_mem", 0 0, L_0x110041378;  alias, 1 drivers
v0x12b679300_0 .net "bubble_wb", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b679390_0 .net "jal_id", 0 0, L_0x12b6a2de0;  alias, 1 drivers
v0x12b679440_0 .net "jalr_id", 0 0, L_0x12b6a2e50;  alias, 1 drivers
v0x12b6794d0_0 .net "mem_read_ex", 0 0, L_0x12b6a4650;  alias, 1 drivers
v0x12b679560_0 .net "mem_read_mem", 0 0, L_0x12b6a5a90;  alias, 1 drivers
v0x12b679630_0 .net "pc_src_id", 0 0, v0x12b68c080_0;  alias, 1 drivers
v0x12b6796c0_0 .net "rd_ex", 4 0, L_0x12b6a3560;  alias, 1 drivers
v0x12b679790_0 .net "rd_mem", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b6798a0_0 .net "reg_write_ex", 0 0, L_0x12b6a4090;  alias, 1 drivers
v0x12b679930_0 .net "rs1_id", 4 0, L_0x12b69fd30;  alias, 1 drivers
v0x12b6799c0_0 .net "rs2_id", 4 0, L_0x12b69fda0;  alias, 1 drivers
v0x12b679a50_0 .net "rst", 0 0, v0x12b69f650_0;  alias, 1 drivers
v0x12b679ae0_0 .net "stall", 0 0, L_0x12b6a7bc0;  1 drivers
v0x12b679b70_0 .net "stall_ex", 0 0, L_0x110041258;  alias, 1 drivers
v0x12b679c00_0 .net "stall_id", 0 0, L_0x12b6a80a0;  alias, 1 drivers
v0x12b679170_0 .net "stall_if", 0 0, L_0x12b6a7fb0;  alias, 1 drivers
v0x12b679e90_0 .net "stall_mem", 0 0, L_0x1100412a0;  alias, 1 drivers
v0x12b679f20_0 .net "stall_wb", 0 0, L_0x1100412e8;  alias, 1 drivers
L_0x12b6a3b60 .cmp/eq 5, L_0x12b6a3560, L_0x12b69fd30;
L_0x12b6a7390 .cmp/eq 5, L_0x12b6a3560, L_0x12b69fda0;
L_0x12b6a7620 .cmp/eq 5, L_0x12b6a5d50, L_0x12b69fd30;
L_0x12b6a77e0 .cmp/eq 5, L_0x12b6a5d50, L_0x12b69fda0;
L_0x12b6a81f0 .reduce/nor L_0x12b6a7bc0;
S_0x12b67a160 .scope module, "id_ex" "ID_EX" 6 98, 16 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x12b6856b0_0 .net "alu_src1_ex", 0 0, L_0x12b6a4370;  alias, 1 drivers
v0x12b685740_0 .net "alu_src1_id", 0 0, v0x12b687e10_0;  alias, 1 drivers
v0x12b6857d0_0 .net "alu_src2_ex", 0 0, L_0x12b6a47b0;  alias, 1 drivers
v0x12b685880_0 .net "alu_src2_id", 0 0, v0x12b687f00_0;  alias, 1 drivers
v0x12b685930_0 .net "alu_type_ex", 3 0, L_0x12b6a3a00;  alias, 1 drivers
v0x12b685a00_0 .net "alu_type_id", 3 0, v0x12b687fd0_0;  alias, 1 drivers
v0x12b685a90_0 .net "branch_ex", 0 0, L_0x12b6a44d0;  1 drivers
v0x12b685b20_0 .net "branch_id", 0 0, L_0x12b6a2d20;  alias, 1 drivers
v0x12b685bb0_0 .net "bubble_ex", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b685cc0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67c760_0 .net "imm_ex", 31 0, L_0x12b6a3240;  alias, 1 drivers
v0x12b67c7f0_0 .net "imm_id", 31 0, v0x12b68b0b0_0;  alias, 1 drivers
v0x12b67c8a0_0 .net "instr_funct3_ex", 2 0, L_0x12b6a3cb0;  alias, 1 drivers
v0x12b685d50_0 .net "instr_funct3_id", 2 0, L_0x12b6a2f20;  alias, 1 drivers
v0x12b685de0_0 .net "jal_ex", 0 0, L_0x12b6a4910;  1 drivers
v0x12b685e70_0 .net "jal_id", 0 0, L_0x12b6a2de0;  alias, 1 drivers
v0x12b685f00_0 .net "jalr_ex", 0 0, L_0x12b6a41f0;  1 drivers
v0x12b686090_0 .net "jalr_id", 0 0, L_0x12b6a2e50;  alias, 1 drivers
v0x12b686120_0 .net "mem_read_ex", 0 0, L_0x12b6a4650;  alias, 1 drivers
v0x12b6861b0_0 .net "mem_read_id", 0 0, v0x12b688e50_0;  alias, 1 drivers
v0x12b686260_0 .net "mem_write_ex", 0 0, L_0x12b6a3f30;  alias, 1 drivers
v0x12b6862f0_0 .net "mem_write_id", 0 0, v0x12b688f60_0;  alias, 1 drivers
v0x12b686380_0 .net "pc_ex", 31 0, L_0x12b6a3080;  alias, 1 drivers
v0x12b686410_0 .net "pc_id", 31 0, L_0x12b69fa10;  alias, 1 drivers
v0x12b6864a0_0 .net "pc_plus4_ex", 31 0, L_0x12b6a3160;  alias, 1 drivers
v0x12b686530_0 .net "pc_plus4_id", 31 0, L_0x12b69fb90;  alias, 1 drivers
v0x12b6865e0_0 .net "rd_ex", 4 0, L_0x12b6a3560;  alias, 1 drivers
v0x12b6866f0_0 .net "rd_id", 4 0, L_0x12b69fc40;  alias, 1 drivers
v0x12b6867a0_0 .net "reg_src_ex", 1 0, L_0x12b6a3dd0;  alias, 1 drivers
v0x12b686830_0 .net "reg_src_id", 1 0, v0x12b6890c0_0;  alias, 1 drivers
v0x12b6868c0_0 .net "reg_write_ex", 0 0, L_0x12b6a4090;  alias, 1 drivers
v0x12b6869d0_0 .net "reg_write_id", 0 0, v0x12b689220_0;  alias, 1 drivers
v0x12b686a60_0 .net "rs1_data_ex", 31 0, L_0x12b6a3320;  alias, 1 drivers
v0x12b686cf0_0 .net "rs1_data_id", 31 0, L_0x12b6a2a40;  alias, 1 drivers
v0x12b686d80_0 .net "rs1_ex", 4 0, L_0x12b6a36c0;  alias, 1 drivers
v0x12b686e10_0 .net "rs1_id", 4 0, L_0x12b69fd30;  alias, 1 drivers
v0x12b686ea0_0 .net "rs2_data_ex", 31 0, L_0x12b6a3400;  alias, 1 drivers
v0x12b686f30_0 .net "rs2_data_id", 31 0, L_0x12b6a2b30;  alias, 1 drivers
v0x12b686fc0_0 .net "rs2_ex", 4 0, L_0x12b6a3860;  alias, 1 drivers
v0x12b687050_0 .net "rs2_id", 4 0, L_0x12b69fda0;  alias, 1 drivers
v0x12b6870f0_0 .net "stall_ex", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67a7e0 .scope module, "ID_EX_alu_src1" "PipeDff" 16 41, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67a9b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a4370 .functor BUFZ 1, v0x12b67ae30_0, C4<0>, C4<0>, C4<0>;
v0x12b67ab60_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67abf0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67ac80_0 .net "data_in", 0 0, v0x12b687e10_0;  alias, 1 drivers
v0x12b67ad10_0 .net "data_out", 0 0, L_0x12b6a4370;  alias, 1 drivers
v0x12b67ada0_0 .net "data_out_wire", 0 0, v0x12b67ae30_0;  1 drivers
v0x12b67ae30_0 .var "data_reg", 0 0;
L_0x110040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b67aec0_0 .net "default_val", 0 0, L_0x110040ac0;  1 drivers
v0x12b67af70_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67b080 .scope module, "ID_EX_alu_src2" "PipeDff" 16 44, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67b250 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a47b0 .functor BUFZ 1, v0x12b67b760_0, C4<0>, C4<0>, C4<0>;
v0x12b67b410_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67b4e0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67b570_0 .net "data_in", 0 0, v0x12b687f00_0;  alias, 1 drivers
v0x12b67b600_0 .net "data_out", 0 0, L_0x12b6a47b0;  alias, 1 drivers
v0x12b67b690_0 .net "data_out_wire", 0 0, v0x12b67b760_0;  1 drivers
v0x12b67b760_0 .var "data_reg", 0 0;
L_0x110040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b67b7f0_0 .net "default_val", 0 0, L_0x110040b98;  1 drivers
v0x12b67b890_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67b9d0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x12b67bb90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x12b6a3a00 .functor BUFZ 4, v0x12b67c060_0, C4<0000>, C4<0000>, C4<0000>;
v0x12b67bd50_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67bde0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67be70_0 .net "data_in", 3 0, v0x12b687fd0_0;  alias, 1 drivers
v0x12b67bf00_0 .net "data_out", 3 0, L_0x12b6a3a00;  alias, 1 drivers
v0x12b67bf90_0 .net "data_out_wire", 3 0, v0x12b67c060_0;  1 drivers
v0x12b67c060_0 .var "data_reg", 3 0;
L_0x110040910 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12b67c100_0 .net "default_val", 3 0, L_0x110040910;  1 drivers
v0x12b67c1b0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67c2d0 .scope module, "ID_EX_branch" "PipeDff" 16 42, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67c490 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a44d0 .functor BUFZ 1, v0x12b67cac0_0, C4<0>, C4<0>, C4<0>;
v0x12b67c620_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67c6c0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b66fd20_0 .net "data_in", 0 0, L_0x12b6a2d20;  alias, 1 drivers
v0x12b67c960_0 .net "data_out", 0 0, L_0x12b6a44d0;  alias, 1 drivers
v0x12b67c9f0_0 .net "data_out_wire", 0 0, v0x12b67cac0_0;  1 drivers
v0x12b67cac0_0 .var "data_reg", 0 0;
L_0x110040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b67cb50_0 .net "default_val", 0 0, L_0x110040b08;  1 drivers
v0x12b67cbe0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67cd60 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b67cf20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a3240 .functor BUFZ 32, v0x12b67d420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b67d0b0_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67d150_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67d1f0_0 .net "data_in", 31 0, v0x12b68b0b0_0;  alias, 1 drivers
v0x12b67d280_0 .net "data_out", 31 0, L_0x12b6a3240;  alias, 1 drivers
v0x12b67d390_0 .net "data_out_wire", 31 0, v0x12b67d420_0;  1 drivers
v0x12b67d420_0 .var "data_reg", 31 0;
L_0x110040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b67d4b0_0 .net "default_val", 31 0, L_0x110040760;  1 drivers
v0x12b67d550_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67d670 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x12b67d830 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x12b6a3cb0 .functor BUFZ 3, v0x12b67dcf0_0, C4<000>, C4<000>, C4<000>;
v0x12b67d9c0_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67da60_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67db00_0 .net "data_in", 2 0, L_0x12b6a2f20;  alias, 1 drivers
v0x12b67db90_0 .net "data_out", 2 0, L_0x12b6a3cb0;  alias, 1 drivers
v0x12b67dc20_0 .net "data_out_wire", 2 0, v0x12b67dcf0_0;  1 drivers
v0x12b67dcf0_0 .var "data_reg", 2 0;
L_0x110040958 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12b67dd90_0 .net "default_val", 2 0, L_0x110040958;  1 drivers
v0x12b67de40_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67df60 .scope module, "ID_EX_jal" "PipeDff" 16 45, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67e120 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a4910 .functor BUFZ 1, v0x12b67e5e0_0, C4<0>, C4<0>, C4<0>;
v0x12b67e2b0_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67e350_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67e3f0_0 .net "data_in", 0 0, L_0x12b6a2de0;  alias, 1 drivers
v0x12b67e480_0 .net "data_out", 0 0, L_0x12b6a4910;  alias, 1 drivers
v0x12b67e510_0 .net "data_out_wire", 0 0, v0x12b67e5e0_0;  1 drivers
v0x12b67e5e0_0 .var "data_reg", 0 0;
L_0x110040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b67e680_0 .net "default_val", 0 0, L_0x110040be0;  1 drivers
v0x12b67e730_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67e850 .scope module, "ID_EX_jalr" "PipeDff" 16 40, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67ea10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a41f0 .functor BUFZ 1, v0x12b67ef80_0, C4<0>, C4<0>, C4<0>;
v0x12b67eba0_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67ed40_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67edd0_0 .net "data_in", 0 0, L_0x12b6a2e50;  alias, 1 drivers
v0x12b67ee60_0 .net "data_out", 0 0, L_0x12b6a41f0;  alias, 1 drivers
v0x12b67eef0_0 .net "data_out_wire", 0 0, v0x12b67ef80_0;  1 drivers
v0x12b67ef80_0 .var "data_reg", 0 0;
L_0x110040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b67f010_0 .net "default_val", 0 0, L_0x110040a78;  1 drivers
v0x12b67f0a0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67f2a0 .scope module, "ID_EX_mem_read" "PipeDff" 16 43, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67b920 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a4650 .functor BUFZ 1, v0x12b67f8d0_0, C4<0>, C4<0>, C4<0>;
v0x12b67f5e0_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67f670_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67f710_0 .net "data_in", 0 0, v0x12b688e50_0;  alias, 1 drivers
v0x12b67f7a0_0 .net "data_out", 0 0, L_0x12b6a4650;  alias, 1 drivers
v0x12b67f830_0 .net "data_out_wire", 0 0, v0x12b67f8d0_0;  1 drivers
v0x12b67f8d0_0 .var "data_reg", 0 0;
L_0x110040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b67f980_0 .net "default_val", 0 0, L_0x110040b50;  1 drivers
v0x12b67fa30_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b67fb50 .scope module, "ID_EX_mem_write" "PipeDff" 16 38, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b67fd10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a3f30 .functor BUFZ 1, v0x12b6801d0_0, C4<0>, C4<0>, C4<0>;
v0x12b67fea0_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67ff40_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b67ffe0_0 .net "data_in", 0 0, v0x12b688f60_0;  alias, 1 drivers
v0x12b680070_0 .net "data_out", 0 0, L_0x12b6a3f30;  alias, 1 drivers
v0x12b680100_0 .net "data_out_wire", 0 0, v0x12b6801d0_0;  1 drivers
v0x12b6801d0_0 .var "data_reg", 0 0;
L_0x1100409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b680270_0 .net "default_val", 0 0, L_0x1100409e8;  1 drivers
v0x12b680320_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b680440 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b680600 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a3080 .functor BUFZ 32, v0x12b680ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b680790_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b680830_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6808d0_0 .net "data_in", 31 0, L_0x12b69fa10;  alias, 1 drivers
v0x12b680960_0 .net "data_out", 31 0, L_0x12b6a3080;  alias, 1 drivers
v0x12b6809f0_0 .net "data_out_wire", 31 0, v0x12b680ac0_0;  1 drivers
v0x12b680ac0_0 .var "data_reg", 31 0;
L_0x1100406d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b680b60_0 .net "default_val", 31 0, L_0x1100406d0;  1 drivers
v0x12b680c10_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b680d30 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b680ef0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a3160 .functor BUFZ 32, v0x12b6813b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b681080_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b681120_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6811c0_0 .net "data_in", 31 0, L_0x12b69fb90;  alias, 1 drivers
v0x12b681250_0 .net "data_out", 31 0, L_0x12b6a3160;  alias, 1 drivers
v0x12b6812e0_0 .net "data_out_wire", 31 0, v0x12b6813b0_0;  1 drivers
v0x12b6813b0_0 .var "data_reg", 31 0;
L_0x110040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b681450_0 .net "default_val", 31 0, L_0x110040718;  1 drivers
v0x12b681500_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b681620 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x12b6817e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x12b6a3560 .functor BUFZ 5, v0x12b681c70_0, C4<00000>, C4<00000>, C4<00000>;
v0x12b681970_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b681a10_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b681ab0_0 .net "data_in", 4 0, L_0x12b69fc40;  alias, 1 drivers
v0x12b681b40_0 .net "data_out", 4 0, L_0x12b6a3560;  alias, 1 drivers
v0x12b681bd0_0 .net "data_out_wire", 4 0, v0x12b681c70_0;  1 drivers
v0x12b681c70_0 .var "data_reg", 4 0;
L_0x110040838 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12b681d20_0 .net "default_val", 4 0, L_0x110040838;  1 drivers
v0x12b681dd0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b681ef0 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x12b6820b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x12b6a3dd0 .functor BUFZ 2, v0x12b682570_0, C4<00>, C4<00>, C4<00>;
v0x12b682240_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b6822e0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b682380_0 .net "data_in", 1 0, v0x12b6890c0_0;  alias, 1 drivers
v0x12b682410_0 .net "data_out", 1 0, L_0x12b6a3dd0;  alias, 1 drivers
v0x12b6824a0_0 .net "data_out_wire", 1 0, v0x12b682570_0;  1 drivers
v0x12b682570_0 .var "data_reg", 1 0;
L_0x1100409a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b682610_0 .net "default_val", 1 0, L_0x1100409a0;  1 drivers
v0x12b6826c0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b6827e0 .scope module, "ID_EX_reg_write" "PipeDff" 16 39, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b6829a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a4090 .functor BUFZ 1, v0x12b682e30_0, C4<0>, C4<0>, C4<0>;
v0x12b682b30_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b682bd0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b682c70_0 .net "data_in", 0 0, v0x12b689220_0;  alias, 1 drivers
v0x12b682d00_0 .net "data_out", 0 0, L_0x12b6a4090;  alias, 1 drivers
v0x12b682d90_0 .net "data_out_wire", 0 0, v0x12b682e30_0;  1 drivers
v0x12b682e30_0 .var "data_reg", 0 0;
L_0x110040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b682ee0_0 .net "default_val", 0 0, L_0x110040a30;  1 drivers
v0x12b682f90_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b6830b0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x12b683270 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x12b6a36c0 .functor BUFZ 5, v0x12b683850_0, C4<00000>, C4<00000>, C4<00000>;
v0x12b683400_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b67ec40_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6836a0_0 .net "data_in", 4 0, L_0x12b69fd30;  alias, 1 drivers
v0x12b683730_0 .net "data_out", 4 0, L_0x12b6a36c0;  alias, 1 drivers
v0x12b6837c0_0 .net "data_out_wire", 4 0, v0x12b683850_0;  1 drivers
v0x12b683850_0 .var "data_reg", 4 0;
L_0x110040880 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12b6838e0_0 .net "default_val", 4 0, L_0x110040880;  1 drivers
v0x12b683980_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b683c10 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b683e80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a3320 .functor BUFZ 32, v0x12b684270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b683f90_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b684020_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6840b0_0 .net "data_in", 31 0, L_0x12b6a2a40;  alias, 1 drivers
v0x12b684140_0 .net "data_out", 31 0, L_0x12b6a3320;  alias, 1 drivers
v0x12b6841d0_0 .net "data_out_wire", 31 0, v0x12b684270_0;  1 drivers
v0x12b684270_0 .var "data_reg", 31 0;
L_0x1100407a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b684320_0 .net "default_val", 31 0, L_0x1100407a8;  1 drivers
v0x12b6843d0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b6844f0 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x12b6846b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x12b6a3860 .functor BUFZ 5, v0x12b684b70_0, C4<00000>, C4<00000>, C4<00000>;
v0x12b684840_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b6848e0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b684980_0 .net "data_in", 4 0, L_0x12b69fda0;  alias, 1 drivers
v0x12b684a10_0 .net "data_out", 4 0, L_0x12b6a3860;  alias, 1 drivers
v0x12b684aa0_0 .net "data_out_wire", 4 0, v0x12b684b70_0;  1 drivers
v0x12b684b70_0 .var "data_reg", 4 0;
L_0x1100408c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12b684c10_0 .net "default_val", 4 0, L_0x1100408c8;  1 drivers
v0x12b684cc0_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b684de0 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x12b67a160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b684fa0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a3400 .functor BUFZ 32, v0x12b685430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b685130_0 .net "bubble", 0 0, L_0x12b6a8380;  alias, 1 drivers
v0x12b6851d0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b685270_0 .net "data_in", 31 0, L_0x12b6a2b30;  alias, 1 drivers
v0x12b685300_0 .net "data_out", 31 0, L_0x12b6a3400;  alias, 1 drivers
v0x12b685390_0 .net "data_out_wire", 31 0, v0x12b685430_0;  1 drivers
v0x12b685430_0 .var "data_reg", 31 0;
L_0x1100407f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6854e0_0 .net "default_val", 31 0, L_0x1100407f0;  1 drivers
v0x12b685590_0 .net "stall", 0 0, L_0x110041258;  alias, 1 drivers
S_0x12b687510 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x12b69fc40 .functor BUFZ 5, v0x12b689190_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12b69fd30 .functor BUFZ 5, v0x12b6892f0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12b69fda0 .functor BUFZ 5, v0x12b689380_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12b69ffa0 .functor OR 1, L_0x12b6a72e0, L_0x12b69fe80, C4<0>, C4<0>;
L_0x12b6a0190 .functor OR 1, L_0x12b69ffa0, L_0x12b6a0050, C4<0>, C4<0>;
L_0x12b6a06c0 .functor OR 1, L_0x12b6a0500, L_0x12b6a05e0, C4<0>, C4<0>;
RS_0x11000e580 .resolv tri, L_0x12b6a1a00, L_0x12b6a2000;
L_0x12b6a2a40 .functor BUFZ 32, RS_0x11000e580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x11000e5b0 .resolv tri, L_0x12b6a1d40, L_0x12b6a2240;
L_0x12b6a2b30 .functor BUFZ 32, RS_0x11000e5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6a2d20 .functor BUFZ 1, v0x12b6888b0_0, C4<0>, C4<0>, C4<0>;
L_0x12b6a2de0 .functor BUFZ 1, v0x12b688c60_0, C4<0>, C4<0>, C4<0>;
L_0x12b6a2e50 .functor BUFZ 1, v0x12b688d00_0, C4<0>, C4<0>, C4<0>;
L_0x12b6a2f20 .functor BUFZ 3, v0x12b688b80_0, C4<000>, C4<000>, C4<000>;
v0x12b68d950_0 .net "R_Addr1", 4 0, v0x12b6892f0_0;  1 drivers
v0x12b68da00_0 .net "R_Addr2", 4 0, v0x12b689380_0;  1 drivers
v0x12b68dae0_0 .net "W_Addr", 4 0, v0x12b689190_0;  1 drivers
v0x12b68db70_0 .net *"_ivl_11", 0 0, L_0x12b69ffa0;  1 drivers
L_0x110040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68dc00_0 .net/2u *"_ivl_12", 1 0, L_0x110040178;  1 drivers
v0x12b68dcf0_0 .net *"_ivl_14", 0 0, L_0x12b6a0050;  1 drivers
L_0x1100401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68dd90_0 .net/2u *"_ivl_18", 1 0, L_0x1100401c0;  1 drivers
v0x12b68de40_0 .net *"_ivl_20", 0 0, L_0x12b6a0500;  1 drivers
L_0x110040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68dee0_0 .net/2u *"_ivl_22", 1 0, L_0x110040208;  1 drivers
v0x12b68dff0_0 .net *"_ivl_24", 0 0, L_0x12b6a05e0;  1 drivers
v0x12b68e090_0 .net *"_ivl_27", 0 0, L_0x12b6a06c0;  1 drivers
L_0x110040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68e130_0 .net/2u *"_ivl_30", 1 0, L_0x110040250;  1 drivers
v0x12b68e1e0_0 .net *"_ivl_32", 0 0, L_0x12b6a0980;  1 drivers
L_0x110040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68e280_0 .net/2u *"_ivl_34", 1 0, L_0x110040298;  1 drivers
v0x12b68e330_0 .net *"_ivl_36", 0 0, L_0x12b6a0a20;  1 drivers
v0x12b68e3d0_0 .net *"_ivl_38", 4 0, L_0x12b6a0b40;  1 drivers
L_0x110040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68e480_0 .net/2u *"_ivl_6", 1 0, L_0x110040130;  1 drivers
v0x12b68e610_0 .net *"_ivl_8", 0 0, L_0x12b69fe80;  1 drivers
v0x12b68e6a0_0 .net "alu_src1", 0 0, v0x12b687e10_0;  alias, 1 drivers
v0x12b68e730_0 .net "alu_src2", 0 0, v0x12b687f00_0;  alias, 1 drivers
v0x12b68e7c0_0 .net "alu_type", 3 0, v0x12b687fd0_0;  alias, 1 drivers
v0x12b68e850_0 .net "branch", 0 0, L_0x12b6a2d20;  alias, 1 drivers
v0x12b68e960_0 .net "branch_inn", 0 0, v0x12b6888b0_0;  1 drivers
v0x12b68e9f0_0 .net "branch_type", 2 0, L_0x12b6a02f0;  1 drivers
v0x12b68ea80_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b68eb10_0 .net "funct3_inn", 2 0, v0x12b688b80_0;  1 drivers
v0x12b68ebe0_0 .net "imm", 31 0, v0x12b68b0b0_0;  alias, 1 drivers
v0x12b68ec70_0 .net "instr", 31 0, L_0x12b69f930;  alias, 1 drivers
v0x12b68ed00_0 .net "instr_funct3", 2 0, L_0x12b6a2f20;  alias, 1 drivers
v0x12b68edd0_0 .net "jal", 0 0, L_0x12b6a2de0;  alias, 1 drivers
v0x12b68eee0_0 .net "jal_inn", 0 0, v0x12b688c60_0;  1 drivers
v0x12b68ef70_0 .net "jalr", 0 0, L_0x12b6a2e50;  alias, 1 drivers
v0x12b68f080_0 .net "jalr_inn", 0 0, v0x12b688d00_0;  1 drivers
v0x12b68e510_0 .net "less_than", 0 0, L_0x12b6a29a0;  1 drivers
v0x12b68f310_0 .net "load_type", 2 0, L_0x12b6a0360;  1 drivers
v0x12b68f3a0_0 .net "mem_read", 0 0, v0x12b688e50_0;  alias, 1 drivers
v0x12b68f430_0 .net "mem_write", 0 0, v0x12b688f60_0;  alias, 1 drivers
v0x12b68f4c0_0 .net "new_pc", 31 0, v0x12b68bd60_0;  alias, 1 drivers
v0x12b68f550_0 .net "pc", 31 0, L_0x12b69fa10;  alias, 1 drivers
v0x12b68f5e0_0 .net "pc_plus4", 31 0, L_0x12b69fb90;  alias, 1 drivers
v0x12b68f670_0 .net "pc_src", 0 0, v0x12b68c080_0;  alias, 1 drivers
v0x12b68f740_0 .net "rd", 4 0, L_0x12b69fc40;  alias, 1 drivers
v0x12b68f810_0 .net "rd_wb", 4 0, L_0x12b6a7180;  alias, 1 drivers
v0x12b68f8a0_0 .net "reg_src", 1 0, v0x12b6890c0_0;  alias, 1 drivers
v0x12b68f930_0 .net "reg_write_addr", 4 0, L_0x12b6a0ca0;  1 drivers
v0x12b68f9c0_0 .net "reg_write_data_chosen", 31 0, L_0x12b6a07b0;  1 drivers
v0x12b68fa50_0 .net "reg_write_data_mem", 31 0, L_0x12b6a6890;  alias, 1 drivers
v0x12b68fae0_0 .net "reg_write_data_wb", 31 0, v0x12b69a8d0_0;  alias, 1 drivers
v0x12b68fbf0_0 .net "reg_write_enable", 0 0, L_0x12b6a0190;  1 drivers
v0x12b68fc80_0 .net "reg_write_in", 0 0, L_0x12b6a72e0;  alias, 1 drivers
v0x12b68fd10_0 .net "reg_write_out", 0 0, v0x12b689220_0;  alias, 1 drivers
v0x12b68fda0_0 .net "rs1", 4 0, L_0x12b69fd30;  alias, 1 drivers
v0x12b68feb0_0 .net "rs1_data", 31 0, L_0x12b6a2a40;  alias, 1 drivers
v0x12b68ff40_0 .net8 "rs1_data_new", 31 0, RS_0x11000e580;  2 drivers
v0x12b68ffd0_0 .net "rs1_data_old", 31 0, L_0x12b6a11d0;  1 drivers
v0x12b6900a0_0 .net "rs1_fwd_id", 1 0, v0x12b677e40_0;  alias, 1 drivers
v0x12b690170_0 .net "rs2", 4 0, L_0x12b69fda0;  alias, 1 drivers
v0x12b690280_0 .net "rs2_data", 31 0, L_0x12b6a2b30;  alias, 1 drivers
v0x12b690310_0 .net8 "rs2_data_new", 31 0, RS_0x11000e5b0;  2 drivers
v0x12b6903e0_0 .net "rs2_data_old", 31 0, L_0x12b6a1840;  1 drivers
v0x12b6904b0_0 .net "rs2_fwd_id", 1 0, v0x12b677f90_0;  alias, 1 drivers
v0x12b690580_0 .net "store_type", 2 0, L_0x12b6a0450;  1 drivers
v0x12b690610_0 .net "zero", 0 0, L_0x12b6a2360;  1 drivers
L_0x12b69fe80 .cmp/ne 2, v0x12b677e40_0, L_0x110040130;
L_0x12b6a0050 .cmp/ne 2, v0x12b677f90_0, L_0x110040178;
L_0x12b6a0500 .cmp/ne 2, v0x12b677e40_0, L_0x1100401c0;
L_0x12b6a05e0 .cmp/ne 2, v0x12b677f90_0, L_0x110040208;
L_0x12b6a07b0 .functor MUXZ 32, v0x12b69a8d0_0, L_0x12b6a6890, L_0x12b6a06c0, C4<>;
L_0x12b6a0980 .cmp/ne 2, v0x12b677e40_0, L_0x110040250;
L_0x12b6a0a20 .cmp/ne 2, v0x12b677f90_0, L_0x110040298;
L_0x12b6a0b40 .functor MUXZ 5, L_0x12b6a7180, v0x12b689380_0, L_0x12b6a0a20, C4<>;
L_0x12b6a0ca0 .functor MUXZ 5, L_0x12b6a0b40, v0x12b6892f0_0, L_0x12b6a0980, C4<>;
S_0x12b687a80 .scope module, "ID_ALU_Control" "ALUControl" 17 65, 18 3 0, S_0x12b687510;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x12b687ca0_0 .net8 "R_Data1", 31 0, RS_0x11000e580;  alias, 2 drivers
v0x12b687d60_0 .net8 "R_Data2", 31 0, RS_0x11000e5b0;  alias, 2 drivers
v0x12b687e10_0 .var "alu_src1", 0 0;
v0x12b687f00_0 .var "alu_src2", 0 0;
v0x12b687fd0_0 .var "alu_type", 3 0;
v0x12b6880e0_0 .var "funct3", 2 0;
v0x12b688170_0 .var "funct7", 6 0;
v0x12b688200_0 .net "imm", 31 0, v0x12b68b0b0_0;  alias, 1 drivers
v0x12b6882d0_0 .net "instr", 31 0, L_0x12b69f930;  alias, 1 drivers
v0x12b6883e0_0 .var "opcode", 6 0;
E_0x12b67a410 .event edge, v0x12b6882d0_0, v0x12b6883e0_0, v0x12b6880e0_0, v0x12b688170_0;
S_0x12b6884d0 .scope module, "ID_Control_Unit" "ControlUnit" 17 46, 19 3 0, S_0x12b687510;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x12b6a02f0 .functor BUFZ 3, v0x12b688a00_0, C4<000>, C4<000>, C4<000>;
L_0x12b6a0360 .functor BUFZ 3, v0x12b688a00_0, C4<000>, C4<000>, C4<000>;
L_0x12b6a0450 .functor BUFZ 3, v0x12b688a00_0, C4<000>, C4<000>, C4<000>;
v0x12b6888b0_0 .var "branch", 0 0;
v0x12b688950_0 .net "branch_type", 2 0, L_0x12b6a02f0;  alias, 1 drivers
v0x12b688a00_0 .var "funct3", 2 0;
v0x12b688ac0_0 .net "instr", 31 0, L_0x12b69f930;  alias, 1 drivers
v0x12b688b80_0 .var "instr_funct3", 2 0;
v0x12b688c60_0 .var "jal", 0 0;
v0x12b688d00_0 .var "jalr", 0 0;
v0x12b688da0_0 .net "load_type", 2 0, L_0x12b6a0360;  alias, 1 drivers
v0x12b688e50_0 .var "mem_read", 0 0;
v0x12b688f60_0 .var "mem_write", 0 0;
v0x12b689030_0 .var "opcode", 6 0;
v0x12b6890c0_0 .var "reg_src", 1 0;
v0x12b689190_0 .var "reg_write_addr", 4 0;
v0x12b689220_0 .var "reg_write_enable", 0 0;
v0x12b6892f0_0 .var "rs1_read_addr", 4 0;
v0x12b689380_0 .var "rs2_read_addr", 4 0;
v0x12b689420_0 .net "store_type", 2 0, L_0x12b6a0450;  alias, 1 drivers
E_0x12b67a3d0 .event edge, v0x12b6882d0_0, v0x12b688a00_0, v0x12b689030_0;
S_0x12b6896a0 .scope module, "ID_ID_Control" "ID_Control" 17 92, 20 2 0, S_0x12b687510;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x12b6a2600 .functor OR 1, L_0x12b6a2400, L_0x12b6a24e0, C4<0>, C4<0>;
L_0x110040520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12b6899a0_0 .net/2u *"_ivl_0", 1 0, L_0x110040520;  1 drivers
L_0x1100405b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12b689a30_0 .net/2u *"_ivl_12", 1 0, L_0x1100405b0;  1 drivers
v0x12b689ae0_0 .net *"_ivl_14", 0 0, L_0x12b6a1e60;  1 drivers
L_0x1100405f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12b689b90_0 .net/2u *"_ivl_18", 1 0, L_0x1100405f8;  1 drivers
v0x12b689c40_0 .net *"_ivl_2", 0 0, L_0x12b6a1920;  1 drivers
v0x12b689d20_0 .net *"_ivl_20", 0 0, L_0x12b6a20a0;  1 drivers
L_0x110040640 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x12b689dc0_0 .net/2u *"_ivl_26", 2 0, L_0x110040640;  1 drivers
v0x12b689e70_0 .net *"_ivl_28", 0 0, L_0x12b6a2400;  1 drivers
L_0x110040688 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x12b689f10_0 .net/2u *"_ivl_30", 2 0, L_0x110040688;  1 drivers
v0x12b68a020_0 .net *"_ivl_32", 0 0, L_0x12b6a24e0;  1 drivers
v0x12b68a0c0_0 .net *"_ivl_35", 0 0, L_0x12b6a2600;  1 drivers
v0x12b68a160_0 .net *"_ivl_36", 0 0, L_0x12b6a26f0;  1 drivers
v0x12b68a200_0 .net *"_ivl_38", 0 0, L_0x12b6a2790;  1 drivers
L_0x110040568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12b68a2a0_0 .net/2u *"_ivl_6", 1 0, L_0x110040568;  1 drivers
v0x12b68a350_0 .net *"_ivl_8", 0 0, L_0x12b6a1ca0;  1 drivers
v0x12b68a3f0_0 .net "alu_type", 3 0, v0x12b687fd0_0;  alias, 1 drivers
v0x12b68a490_0 .net "branch", 0 0, v0x12b6888b0_0;  alias, 1 drivers
v0x12b68a620_0 .net "funct3", 2 0, v0x12b688b80_0;  alias, 1 drivers
v0x12b68a6b0_0 .net "less_than", 0 0, L_0x12b6a29a0;  alias, 1 drivers
v0x12b68a740_0 .net "reg_write_data_mem", 31 0, L_0x12b6a6890;  alias, 1 drivers
v0x12b68a850_0 .net "rs1_data", 31 0, L_0x12b6a11d0;  alias, 1 drivers
v0x12b68a8e0_0 .net8 "rs1_data_update", 31 0, RS_0x11000e580;  alias, 2 drivers
v0x12b68a970_0 .net "rs1_fwd_id", 1 0, v0x12b677e40_0;  alias, 1 drivers
v0x12b68aa00_0 .net "rs2_data", 31 0, L_0x12b6a1840;  alias, 1 drivers
v0x12b68aa90_0 .net8 "rs2_data_update", 31 0, RS_0x11000e5b0;  alias, 2 drivers
v0x12b68ab20_0 .net "rs2_fwd_id", 1 0, v0x12b677f90_0;  alias, 1 drivers
v0x12b68abd0_0 .net "zero", 0 0, L_0x12b6a2360;  alias, 1 drivers
L_0x12b6a1920 .cmp/eq 2, v0x12b677e40_0, L_0x110040520;
L_0x12b6a1a00 .functor MUXZ 32, L_0x12b6a11d0, L_0x12b6a6890, L_0x12b6a1920, C4<>;
L_0x12b6a1ca0 .cmp/eq 2, v0x12b677f90_0, L_0x110040568;
L_0x12b6a1d40 .functor MUXZ 32, L_0x12b6a1840, L_0x12b6a6890, L_0x12b6a1ca0, C4<>;
L_0x12b6a1e60 .cmp/eq 2, v0x12b677e40_0, L_0x1100405b0;
L_0x12b6a2000 .functor MUXZ 32, L_0x12b6a11d0, L_0x12b6a6890, L_0x12b6a1e60, C4<>;
L_0x12b6a20a0 .cmp/eq 2, v0x12b677f90_0, L_0x1100405f8;
L_0x12b6a2240 .functor MUXZ 32, L_0x12b6a1840, L_0x12b6a6890, L_0x12b6a20a0, C4<>;
L_0x12b6a2360 .cmp/eq 32, RS_0x11000e580, RS_0x11000e5b0;
L_0x12b6a2400 .cmp/eq 3, v0x12b688b80_0, L_0x110040640;
L_0x12b6a24e0 .cmp/eq 3, v0x12b688b80_0, L_0x110040688;
L_0x12b6a26f0 .cmp/gt 32, RS_0x11000e5b0, RS_0x11000e580;
L_0x12b6a2790 .cmp/gt.s 32, RS_0x11000e5b0, RS_0x11000e580;
L_0x12b6a29a0 .functor MUXZ 1, L_0x12b6a2790, L_0x12b6a26f0, L_0x12b6a2600, C4<>;
S_0x12b68ad80 .scope module, "ID_Imm_Gen" "ImmGen" 17 38, 21 3 0, S_0x12b687510;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x12b68aff0_0 .var "funct3", 2 0;
v0x12b68b0b0_0 .var "imm", 31 0;
v0x12b68b150_0 .var "imm12", 11 0;
v0x12b68b1e0_0 .var "imm20", 20 0;
v0x12b68b270_0 .var "immtemp", 31 0;
v0x12b68b350_0 .net "instr", 31 0, L_0x12b69f930;  alias, 1 drivers
v0x12b68b430_0 .var "opcode", 6 0;
E_0x12b68af80/0 .event edge, v0x12b6882d0_0, v0x12b68b430_0, v0x12b68aff0_0, v0x12b68b270_0;
E_0x12b68af80/1 .event edge, v0x12b68b150_0, v0x12b68b1e0_0;
E_0x12b68af80 .event/or E_0x12b68af80/0, E_0x12b68af80/1;
S_0x12b68b4f0 .scope module, "ID_PC_EX" "PC_EX" 17 103, 22 2 0, S_0x12b687510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x12b68b900_0 .net "branch", 0 0, v0x12b6888b0_0;  alias, 1 drivers
v0x12b68b9d0_0 .net "branch_type", 2 0, L_0x12b6a02f0;  alias, 1 drivers
v0x12b68ba60_0 .net "imm", 31 0, v0x12b68b0b0_0;  alias, 1 drivers
v0x12b68bb70_0 .net "jal", 0 0, v0x12b688c60_0;  alias, 1 drivers
v0x12b68bc20_0 .net "jalr", 0 0, v0x12b688d00_0;  alias, 1 drivers
v0x12b68bcb0_0 .net "less_than", 0 0, L_0x12b6a29a0;  alias, 1 drivers
v0x12b68bd60_0 .var "new_pc", 31 0;
v0x12b68bdf0_0 .var "new_pc_temp", 31 0;
v0x12b68be80_0 .net "pc", 31 0, L_0x12b69fa10;  alias, 1 drivers
v0x12b68bfa0_0 .net "pc_plus4", 31 0, L_0x12b69fb90;  alias, 1 drivers
v0x12b68c080_0 .var "pc_src", 0 0;
v0x12b68c110_0 .net8 "rs1_data", 31 0, RS_0x11000e580;  alias, 2 drivers
v0x12b68c1e0_0 .net "zero", 0 0, L_0x12b6a2360;  alias, 1 drivers
E_0x12b68b870/0 .event edge, v0x12b688c60_0, v0x12b6808d0_0, v0x12b67d1f0_0, v0x12b688d00_0;
E_0x12b68b870/1 .event edge, v0x12b687ca0_0, v0x12b6888b0_0, v0x12b688950_0, v0x12b68abd0_0;
E_0x12b68b870/2 .event edge, v0x12b68bdf0_0, v0x12b6811c0_0, v0x12b68a6b0_0;
E_0x12b68b870 .event/or E_0x12b68b870/0, E_0x12b68b870/1, E_0x12b68b870/2;
S_0x12b68c360 .scope module, "ID_RegFile" "RegFile" 17 81, 23 2 0, S_0x12b687510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x12b68c670_0 .net *"_ivl_0", 31 0, L_0x12b6a0e50;  1 drivers
v0x12b68c730_0 .net *"_ivl_10", 6 0, L_0x12b6a10b0;  1 drivers
L_0x110040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68c7d0_0 .net *"_ivl_13", 1 0, L_0x110040370;  1 drivers
L_0x1100403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b68c860_0 .net/2u *"_ivl_14", 31 0, L_0x1100403b8;  1 drivers
v0x12b68c8f0_0 .net *"_ivl_18", 31 0, L_0x12b6a1330;  1 drivers
L_0x110040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b68c9e0_0 .net *"_ivl_21", 26 0, L_0x110040400;  1 drivers
L_0x110040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b68ca90_0 .net/2u *"_ivl_22", 31 0, L_0x110040448;  1 drivers
v0x12b68cb40_0 .net *"_ivl_24", 0 0, L_0x12b6a1410;  1 drivers
v0x12b68cbe0_0 .net *"_ivl_26", 31 0, L_0x12b6a1570;  1 drivers
v0x12b68ccf0_0 .net *"_ivl_28", 6 0, L_0x12b6a1610;  1 drivers
L_0x1100402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b68cda0_0 .net *"_ivl_3", 26 0, L_0x1100402e0;  1 drivers
L_0x110040490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b68ce50_0 .net *"_ivl_31", 1 0, L_0x110040490;  1 drivers
L_0x1100404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b68cf00_0 .net/2u *"_ivl_32", 31 0, L_0x1100404d8;  1 drivers
L_0x110040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b68cfb0_0 .net/2u *"_ivl_4", 31 0, L_0x110040328;  1 drivers
v0x12b68d060_0 .net *"_ivl_6", 0 0, L_0x12b6a0ef0;  1 drivers
v0x12b68d100_0 .net *"_ivl_8", 31 0, L_0x12b6a1010;  1 drivers
v0x12b68d1b0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b68d340_0 .var/i "i", 31 0;
v0x12b68d3d0_0 .net "read_addr1", 4 0, v0x12b6892f0_0;  alias, 1 drivers
v0x12b68d480_0 .net "read_addr2", 4 0, v0x12b689380_0;  alias, 1 drivers
v0x12b68d510_0 .net "read_data1", 31 0, L_0x12b6a11d0;  alias, 1 drivers
v0x12b68d5a0_0 .net "read_data2", 31 0, L_0x12b6a1840;  alias, 1 drivers
v0x12b68d630_0 .net "reg_write_addr", 4 0, L_0x12b6a0ca0;  alias, 1 drivers
v0x12b68d6c0_0 .net "reg_write_data", 31 0, L_0x12b6a07b0;  alias, 1 drivers
v0x12b68d750_0 .net "reg_write_enable", 0 0, L_0x12b6a0190;  alias, 1 drivers
v0x12b68d7f0 .array "register_file", 31 0, 31 0;
E_0x12b68c620 .event negedge, v0x12b647770_0;
L_0x12b6a0e50 .concat [ 5 27 0 0], v0x12b6892f0_0, L_0x1100402e0;
L_0x12b6a0ef0 .cmp/ne 32, L_0x12b6a0e50, L_0x110040328;
L_0x12b6a1010 .array/port v0x12b68d7f0, L_0x12b6a10b0;
L_0x12b6a10b0 .concat [ 5 2 0 0], v0x12b6892f0_0, L_0x110040370;
L_0x12b6a11d0 .functor MUXZ 32, L_0x1100403b8, L_0x12b6a1010, L_0x12b6a0ef0, C4<>;
L_0x12b6a1330 .concat [ 5 27 0 0], v0x12b689380_0, L_0x110040400;
L_0x12b6a1410 .cmp/ne 32, L_0x12b6a1330, L_0x110040448;
L_0x12b6a1570 .array/port v0x12b68d7f0, L_0x12b6a1610;
L_0x12b6a1610 .concat [ 5 2 0 0], v0x12b689380_0, L_0x110040490;
L_0x12b6a1840 .functor MUXZ 32, L_0x1100404d8, L_0x12b6a1570, L_0x12b6a1410, C4<>;
S_0x12b690980 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x12b692750_0 .net "bubble_id", 0 0, L_0x12b6a8310;  alias, 1 drivers
v0x12b692860_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6928f0_0 .net "instr_id", 31 0, L_0x12b69f930;  alias, 1 drivers
v0x12b692980_0 .net "instr_if", 31 0, L_0x12b6a86c0;  alias, 1 drivers
v0x12b692a10_0 .net "pc_id", 31 0, L_0x12b69fa10;  alias, 1 drivers
v0x12b692ae0_0 .net "pc_if", 31 0, v0x12b693c30_0;  alias, 1 drivers
v0x12b692b70_0 .net "pc_plus4_id", 31 0, L_0x12b69fb90;  alias, 1 drivers
v0x12b692c00_0 .net "pc_plus4_if", 31 0, L_0x12b69b8d0;  alias, 1 drivers
v0x12b692cb0_0 .net "stall_id", 0 0, L_0x12b6a80a0;  alias, 1 drivers
S_0x12b690bd0 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x12b690980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b690d40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b69f930 .functor BUFZ 32, v0x12b691280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b690f00_0 .net "bubble", 0 0, L_0x12b6a8310;  alias, 1 drivers
v0x12b690fc0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b691050_0 .net "data_in", 31 0, L_0x12b6a86c0;  alias, 1 drivers
v0x12b6910e0_0 .net "data_out", 31 0, L_0x12b69f930;  alias, 1 drivers
v0x12b6911f0_0 .net "data_out_wire", 31 0, v0x12b691280_0;  1 drivers
v0x12b691280_0 .var "data_reg", 31 0;
L_0x110040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b691310_0 .net "default_val", 31 0, L_0x110040058;  1 drivers
v0x12b6913b0_0 .net "stall", 0 0, L_0x12b6a80a0;  alias, 1 drivers
S_0x12b6914c0 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x12b690980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b691690 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b69fa10 .functor BUFZ 32, v0x12b691be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b691850_0 .net "bubble", 0 0, L_0x12b6a8310;  alias, 1 drivers
v0x12b691920_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6919b0_0 .net "data_in", 31 0, v0x12b693c30_0;  alias, 1 drivers
v0x12b691a40_0 .net "data_out", 31 0, L_0x12b69fa10;  alias, 1 drivers
v0x12b691b50_0 .net "data_out_wire", 31 0, v0x12b691be0_0;  1 drivers
v0x12b691be0_0 .var "data_reg", 31 0;
L_0x1100400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b691c70_0 .net "default_val", 31 0, L_0x1100400a0;  1 drivers
v0x12b691d00_0 .net "stall", 0 0, L_0x12b6a80a0;  alias, 1 drivers
S_0x12b691e30 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x12b690980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b691ff0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b69fb90 .functor BUFZ 32, v0x12b692500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b6921b0_0 .net "bubble", 0 0, L_0x12b6a8310;  alias, 1 drivers
v0x12b692240_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6922d0_0 .net "data_in", 31 0, L_0x12b69b8d0;  alias, 1 drivers
v0x12b692360_0 .net "data_out", 31 0, L_0x12b69fb90;  alias, 1 drivers
v0x12b692470_0 .net "data_out_wire", 31 0, v0x12b692500_0;  1 drivers
v0x12b692500_0 .var "data_reg", 31 0;
L_0x1100400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b692590_0 .net "default_val", 31 0, L_0x1100400e8;  1 drivers
v0x12b692630_0 .net "stall", 0 0, L_0x12b6a80a0;  alias, 1 drivers
S_0x12b692ed0 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x12b69b8d0 .functor BUFZ 32, v0x12b693670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b694000_0 .net "bubble_if", 0 0, L_0x110041330;  alias, 1 drivers
v0x12b6940a0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b694140_0 .net "new_pc", 31 0, v0x12b68bd60_0;  alias, 1 drivers
v0x12b6941d0_0 .net "pc", 31 0, v0x12b693c30_0;  alias, 1 drivers
L_0x110040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12b6942e0_0 .net "pc_incre", 31 0, L_0x110040010;  1 drivers
v0x12b694380_0 .net "pc_plus4", 31 0, L_0x12b69b8d0;  alias, 1 drivers
v0x12b694450_0 .net "pc_plus4_inn", 31 0, v0x12b693670_0;  1 drivers
v0x12b694530_0 .net "pc_src", 0 0, v0x12b68c080_0;  alias, 1 drivers
v0x12b694640_0 .net "rst", 0 0, v0x12b69f650_0;  alias, 1 drivers
v0x12b694750_0 .net "stall_if", 0 0, L_0x12b6a7fb0;  alias, 1 drivers
S_0x12b693180 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x12b692ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x12b693340 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x12b6934f0_0 .net "op_num1", 31 0, v0x12b693c30_0;  alias, 1 drivers
v0x12b6935e0_0 .net "op_num2", 31 0, L_0x110040010;  alias, 1 drivers
v0x12b693670_0 .var "res", 31 0;
E_0x12b6934b0 .event edge, v0x12b6919b0_0, v0x12b6935e0_0;
S_0x12b693700 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x12b692ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x12b693a00_0 .net "bubble_if", 0 0, L_0x110041330;  alias, 1 drivers
v0x12b693ab0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b693b40_0 .net "new_pc", 31 0, v0x12b68bd60_0;  alias, 1 drivers
v0x12b693c30_0 .var "pc", 31 0;
v0x12b693cc0_0 .net "pc_plus4", 31 0, v0x12b693670_0;  alias, 1 drivers
v0x12b693d90_0 .net "pc_src", 0 0, v0x12b68c080_0;  alias, 1 drivers
v0x12b693e20_0 .net "rst", 0 0, v0x12b69f650_0;  alias, 1 drivers
v0x12b693ed0_0 .net "stall_if", 0 0, L_0x12b6a7fb0;  alias, 1 drivers
E_0x12b6939d0 .event posedge, v0x12b679a50_0, v0x12b647770_0;
S_0x12b694840 .scope module, "mem_module" "MEM_MODULE" 6 185, 28 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x12b694ac0_0 .net "load_type", 2 0, L_0x12b6a6250;  alias, 1 drivers
v0x12b694b80_0 .var "mem2reg_data", 31 0;
v0x12b694c20_0 .net "mem_read", 0 0, L_0x12b6a5a90;  alias, 1 drivers
v0x12b694cb0_0 .net "mem_read_data", 31 0, L_0x12b6a8b80;  alias, 1 drivers
v0x12b694d60_0 .var "temp", 31 0;
E_0x12b694a60 .event edge, v0x12b66e280_0, v0x12b694ac0_0, v0x12b60a620_0, v0x12b694d60_0;
S_0x12b694e70 .scope module, "mem_wb" "MEM_WB" 6 201, 29 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x12b699260_0 .net "alu_result_mem", 31 0, L_0x12b6a5250;  alias, 1 drivers
v0x12b6992f0_0 .net "alu_result_wb", 31 0, L_0x12b6a6ca0;  alias, 1 drivers
v0x12b699390_0 .net "bubble_wb", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b699540_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6995d0_0 .net "imm_mem", 31 0, L_0x12b6a54d0;  alias, 1 drivers
v0x12b6996a0_0 .net "imm_wb", 31 0, L_0x12b6a6e40;  alias, 1 drivers
v0x12b699730_0 .net "mem2reg_data_mem", 31 0, v0x12b694b80_0;  alias, 1 drivers
v0x12b6997c0_0 .net "mem2reg_data_wb", 31 0, L_0x12b6a6b40;  alias, 1 drivers
v0x12b699850_0 .net "nxpc_wb", 31 0, o0x110011df0;  alias, 0 drivers
v0x12b699960_0 .net "pc_plus4_mem", 31 0, L_0x12b6a5370;  alias, 1 drivers
v0x12b6999f0_0 .net "pc_plus4_wb", 31 0, L_0x12b6a6fe0;  alias, 1 drivers
v0x12b699aa0_0 .net "rd_mem", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b699b30_0 .net "rd_wb", 4 0, L_0x12b6a7180;  alias, 1 drivers
v0x12b699bc0_0 .net "reg_src_mem", 1 0, L_0x12b6a5f40;  alias, 1 drivers
v0x12b699c50_0 .net "reg_src_wb", 1 0, L_0x12b6a69e0;  alias, 1 drivers
v0x12b699ce0_0 .net "reg_write_mem", 0 0, L_0x12b6a5930;  alias, 1 drivers
v0x12b699d70_0 .net "reg_write_wb", 0 0, L_0x12b6a72e0;  alias, 1 drivers
v0x12b699f00_0 .net "stall_wb", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b695270 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b695440 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a6ca0 .functor BUFZ 32, v0x12b695940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b695600_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b6956c0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b695750_0 .net "data_in", 31 0, L_0x12b6a5250;  alias, 1 drivers
v0x12b6957e0_0 .net "data_out", 31 0, L_0x12b6a6ca0;  alias, 1 drivers
v0x12b695870_0 .net "data_out_wire", 31 0, v0x12b695940_0;  1 drivers
v0x12b695940_0 .var "data_reg", 31 0;
L_0x1100410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6959e0_0 .net "default_val", 31 0, L_0x1100410f0;  1 drivers
v0x12b695a90_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b695ba0 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b695d70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a6e40 .functor BUFZ 32, v0x12b696280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b695f30_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b696000_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b696090_0 .net "data_in", 31 0, L_0x12b6a54d0;  alias, 1 drivers
v0x12b696120_0 .net "data_out", 31 0, L_0x12b6a6e40;  alias, 1 drivers
v0x12b6961b0_0 .net "data_out_wire", 31 0, v0x12b696280_0;  1 drivers
v0x12b696280_0 .var "data_reg", 31 0;
L_0x110041138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b696310_0 .net "default_val", 31 0, L_0x110041138;  1 drivers
v0x12b6963b0_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b6964f0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b6966b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a6b40 .functor BUFZ 32, v0x12b696b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b696870_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b696900_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b696990_0 .net "data_in", 31 0, v0x12b694b80_0;  alias, 1 drivers
v0x12b696a20_0 .net "data_out", 31 0, L_0x12b6a6b40;  alias, 1 drivers
v0x12b696ab0_0 .net "data_out_wire", 31 0, v0x12b696b60_0;  1 drivers
v0x12b696b60_0 .var "data_reg", 31 0;
L_0x1100410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b696c10_0 .net "default_val", 31 0, L_0x1100410a8;  1 drivers
v0x12b696cc0_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b696de0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12b696fa0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x12b6a6fe0 .functor BUFZ 32, v0x12b6974a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b697130_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b6971d0_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b697270_0 .net "data_in", 31 0, L_0x12b6a5370;  alias, 1 drivers
v0x12b697340_0 .net "data_out", 31 0, L_0x12b6a6fe0;  alias, 1 drivers
v0x12b6973d0_0 .net "data_out_wire", 31 0, v0x12b6974a0_0;  1 drivers
v0x12b6974a0_0 .var "data_reg", 31 0;
L_0x110041180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b697540_0 .net "default_val", 31 0, L_0x110041180;  1 drivers
v0x12b6975f0_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b697770 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x12b697930 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x12b6a7180 .functor BUFZ 5, v0x12b697df0_0, C4<00000>, C4<00000>, C4<00000>;
v0x12b697ac0_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b697b60_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b697c00_0 .net "data_in", 4 0, L_0x12b6a5d50;  alias, 1 drivers
v0x12b697c90_0 .net "data_out", 4 0, L_0x12b6a7180;  alias, 1 drivers
v0x12b697d20_0 .net "data_out_wire", 4 0, v0x12b697df0_0;  1 drivers
v0x12b697df0_0 .var "data_reg", 4 0;
L_0x1100411c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12b697e80_0 .net "default_val", 4 0, L_0x1100411c8;  1 drivers
v0x12b697f30_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b698050 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x12b698210 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x12b6a69e0 .functor BUFZ 2, v0x12b6986d0_0, C4<00>, C4<00>, C4<00>;
v0x12b6983a0_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b698440_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b6984e0_0 .net "data_in", 1 0, L_0x12b6a5f40;  alias, 1 drivers
v0x12b698570_0 .net "data_out", 1 0, L_0x12b6a69e0;  alias, 1 drivers
v0x12b698600_0 .net "data_out_wire", 1 0, v0x12b6986d0_0;  1 drivers
v0x12b6986d0_0 .var "data_reg", 1 0;
L_0x110041060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b698770_0 .net "default_val", 1 0, L_0x110041060;  1 drivers
v0x12b698820_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b698940 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x12b694e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12b698b00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x12b6a72e0 .functor BUFZ 1, v0x12b699000_0, C4<0>, C4<0>, C4<0>;
v0x12b698c90_0 .net "bubble", 0 0, L_0x1100413c0;  alias, 1 drivers
v0x12b698d30_0 .net "clk", 0 0, v0x12b69f530_0;  alias, 1 drivers
v0x12b698dd0_0 .net "data_in", 0 0, L_0x12b6a5930;  alias, 1 drivers
v0x12b698ee0_0 .net "data_out", 0 0, L_0x12b6a72e0;  alias, 1 drivers
v0x12b698f70_0 .net "data_out_wire", 0 0, v0x12b699000_0;  1 drivers
v0x12b699000_0 .var "data_reg", 0 0;
L_0x110041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b699090_0 .net "default_val", 0 0, L_0x110041210;  1 drivers
v0x12b699140_0 .net "stall", 0 0, L_0x1100412e8;  alias, 1 drivers
S_0x12b69a1b0 .scope module, "wb_module" "WB_MODULE" 6 219, 30 2 0, S_0x12b64bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x12b695030_0 .net "alu_result", 31 0, L_0x12b6a6ca0;  alias, 1 drivers
v0x12b69a4b0_0 .net "imm", 31 0, L_0x12b6a6e40;  alias, 1 drivers
v0x12b69a590_0 .net "mem2reg_data", 31 0, L_0x12b6a6b40;  alias, 1 drivers
v0x12b69a660_0 .net "nxpc", 31 0, o0x110011df0;  alias, 0 drivers
v0x12b69a6f0_0 .net "pc_plus4", 31 0, L_0x12b6a6fe0;  alias, 1 drivers
v0x12b69a800_0 .net "reg_src", 1 0, L_0x12b6a69e0;  alias, 1 drivers
v0x12b69a8d0_0 .var "reg_write_data", 31 0;
E_0x12b6976d0/0 .event edge, v0x12b698570_0, v0x12b6957e0_0, v0x12b696a20_0, v0x12b696120_0;
E_0x12b6976d0/1 .event edge, v0x12b697340_0;
E_0x12b6976d0 .event/or E_0x12b6976d0/0, E_0x12b6976d0/1;
    .scope S_0x12b693700;
T_0 ;
    %wait E_0x12b6939d0;
    %load/vec4 v0x12b693e20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12b693a00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b693c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12b693ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12b693c30_0;
    %assign/vec4 v0x12b693c30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12b693d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x12b693b40_0;
    %assign/vec4 v0x12b693c30_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x12b693cc0_0;
    %assign/vec4 v0x12b693c30_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b693180;
T_1 ;
    %wait E_0x12b6934b0;
    %load/vec4 v0x12b6934f0_0;
    %load/vec4 v0x12b6935e0_0;
    %add;
    %store/vec4 v0x12b693670_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12b690bd0;
T_2 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6913b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x12b6911f0_0;
    %assign/vec4 v0x12b691280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12b690f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12b691310_0;
    %assign/vec4 v0x12b691280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12b691050_0;
    %assign/vec4 v0x12b691280_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12b6914c0;
T_3 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b691d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x12b691b50_0;
    %assign/vec4 v0x12b691be0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12b691850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12b691c70_0;
    %assign/vec4 v0x12b691be0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x12b6919b0_0;
    %assign/vec4 v0x12b691be0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12b691e30;
T_4 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b692630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x12b692470_0;
    %assign/vec4 v0x12b692500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12b6921b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12b692590_0;
    %assign/vec4 v0x12b692500_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x12b6922d0_0;
    %assign/vec4 v0x12b692500_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12b68ad80;
T_5 ;
    %wait E_0x12b68af80;
    %load/vec4 v0x12b68b350_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12b68aff0_0, 0, 3;
    %load/vec4 v0x12b68b350_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12b68b430_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b68b270_0, 0, 32;
    %load/vec4 v0x12b68b430_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x12b68aff0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x12b68aff0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x12b68b350_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 12;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 5;
    %load/vec4 v0x12b68b270_0;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 7;
    %load/vec4 v0x12b68b350_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 5;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 12;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b150_0, 4, 1;
    %load/vec4 v0x12b68b350_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b150_0, 4, 6;
    %load/vec4 v0x12b68b350_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b150_0, 4, 1;
    %load/vec4 v0x12b68b350_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b150_0, 4, 4;
    %load/vec4 v0x12b68b150_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 12;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 20;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 20;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b1e0_0, 4, 1;
    %load/vec4 v0x12b68b350_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b1e0_0, 4, 8;
    %load/vec4 v0x12b68b350_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b1e0_0, 4, 1;
    %load/vec4 v0x12b68b350_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b1e0_0, 4, 10;
    %load/vec4 v0x12b68b1e0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 20;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x12b68b350_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b68b270_0, 4, 12;
    %load/vec4 v0x12b68b270_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b68b0b0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12b6884d0;
T_6 ;
    %wait E_0x12b67a3d0;
    %load/vec4 v0x12b688ac0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12b689030_0, 0, 7;
    %load/vec4 v0x12b688ac0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12b688a00_0, 0, 3;
    %load/vec4 v0x12b688ac0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x12b6892f0_0, 0, 5;
    %load/vec4 v0x12b688ac0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x12b689380_0, 0, 5;
    %load/vec4 v0x12b688ac0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12b689190_0, 0, 5;
    %load/vec4 v0x12b688a00_0;
    %store/vec4 v0x12b688b80_0, 0, 3;
    %load/vec4 v0x12b689030_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b688d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b688f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b689220_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12b6890c0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12b687a80;
T_7 ;
    %wait E_0x12b67a410;
    %load/vec4 v0x12b6882d0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12b6883e0_0, 0, 7;
    %load/vec4 v0x12b6882d0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12b6880e0_0, 0, 3;
    %load/vec4 v0x12b6882d0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x12b688170_0, 0, 7;
    %load/vec4 v0x12b6883e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x12b6882d0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x12b688170_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %load/vec4 v0x12b6880e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x12b688170_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x12b688170_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %load/vec4 v0x12b6880e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x12b688170_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %load/vec4 v0x12b6880e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %jmp T_7.42;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.42;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.42;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.42;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.42;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.42;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.42;
T_7.42 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b687e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b687f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b687fd0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12b68c360;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12b68d340_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12b68d340_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12b68d340_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12b68d7f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b68d340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12b68d340_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12b68c360;
T_9 ;
    %wait E_0x12b68c620;
    %load/vec4 v0x12b68d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12b68d6c0_0;
    %load/vec4 v0x12b68d630_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b68d7f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12b68b4f0;
T_10 ;
    %wait E_0x12b68b870;
    %load/vec4 v0x12b68bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12b68be80_0;
    %load/vec4 v0x12b68ba60_0;
    %add;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b68c080_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12b68bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x12b68c110_0;
    %load/vec4 v0x12b68ba60_0;
    %add;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b68c080_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x12b68b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x12b68be80_0;
    %load/vec4 v0x12b68ba60_0;
    %add;
    %store/vec4 v0x12b68bdf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b68c080_0, 0, 1;
    %load/vec4 v0x12b68b9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x12b68bfa0_0;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x12b68c1e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x12b68bdf0_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x12b68bfa0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x12b68c1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x12b68bdf0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x12b68bfa0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x12b68bcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x12b68bdf0_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x12b68bfa0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x12b68bcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x12b68bdf0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x12b68bfa0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x12b68bcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x12b68bdf0_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x12b68bfa0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x12b68bcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x12b68bdf0_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x12b68bfa0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x12b68bd60_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b68c080_0, 0, 1;
    %load/vec4 v0x12b68bfa0_0;
    %store/vec4 v0x12b68bd60_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12b680440;
T_11 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b680c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12b6809f0_0;
    %assign/vec4 v0x12b680ac0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12b680790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x12b680b60_0;
    %assign/vec4 v0x12b680ac0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x12b6808d0_0;
    %assign/vec4 v0x12b680ac0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12b680d30;
T_12 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b681500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12b6812e0_0;
    %assign/vec4 v0x12b6813b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12b681080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12b681450_0;
    %assign/vec4 v0x12b6813b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x12b6811c0_0;
    %assign/vec4 v0x12b6813b0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12b67cd60;
T_13 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12b67d390_0;
    %assign/vec4 v0x12b67d420_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12b67d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12b67d4b0_0;
    %assign/vec4 v0x12b67d420_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x12b67d1f0_0;
    %assign/vec4 v0x12b67d420_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12b683c10;
T_14 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6843d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x12b6841d0_0;
    %assign/vec4 v0x12b684270_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12b683f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x12b684320_0;
    %assign/vec4 v0x12b684270_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x12b6840b0_0;
    %assign/vec4 v0x12b684270_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12b684de0;
T_15 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b685590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12b685390_0;
    %assign/vec4 v0x12b685430_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12b685130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12b6854e0_0;
    %assign/vec4 v0x12b685430_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x12b685270_0;
    %assign/vec4 v0x12b685430_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12b681620;
T_16 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b681dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x12b681bd0_0;
    %assign/vec4 v0x12b681c70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12b681970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x12b681d20_0;
    %assign/vec4 v0x12b681c70_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x12b681ab0_0;
    %assign/vec4 v0x12b681c70_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12b6830b0;
T_17 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b683980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x12b6837c0_0;
    %assign/vec4 v0x12b683850_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12b683400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x12b6838e0_0;
    %assign/vec4 v0x12b683850_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x12b6836a0_0;
    %assign/vec4 v0x12b683850_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12b6844f0;
T_18 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b684cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x12b684aa0_0;
    %assign/vec4 v0x12b684b70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12b684840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x12b684c10_0;
    %assign/vec4 v0x12b684b70_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x12b684980_0;
    %assign/vec4 v0x12b684b70_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12b67b9d0;
T_19 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x12b67bf90_0;
    %assign/vec4 v0x12b67c060_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12b67bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x12b67c100_0;
    %assign/vec4 v0x12b67c060_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x12b67be70_0;
    %assign/vec4 v0x12b67c060_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12b67d670;
T_20 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x12b67dc20_0;
    %assign/vec4 v0x12b67dcf0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x12b67d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x12b67dd90_0;
    %assign/vec4 v0x12b67dcf0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x12b67db00_0;
    %assign/vec4 v0x12b67dcf0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12b681ef0;
T_21 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6826c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x12b6824a0_0;
    %assign/vec4 v0x12b682570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x12b682240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x12b682610_0;
    %assign/vec4 v0x12b682570_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x12b682380_0;
    %assign/vec4 v0x12b682570_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12b67fb50;
T_22 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b680320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x12b680100_0;
    %assign/vec4 v0x12b6801d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12b67fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x12b680270_0;
    %assign/vec4 v0x12b6801d0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x12b67ffe0_0;
    %assign/vec4 v0x12b6801d0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12b6827e0;
T_23 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b682f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x12b682d90_0;
    %assign/vec4 v0x12b682e30_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x12b682b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x12b682ee0_0;
    %assign/vec4 v0x12b682e30_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x12b682c70_0;
    %assign/vec4 v0x12b682e30_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12b67e850;
T_24 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x12b67eef0_0;
    %assign/vec4 v0x12b67ef80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12b67eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x12b67f010_0;
    %assign/vec4 v0x12b67ef80_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x12b67edd0_0;
    %assign/vec4 v0x12b67ef80_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12b67a7e0;
T_25 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x12b67ada0_0;
    %assign/vec4 v0x12b67ae30_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x12b67ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x12b67aec0_0;
    %assign/vec4 v0x12b67ae30_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x12b67ac80_0;
    %assign/vec4 v0x12b67ae30_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12b67c2d0;
T_26 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x12b67c9f0_0;
    %assign/vec4 v0x12b67cac0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12b67c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x12b67cb50_0;
    %assign/vec4 v0x12b67cac0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x12b66fd20_0;
    %assign/vec4 v0x12b67cac0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12b67f2a0;
T_27 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x12b67f830_0;
    %assign/vec4 v0x12b67f8d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12b67f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x12b67f980_0;
    %assign/vec4 v0x12b67f8d0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x12b67f710_0;
    %assign/vec4 v0x12b67f8d0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12b67b080;
T_28 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x12b67b690_0;
    %assign/vec4 v0x12b67b760_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x12b67b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x12b67b7f0_0;
    %assign/vec4 v0x12b67b760_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x12b67b570_0;
    %assign/vec4 v0x12b67b760_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12b67df60;
T_29 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b67e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x12b67e510_0;
    %assign/vec4 v0x12b67e5e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x12b67e2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x12b67e680_0;
    %assign/vec4 v0x12b67e5e0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x12b67e3f0_0;
    %assign/vec4 v0x12b67e5e0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12b6740e0;
T_30 ;
    %wait E_0x12b674320;
    %load/vec4 v0x12b674650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x12b674370_0;
    %store/vec4 v0x12b6745a0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x12b674370_0;
    %store/vec4 v0x12b6745a0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x12b674430_0;
    %store/vec4 v0x12b6745a0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x12b6744e0_0;
    %store/vec4 v0x12b6745a0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12b6747c0;
T_31 ;
    %wait E_0x12b674a00;
    %load/vec4 v0x12b674d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x12b674a50_0;
    %store/vec4 v0x12b674c90_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x12b674a50_0;
    %store/vec4 v0x12b674c90_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x12b674b00_0;
    %store/vec4 v0x12b674c90_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x12b674bc0_0;
    %store/vec4 v0x12b674c90_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12b6735f0;
T_32 ;
    %wait E_0x12b673820;
    %load/vec4 v0x12b673ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %add;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x12b673870_0;
    %ix/getv 4, v0x12b673920_0;
    %shiftl 4;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %xor;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x12b673870_0;
    %ix/getv 4, v0x12b673920_0;
    %shiftr 4;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %or;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %and;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %sub;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x12b673870_0;
    %ix/getv 4, v0x12b673920_0;
    %shiftr/s 4;
    %store/vec4 v0x12b6739d0_0, 0, 32;
    %load/vec4 v0x12b6739d0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12b673c40_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x12b673870_0;
    %load/vec4 v0x12b673920_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12b673b70_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12b6089c0;
T_33 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b635ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x12b634c90_0;
    %assign/vec4 v0x12b633b60_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12b6094b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x12b633bf0_0;
    %assign/vec4 v0x12b633b60_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x12b6091a0_0;
    %assign/vec4 v0x12b633b60_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12b66efd0;
T_34 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b66f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x12b66f560_0;
    %assign/vec4 v0x12b66f610_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12b66f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x12b66f6c0_0;
    %assign/vec4 v0x12b66f610_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x12b66f440_0;
    %assign/vec4 v0x12b66f610_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12b63c020;
T_35 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b651070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x12b6613c0_0;
    %assign/vec4 v0x12b661450_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x12b662d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x12b650fe0_0;
    %assign/vec4 v0x12b661450_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x12b6616d0_0;
    %assign/vec4 v0x12b661450_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12b671550;
T_36 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b671cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x12b671aa0_0;
    %assign/vec4 v0x12b671b50_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x12b671850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x12b671c00_0;
    %assign/vec4 v0x12b671b50_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x12b671980_0;
    %assign/vec4 v0x12b671b50_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x12b66e630;
T_37 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b66ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x12b66ec00_0;
    %assign/vec4 v0x12b66ecf0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12b66e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x12b66eda0_0;
    %assign/vec4 v0x12b66ecf0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x12b66eae0_0;
    %assign/vec4 v0x12b66ecf0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12b670ad0;
T_38 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b671360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x12b6711b0_0;
    %assign/vec4 v0x12b671240_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x12b670e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x12b6712d0_0;
    %assign/vec4 v0x12b671240_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x12b671090_0;
    %assign/vec4 v0x12b671240_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12b66dd80;
T_39 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b66e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x12b66e310_0;
    %assign/vec4 v0x12b66e3b0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x12b66e0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x12b66e460_0;
    %assign/vec4 v0x12b66e3b0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x12b66e1f0_0;
    %assign/vec4 v0x12b66e3b0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x12b608ce0;
T_40 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b608720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x12b608570_0;
    %assign/vec4 v0x12b608600_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12b632ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x12b608690_0;
    %assign/vec4 v0x12b608600_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x12b6319d0_0;
    %assign/vec4 v0x12b608600_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12b66f890;
T_41 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6700f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x12b66ff40_0;
    %assign/vec4 v0x12b66ffd0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x12b66fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x12b670060_0;
    %assign/vec4 v0x12b66ffd0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x12b66fe20_0;
    %assign/vec4 v0x12b66ffd0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x12b6701f0;
T_42 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6709b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x12b6707a0_0;
    %assign/vec4 v0x12b670850_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x12b670540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x12b670900_0;
    %assign/vec4 v0x12b670850_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x12b670680_0;
    %assign/vec4 v0x12b670850_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x12b694840;
T_43 ;
    %wait E_0x12b694a60;
    %load/vec4 v0x12b694c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %load/vec4 v0x12b694ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x12b694cb0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b694d60_0, 4, 8;
    %load/vec4 v0x12b694d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x12b694cb0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b694d60_0, 4, 8;
    %load/vec4 v0x12b694d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x12b694cb0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b694d60_0, 4, 16;
    %load/vec4 v0x12b694d60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x12b694cb0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b694d60_0, 4, 16;
    %load/vec4 v0x12b694d60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x12b694cb0_0;
    %store/vec4 v0x12b694b80_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12b698050;
T_44 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b698820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x12b698600_0;
    %assign/vec4 v0x12b6986d0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x12b6983a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x12b698770_0;
    %assign/vec4 v0x12b6986d0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x12b6984e0_0;
    %assign/vec4 v0x12b6986d0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x12b6964f0;
T_45 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b696cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x12b696ab0_0;
    %assign/vec4 v0x12b696b60_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x12b696870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x12b696c10_0;
    %assign/vec4 v0x12b696b60_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x12b696990_0;
    %assign/vec4 v0x12b696b60_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x12b695270;
T_46 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b695a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x12b695870_0;
    %assign/vec4 v0x12b695940_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x12b695600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x12b6959e0_0;
    %assign/vec4 v0x12b695940_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x12b695750_0;
    %assign/vec4 v0x12b695940_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x12b695ba0;
T_47 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6963b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x12b6961b0_0;
    %assign/vec4 v0x12b696280_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x12b695f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x12b696310_0;
    %assign/vec4 v0x12b696280_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x12b696090_0;
    %assign/vec4 v0x12b696280_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x12b696de0;
T_48 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6975f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x12b6973d0_0;
    %assign/vec4 v0x12b6974a0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x12b697130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x12b697540_0;
    %assign/vec4 v0x12b6974a0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x12b697270_0;
    %assign/vec4 v0x12b6974a0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x12b697770;
T_49 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b697f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x12b697d20_0;
    %assign/vec4 v0x12b697df0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x12b697ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x12b697e80_0;
    %assign/vec4 v0x12b697df0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x12b697c00_0;
    %assign/vec4 v0x12b697df0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x12b698940;
T_50 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b699140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x12b698f70_0;
    %assign/vec4 v0x12b699000_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x12b698c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x12b699090_0;
    %assign/vec4 v0x12b699000_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x12b698dd0_0;
    %assign/vec4 v0x12b699000_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x12b69a1b0;
T_51 ;
    %wait E_0x12b6976d0;
    %load/vec4 v0x12b69a800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b69a8d0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x12b695030_0;
    %store/vec4 v0x12b69a8d0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x12b69a590_0;
    %store/vec4 v0x12b69a8d0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x12b69a4b0_0;
    %store/vec4 v0x12b69a8d0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x12b69a6f0_0;
    %store/vec4 v0x12b69a8d0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12b6777c0;
T_52 ;
    %wait E_0x12b677ab0;
    %load/vec4 v0x12b677d70_0;
    %load/vec4 v0x12b677b10_0;
    %and;
    %load/vec4 v0x12b677ce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12b677ce0_0;
    %load/vec4 v0x12b677ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b677e40_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x12b677d70_0;
    %load/vec4 v0x12b677c50_0;
    %and;
    %load/vec4 v0x12b677ce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12b677ce0_0;
    %load/vec4 v0x12b677ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b677e40_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b677e40_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x12b677d70_0;
    %load/vec4 v0x12b677b10_0;
    %and;
    %load/vec4 v0x12b677ce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12b677ce0_0;
    %load/vec4 v0x12b678040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b677f90_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b677f90_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12b676e70;
T_53 ;
    %wait E_0x12b668ba0;
    %load/vec4 v0x12b6772d0_0;
    %load/vec4 v0x12b677140_0;
    %load/vec4 v0x12b677450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b677520_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x12b6773c0_0;
    %load/vec4 v0x12b677140_0;
    %load/vec4 v0x12b677450_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12b677230_0;
    %load/vec4 v0x12b677450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12b677520_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b677520_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x12b6772d0_0;
    %load/vec4 v0x12b677140_0;
    %load/vec4 v0x12b6775b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b677660_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x12b6773c0_0;
    %load/vec4 v0x12b677140_0;
    %load/vec4 v0x12b6775b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12b677230_0;
    %load/vec4 v0x12b6775b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12b677660_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b677660_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12b6565d0;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12b6682a0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x12b6682a0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12b6682a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12b65baa0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b6682a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12b6682a0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x12b65baa0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x12b65a9a0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b630960_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x12b65a9a0;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12b6135d0_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x12b6135d0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12b6135d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12b613660, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b6135d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12b6135d0_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x12b613660 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x12b6308d0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x12b65a9a0;
T_57 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b6609c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x12b660a50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x12b62f7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x12b60a590_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12b60b690_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12b613660, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x12b62f7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x12b60a590_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12b60b690_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12b613660, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x12b62f7d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x12b60a590_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12b60b690_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12b613660, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x12b62f7d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x12b60a590_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12b60b690_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12b613660, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x12b660a50_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x12b62f860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x12b60a590_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x12b60b690_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12b613660, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x12b62f860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x12b60a590_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x12b60b690_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12b613660, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x12b660a50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x12b60a590_0;
    %ix/getv 3, v0x12b60b690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b613660, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x12b65a9a0;
T_58 ;
    %wait E_0x12b65c2f0;
    %load/vec4 v0x12b60cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b6135d0_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x12b6135d0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x12b6308d0_0, "%8h\012", &A<v0x12b613660, v0x12b6135d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b6135d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12b6135d0_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x12b652580;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12b652580 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x12b652580;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b69f530_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x12b652580;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x12b69f530_0;
    %inv;
    %store/vec4 v0x12b69f530_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x12b652580;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b69f650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b69f5c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b69f650_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b69f5c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b69f5c0_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
