#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 23 22:40:14 2023
# Process ID: 3490
# Current directory: /home/fpga/u1_library/k0_smart_eye
# Command line: vivado
# Log file: /home/fpga/u1_library/k0_smart_eye/vivado.log
# Journal file: /home/fpga/u1_library/k0_smart_eye/vivado.jou
# Running On: fpgaPublish, OS: Linux, CPU Frequency: 2897.335 MHz, CPU Physical cores: 16, Host memory: 67014 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_scl_cnt' has a dependency on the module local parameter or undefined parameter 'WD_SCL_CNT'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_bit_cnt_adr' has a dependency on the module local parameter or undefined parameter 'WD_BIT_ADR'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_adr_cnt' has a dependency on the module local parameter or undefined parameter 'WD_BYT_ONC'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'cstate'
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_sys_resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
update_compile_order -fileset sources_1
ipx::add_file_group -type product_guide {} [ipx::current_core]
ipx::add_file ./shk_to_iic.md [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
set_property type unknown [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
close_project
set_property  ip_repo_paths  /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_scl_cnt' has a dependency on the module local parameter or undefined parameter 'WD_SCL_CNT'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_bit_cnt_adr' has a dependency on the module local parameter or undefined parameter 'WD_BIT_ADR'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_adr_cnt' has a dependency on the module local parameter or undefined parameter 'WD_BYT_ONC'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'cstate'
INFO: [IP_Flow 19-5107] Inferred bus interface 's_shk_0' of definition 'fpgaPublish:user:SHK:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_sys_resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
update_compile_order -fileset sources_1
ipx::add_file_group -type product_guide {} [ipx::current_core]
ipx::add_file ./shk_to_iic.md [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
set_property type unknown [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
create_bd_design "design_soft"
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd> 
update_compile_order -fileset sources_1
open_bd_design {/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:shk_to_iic:1.0 shk_to_iic_0
endgroup
ipx::edit_ip_in_project -upgrade true -name shk_to_iic_v1_0_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
current_project smart_eye_x7
current_project shk_to_iic_v1_0_project
update_compile_order -fileset sources_1
set_property type markdown [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
ipx::edit_ip_in_project -upgrade true -name shk_to_iic_v1_0_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property type verilog [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_soft_shk_to_iic_0_0] -log ip_upgrade.log
Upgrading '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd'
INFO: [IP_Flow 19-3422] Upgraded design_soft_shk_to_iic_0_0 (shk_to_iic_v1_0 1.0) from revision 2 to revision 4
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd> 
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/ui/bd_8b9ca9eb.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_soft_shk_to_iic_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name shk_to_iic_v1_0_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property type {} [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:file' : Mandatory element missing or unexpected element found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:file' : Mandatory element missing or unexpected element found
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells shk_to_iic_0]
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4317] There are no IP instances in the project, so no report is generated.
save_bd_design
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd> 
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/ui/bd_8b9ca9eb.ui> 
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_scl_cnt' has a dependency on the module local parameter or undefined parameter 'WD_SCL_CNT'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_bit_cnt_adr' has a dependency on the module local parameter or undefined parameter 'WD_BIT_ADR'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_adr_cnt' has a dependency on the module local parameter or undefined parameter 'WD_BYT_ONC'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'cstate'
INFO: [IP_Flow 19-5107] Inferred bus interface 's_shk_0' of definition 'fpgaPublish:user:SHK:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_sys_resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
update_compile_order -fileset sources_1
ipx::add_file_group -type readme {} [ipx::current_core]
ipx::add_file ./shk_to_iic.md [ipx::get_file_groups xilinx_readme -of_objects [ipx::current_core]]
set_property type unknown [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_readme -of_objects [ipx::current_core]]]
set_property type {} [ipx::get_files shk_to_iic.md -of_objects [ipx::get_file_groups xilinx_readme -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:file' : Mandatory element missing or unexpected element found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:file' : Mandatory element missing or unexpected element found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:file' : Mandatory element missing or unexpected element found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
open_bd_design {/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd}
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_scl_cnt' has a dependency on the module local parameter or undefined parameter 'WD_SCL_CNT'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_bit_cnt_adr' has a dependency on the module local parameter or undefined parameter 'WD_BIT_ADR'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_adr_cnt' has a dependency on the module local parameter or undefined parameter 'WD_BYT_ONC'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'cstate'
INFO: [IP_Flow 19-5107] Inferred bus interface 's_shk_0' of definition 'fpgaPublish:user:SHK:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_sys_resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
update_compile_order -fileset sources_1
ipx::add_file_group -type product_guide {} [ipx::current_core]
ipx::add_file ./shk_to_iic.html [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
set_property type html [ipx::get_files shk_to_iic.html -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
startgroup
create_bd_cell -type ip -vlnv user.org:user:shk_to_iic:1.0 shk_to_iic_0
endgroup
save_bd_design
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd> 
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/ui/bd_8b9ca9eb.ui> 
ipx::edit_ip_in_project -upgrade true -name shk_to_iic_v1_0_project -directory /home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_scl_cnt' has a dependency on the module local parameter or undefined parameter 'WD_SCL_CNT'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_bit_cnt_adr' has a dependency on the module local parameter or undefined parameter 'WD_BIT_ADR'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_adr_cnt' has a dependency on the module local parameter or undefined parameter 'WD_BYT_ONC'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'cstate'
WARNING: [IP_Flow 19-4300] HDL parameter 'WD_SHK_DATA' has its value changed from '16' to '8'.
ipx::add_file ./shk_to_iic.html [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "shk_to_iic.html" already exists in file group "xilinx_productguide", cannot add it again.
set_property type html [ipx::get_files shk_to_iic.html -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/tb_shk_to_iic.sv w ]
add_files -fileset sim_1 /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/tb_shk_to_iic.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_shk_to_iic'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/home/fpga/software/modelsim/modeltech/bin/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shk_to_iic' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim'
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Copying /home/fpga/software/modelsim/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 01:23:32 on Sep 24,2023
vlog -64 -incr -mfcu -work ../../../../../../../smart_eye_ip_repo/shk_to_iic/shk_to_iic.v 
    The vlog command compiles Verilog source code and SystemVerilog extensions
    into a specified working library (or to the work library by default).
    Compressed SystemVerilog source files (those compressed with zlib) are
    accepted.
    
    The vlog command may be invoked from within Questa SIM or from the
    operating system command prompt. It may also be invoked during simulation.
    Compiled libraries are major-version dependent. When moving between major
    version, you have to refresh compiled libraries using the -refresh argument
    to vlog. This is not true for minor versions (letter releases).
    
    All arguments to the vlog command are case sensitive. For example, -WORK
    and -work are not equivalent.
    
    SystemVerilog requires that the default behavior of the vlog command is to
    treat each Verilog design file listed on the command line as a separate
    compilation unit. To treat multiple files listed within a single command
    line as a single compilation unit, use either the vlog -mfcu argument or
    the MultiFileCompilationUnit in the User's Manual
    
    Try the following to get help on specific options or categories: 

    vlog -help all            : List all categories and options
    vlog -help category       : List all categories
    vlog -help <option>       : Help on an option
    vlog -help <command-line> : Help on all options in a command-line
    vlog -help <category>     : List all options in a category

    Category:       The list of categories in vlog tool.

    General         List most common general options
    Analog          List options supporting analog mixed-signal (AMS)
    Coverage        List options for Coverage
    Cpp             List options supporting SystemC module
    Debug           List options for debug, and assertion
    GLS             List options for Gate Level Simulation
    Language        List all options supported by hardware language Verilog/VHDL
    Library         List options for design, work library
    Messages        List all warn, error, note, fatal messages options
    Optimize        List options for optimization
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s) while executing '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim/compile.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property compxlib.modelsim_compiled_library_dir /home/fpga/u4_lib_modelsim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_shk_to_iic'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/home/fpga/software/modelsim/modeltech/bin/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/fpga/u4_lib_modelsim/modelsim.ini' copied to run dir:'/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shk_to_iic' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 01:24:07 on Sep 24,2023
vlog -64 -incr -mfcu -work ../../../../../../../smart_eye_ip_repo/shk_to_iic/shk_to_iic.v 
    The vlog command compiles Verilog source code and SystemVerilog extensions
    into a specified working library (or to the work library by default).
    Compressed SystemVerilog source files (those compressed with zlib) are
    accepted.
    
    The vlog command may be invoked from within Questa SIM or from the
    operating system command prompt. It may also be invoked during simulation.
    Compiled libraries are major-version dependent. When moving between major
    version, you have to refresh compiled libraries using the -refresh argument
    to vlog. This is not true for minor versions (letter releases).
    
    All arguments to the vlog command are case sensitive. For example, -WORK
    and -work are not equivalent.
    
    SystemVerilog requires that the default behavior of the vlog command is to
    treat each Verilog design file listed on the command line as a separate
    compilation unit. To treat multiple files listed within a single command
    line as a single compilation unit, use either the vlog -mfcu argument or
    the MultiFileCompilationUnit in the User's Manual
    
    Try the following to get help on specific options or categories: 

    vlog -help all            : List all categories and options
    vlog -help category       : List all categories
    vlog -help <option>       : Help on an option
    vlog -help <command-line> : Help on all options in a command-line
    vlog -help <category>     : List all options in a category

    Category:       The list of categories in vlog tool.

    General         List most common general options
    Analog          List options supporting analog mixed-signal (AMS)
    Coverage        List options for Coverage
    Cpp             List options supporting SystemC module
    Debug           List options for debug, and assertion
    GLS             List options for Gate Level Simulation
    Language        List all options supported by hardware language Verilog/VHDL
    Library         List options for design, work library
    Messages        List all warn, error, note, fatal messages options
    Optimize        List options for optimization
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s) while executing '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/modelsim/compile.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_to_iic/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_scl_cnt' has a dependency on the module local parameter or undefined parameter 'WD_SCL_CNT'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_bit_cnt_adr' has a dependency on the module local parameter or undefined parameter 'WD_BIT_ADR'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'r_adr_cnt' has a dependency on the module local parameter or undefined parameter 'WD_BYT_ONC'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'cstate'
set_property target_simulator XSim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_shk_to_iic'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shk_to_iic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_shk_to_iic_vlog.prj
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] tb_shk_to_iic_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.tmp/shk_to_iic_v1_0_project/shk_to_iic_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project smart_eye_x7
set_property location {1 152 -120} [get_bd_cells shk_to_iic_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
report_ip_status -name ip_status
close_bd_design [get_bd_designs design_soft]
current_project shk_to_iic_v1_0_project
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'i_sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'fpgaPublish:user:SHK:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'fpgaPublish:user:SHK_rtl:1.0' found within IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
File in use: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/axi_hp_1_0/shk_interface/SHK_rtl.xml
File ignored: /home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo/shk_interface/SHK_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/u1_library/k0_smart_eye/smart_eye_ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:shk_to_iic:1.0 [get_ips  design_soft_shk_to_iic_0_1] -log ip_upgrade.log
Reading block design file </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd>...
Adding component instance block -- user.org:user:shk_to_iic:1.0 - shk_to_iic_0
Successfully read diagram <design_soft> from block design file </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd>
Upgrading '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd'
INFO: [IP_Flow 19-3422] Upgraded design_soft_shk_to_iic_0_1 (shk_to_iic_v1_0 1.0) from revision 2 to revision 4
Wrote  : </home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/smart_eye_x7.srcs/sources_1/bd/design_soft/design_soft.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/fpga/u1_library/k0_smart_eye/smart_eye_pl_core6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_soft_shk_to_iic_0_1] -no_script -sync -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 01:45:02 2023...
