# Summary

* [Introduction](README.md)
* [HDLBits-Chinese Introduction](translator-and-editor-introduction.md)
* [Contribution List](contribution-list.md)
* [1 Getting Started](1-getting-started/problem-0.md)
  * [Problem 0 : Step one](1-getting-started/problem-0.md)
  * [Problem 1 : Zero](1-getting-started/problem-1.md)
* [2 Verilog Language](2-verilog-language/2.1-basic/problem-2.md)
  * [2.1 Basic](2-verilog-language/2.1-basic/problem-2.md)
    * [Problem 2 : Wire](2-verilog-language/2.1-basic/problem-2.md)
    * [Problem 3 : Wire4](2-verilog-language/2.1-basic/problem-3.md)
    * [Problem 4 : Notgate](2-verilog-language/2.1-basic/problem-4.md)
