// Seed: 1496058651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output supply1 id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_11;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd39,
    parameter id_14 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  module_0 modCall_1 (
      id_6,
      id_19,
      id_16,
      id_19,
      id_10,
      id_17,
      id_8,
      id_10,
      id_19,
      id_7
  );
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire _id_14;
  input wire id_13;
  input wire _id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_20;
  logic [1  ==  id_12 : id_14] id_21;
endmodule
