
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08007df8  08007df8  00008df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fe0  08007fe0  00009088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007fe0  08007fe0  00008fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fe8  08007fe8  00009088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fe8  08007fe8  00008fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fec  08007fec  00008fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08007ff0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b0  20000088  08008078  00009088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000938  08008078  00009938  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011295  00000000  00000000  000090b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003438  00000000  00000000  0001a34d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  0001d788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a0d  00000000  00000000  0001e528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000286f1  00000000  00000000  0001ef35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112bd  00000000  00000000  00047626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb648  00000000  00000000  000588e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143f2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d58  00000000  00000000  00143f70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00147cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007de0 	.word	0x08007de0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08007de0 	.word	0x08007de0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000278:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800027c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000280:	f003 0301 	and.w	r3, r3, #1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d013      	beq.n	80002b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000288:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800028c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000290:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000294:	2b00      	cmp	r3, #0
 8000296:	d00b      	beq.n	80002b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000298:	e000      	b.n	800029c <ITM_SendChar+0x2c>
    {
      __NOP();
 800029a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800029c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0f9      	beq.n	800029a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002a6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002aa:	687a      	ldr	r2, [r7, #4]
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80002b0:	687b      	ldr	r3, [r7, #4]
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	370c      	adds	r7, #12
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
	...

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fa83 	bl	80007d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f891 	bl	80003f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 f8f1 	bl	80004b4 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 80002d2:	f006 fad7 	bl	8006884 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 80002d6:	483a      	ldr	r0, [pc, #232]	@ (80003c0 <main+0x100>)
 80002d8:	f006 ffce 	bl	8007278 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      /* USB Host background processing (internally calls USBH_Process) */
      MX_USB_HOST_Process();
 80002dc:	f006 faf8 	bl	80068d0 <MX_USB_HOST_Process>

      /* Log application state changes (for easier debugging) */
      if (Appli_state != prevState)
 80002e0:	4b38      	ldr	r3, [pc, #224]	@ (80003c4 <main+0x104>)
 80002e2:	781a      	ldrb	r2, [r3, #0]
 80002e4:	4b38      	ldr	r3, [pc, #224]	@ (80003c8 <main+0x108>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d021      	beq.n	8000330 <main+0x70>
      {
        switch (Appli_state)
 80002ec:	4b35      	ldr	r3, [pc, #212]	@ (80003c4 <main+0x104>)
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	2b03      	cmp	r3, #3
 80002f2:	d00e      	beq.n	8000312 <main+0x52>
 80002f4:	2b03      	cmp	r3, #3
 80002f6:	dc10      	bgt.n	800031a <main+0x5a>
 80002f8:	2b01      	cmp	r3, #1
 80002fa:	d002      	beq.n	8000302 <main+0x42>
 80002fc:	2b02      	cmp	r3, #2
 80002fe:	d004      	beq.n	800030a <main+0x4a>
 8000300:	e00b      	b.n	800031a <main+0x5a>
        {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8000302:	4832      	ldr	r0, [pc, #200]	@ (80003cc <main+0x10c>)
 8000304:	f006 ffb8 	bl	8007278 <puts>
          break;
 8000308:	e00e      	b.n	8000328 <main+0x68>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 800030a:	4831      	ldr	r0, [pc, #196]	@ (80003d0 <main+0x110>)
 800030c:	f006 ffb4 	bl	8007278 <puts>
          break;
 8000310:	e00a      	b.n	8000328 <main+0x68>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8000312:	4830      	ldr	r0, [pc, #192]	@ (80003d4 <main+0x114>)
 8000314:	f006 ffb0 	bl	8007278 <puts>
          break;
 8000318:	e006      	b.n	8000328 <main+0x68>
        default:
          printf("State: %d\r\n", Appli_state);
 800031a:	4b2a      	ldr	r3, [pc, #168]	@ (80003c4 <main+0x104>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	4619      	mov	r1, r3
 8000320:	482d      	ldr	r0, [pc, #180]	@ (80003d8 <main+0x118>)
 8000322:	f006 ff41 	bl	80071a8 <iprintf>
          break;
 8000326:	bf00      	nop
        }
        prevState = Appli_state;
 8000328:	4b26      	ldr	r3, [pc, #152]	@ (80003c4 <main+0x104>)
 800032a:	781a      	ldrb	r2, [r3, #0]
 800032c:	4b26      	ldr	r3, [pc, #152]	@ (80003c8 <main+0x108>)
 800032e:	701a      	strb	r2, [r3, #0]
      }

      /* When device is ready -> read MIDI events */
      if (Appli_state == APPLICATION_READY)
 8000330:	4b24      	ldr	r3, [pc, #144]	@ (80003c4 <main+0x104>)
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	2b02      	cmp	r3, #2
 8000336:	d1d1      	bne.n	80002dc <main+0x1c>
      {
        uint8_t midi_event[4];

        /* Try to get one USB-MIDI event (4 bytes) from the FIFO */
        if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8000338:	463b      	mov	r3, r7
 800033a:	4619      	mov	r1, r3
 800033c:	4827      	ldr	r0, [pc, #156]	@ (80003dc <main+0x11c>)
 800033e:	f004 fdf5 	bl	8004f2c <USBH_MIDI_GetEvent>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d1c9      	bne.n	80002dc <main+0x1c>
        {
          printf("MIDI event: %02X %02X %02X %02X\r\n",
                 midi_event[0], midi_event[1],
 8000348:	783b      	ldrb	r3, [r7, #0]
          printf("MIDI event: %02X %02X %02X %02X\r\n",
 800034a:	4619      	mov	r1, r3
                 midi_event[0], midi_event[1],
 800034c:	787b      	ldrb	r3, [r7, #1]
          printf("MIDI event: %02X %02X %02X %02X\r\n",
 800034e:	461a      	mov	r2, r3
                 midi_event[2], midi_event[3]);
 8000350:	78bb      	ldrb	r3, [r7, #2]
          printf("MIDI event: %02X %02X %02X %02X\r\n",
 8000352:	4618      	mov	r0, r3
                 midi_event[2], midi_event[3]);
 8000354:	78fb      	ldrb	r3, [r7, #3]
          printf("MIDI event: %02X %02X %02X %02X\r\n",
 8000356:	9300      	str	r3, [sp, #0]
 8000358:	4603      	mov	r3, r0
 800035a:	4821      	ldr	r0, [pc, #132]	@ (80003e0 <main+0x120>)
 800035c:	f006 ff24 	bl	80071a8 <iprintf>

          /* Simple parsing: status + note from bytes 1-3 */
          uint8_t status  = midi_event[1] & 0xF0;
 8000360:	787b      	ldrb	r3, [r7, #1]
 8000362:	f023 030f 	bic.w	r3, r3, #15
 8000366:	71fb      	strb	r3, [r7, #7]
          uint8_t channel = midi_event[1] & 0x0F;
 8000368:	787b      	ldrb	r3, [r7, #1]
 800036a:	f003 030f 	and.w	r3, r3, #15
 800036e:	71bb      	strb	r3, [r7, #6]
          uint8_t note    = midi_event[2];
 8000370:	78bb      	ldrb	r3, [r7, #2]
 8000372:	717b      	strb	r3, [r7, #5]
          uint8_t vel     = midi_event[3];
 8000374:	78fb      	ldrb	r3, [r7, #3]
 8000376:	713b      	strb	r3, [r7, #4]

          if (status == 0x90 && vel != 0)
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	2b90      	cmp	r3, #144	@ 0x90
 800037c:	d109      	bne.n	8000392 <main+0xd2>
 800037e:	793b      	ldrb	r3, [r7, #4]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d006      	beq.n	8000392 <main+0xd2>
          {
            printf("NOTE ON  - ch:%u note:%u vel:%u\r\n",
 8000384:	79b9      	ldrb	r1, [r7, #6]
 8000386:	797a      	ldrb	r2, [r7, #5]
 8000388:	793b      	ldrb	r3, [r7, #4]
 800038a:	4816      	ldr	r0, [pc, #88]	@ (80003e4 <main+0x124>)
 800038c:	f006 ff0c 	bl	80071a8 <iprintf>
 8000390:	e014      	b.n	80003bc <main+0xfc>
                   (unsigned)channel, (unsigned)note, (unsigned)vel);
          }
          else if (status == 0x80 || (status == 0x90 && vel == 0))
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	2b80      	cmp	r3, #128	@ 0x80
 8000396:	d005      	beq.n	80003a4 <main+0xe4>
 8000398:	79fb      	ldrb	r3, [r7, #7]
 800039a:	2b90      	cmp	r3, #144	@ 0x90
 800039c:	d109      	bne.n	80003b2 <main+0xf2>
 800039e:	793b      	ldrb	r3, [r7, #4]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d106      	bne.n	80003b2 <main+0xf2>
          {
            printf("NOTE OFF - ch:%u note:%u vel:%u\r\n",
 80003a4:	79b9      	ldrb	r1, [r7, #6]
 80003a6:	797a      	ldrb	r2, [r7, #5]
 80003a8:	793b      	ldrb	r3, [r7, #4]
 80003aa:	480f      	ldr	r0, [pc, #60]	@ (80003e8 <main+0x128>)
 80003ac:	f006 fefc 	bl	80071a8 <iprintf>
 80003b0:	e004      	b.n	80003bc <main+0xfc>
                   (unsigned)channel, (unsigned)note, (unsigned)vel);
          }
          else
          {
            printf("Other MIDI status: 0x%02X\r\n", status);
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	4619      	mov	r1, r3
 80003b6:	480d      	ldr	r0, [pc, #52]	@ (80003ec <main+0x12c>)
 80003b8:	f006 fef6 	bl	80071a8 <iprintf>
      MX_USB_HOST_Process();
 80003bc:	e78e      	b.n	80002dc <main+0x1c>
 80003be:	bf00      	nop
 80003c0:	08007df8 	.word	0x08007df8
 80003c4:	20000488 	.word	0x20000488
 80003c8:	200000a4 	.word	0x200000a4
 80003cc:	08007e38 	.word	0x08007e38
 80003d0:	08007e68 	.word	0x08007e68
 80003d4:	08007e98 	.word	0x08007e98
 80003d8:	08007ed0 	.word	0x08007ed0
 80003dc:	200000b0 	.word	0x200000b0
 80003e0:	08007edc 	.word	0x08007edc
 80003e4:	08007f00 	.word	0x08007f00
 80003e8:	08007f24 	.word	0x08007f24
 80003ec:	08007f48 	.word	0x08007f48

080003f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b096      	sub	sp, #88	@ 0x58
 80003f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f6:	f107 0314 	add.w	r3, r7, #20
 80003fa:	2244      	movs	r2, #68	@ 0x44
 80003fc:	2100      	movs	r1, #0
 80003fe:	4618      	mov	r0, r3
 8000400:	f007 f81a 	bl	8007438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000404:	463b      	mov	r3, r7
 8000406:	2200      	movs	r2, #0
 8000408:	601a      	str	r2, [r3, #0]
 800040a:	605a      	str	r2, [r3, #4]
 800040c:	609a      	str	r2, [r3, #8]
 800040e:	60da      	str	r2, [r3, #12]
 8000410:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000412:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000416:	f002 f985 	bl	8002724 <HAL_PWREx_ControlVoltageScaling>
 800041a:	4603      	mov	r3, r0
 800041c:	2b00      	cmp	r3, #0
 800041e:	d001      	beq.n	8000424 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000420:	f000 f891 	bl	8000546 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000424:	f002 f960 	bl	80026e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000428:	4b21      	ldr	r3, [pc, #132]	@ (80004b0 <SystemClock_Config+0xc0>)
 800042a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800042e:	4a20      	ldr	r2, [pc, #128]	@ (80004b0 <SystemClock_Config+0xc0>)
 8000430:	f023 0318 	bic.w	r3, r3, #24
 8000434:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000438:	2314      	movs	r3, #20
 800043a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800043c:	2301      	movs	r3, #1
 800043e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000440:	2301      	movs	r3, #1
 8000442:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000444:	2300      	movs	r3, #0
 8000446:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000448:	2360      	movs	r3, #96	@ 0x60
 800044a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800044c:	2302      	movs	r3, #2
 800044e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000450:	2301      	movs	r3, #1
 8000452:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000454:	2301      	movs	r3, #1
 8000456:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000458:	2310      	movs	r3, #16
 800045a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800045c:	2307      	movs	r3, #7
 800045e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000460:	2302      	movs	r3, #2
 8000462:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000464:	2302      	movs	r3, #2
 8000466:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000468:	f107 0314 	add.w	r3, r7, #20
 800046c:	4618      	mov	r0, r3
 800046e:	f002 f9bf 	bl	80027f0 <HAL_RCC_OscConfig>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000478:	f000 f865 	bl	8000546 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800047c:	230f      	movs	r3, #15
 800047e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000480:	2303      	movs	r3, #3
 8000482:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000484:	2300      	movs	r3, #0
 8000486:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000488:	2300      	movs	r3, #0
 800048a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000490:	463b      	mov	r3, r7
 8000492:	2101      	movs	r1, #1
 8000494:	4618      	mov	r0, r3
 8000496:	f002 fd87 	bl	8002fa8 <HAL_RCC_ClockConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80004a0:	f000 f851 	bl	8000546 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80004a4:	f003 fa56 	bl	8003954 <HAL_RCCEx_EnableMSIPLLMode>
}
 80004a8:	bf00      	nop
 80004aa:	3758      	adds	r7, #88	@ 0x58
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000

080004b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004be:	4a1a      	ldr	r2, [pc, #104]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004c0:	f043 0304 	orr.w	r3, r3, #4
 80004c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004c6:	4b18      	ldr	r3, [pc, #96]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ca:	f003 0304 	and.w	r3, r3, #4
 80004ce:	60fb      	str	r3, [r7, #12]
 80004d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004d2:	4b15      	ldr	r3, [pc, #84]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d6:	4a14      	ldr	r2, [pc, #80]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004de:	4b12      	ldr	r3, [pc, #72]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004e6:	60bb      	str	r3, [r7, #8]
 80004e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <MX_GPIO_Init+0x74>)
 80004f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fa:	f003 0301 	and.w	r3, r3, #1
 80004fe:	607b      	str	r3, [r7, #4]
 8000500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000502:	4b09      	ldr	r3, [pc, #36]	@ (8000528 <MX_GPIO_Init+0x74>)
 8000504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000506:	4a08      	ldr	r2, [pc, #32]	@ (8000528 <MX_GPIO_Init+0x74>)
 8000508:	f043 0302 	orr.w	r3, r3, #2
 800050c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800050e:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <MX_GPIO_Init+0x74>)
 8000510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000512:	f003 0302 	and.w	r3, r3, #2
 8000516:	603b      	str	r3, [r7, #0]
 8000518:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800051a:	bf00      	nop
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	40021000 	.word	0x40021000

0800052c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	4618      	mov	r0, r3
 8000538:	f7ff fe9a 	bl	8000270 <ITM_SendChar>
 800053c:	4603      	mov	r3, r0
}
 800053e:	4618      	mov	r0, r3
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000546:	b480      	push	{r7}
 8000548:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800054a:	b672      	cpsid	i
}
 800054c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800054e:	bf00      	nop
 8000550:	e7fd      	b.n	800054e <Error_Handler+0x8>
	...

08000554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	@ (8000598 <HAL_MspInit+0x44>)
 800055c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800055e:	4a0e      	ldr	r2, [pc, #56]	@ (8000598 <HAL_MspInit+0x44>)
 8000560:	f043 0301 	orr.w	r3, r3, #1
 8000564:	6613      	str	r3, [r2, #96]	@ 0x60
 8000566:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <HAL_MspInit+0x44>)
 8000568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800056a:	f003 0301 	and.w	r3, r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000572:	4b09      	ldr	r3, [pc, #36]	@ (8000598 <HAL_MspInit+0x44>)
 8000574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000576:	4a08      	ldr	r2, [pc, #32]	@ (8000598 <HAL_MspInit+0x44>)
 8000578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800057c:	6593      	str	r3, [r2, #88]	@ 0x58
 800057e:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <HAL_MspInit+0x44>)
 8000580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000586:	603b      	str	r3, [r7, #0]
 8000588:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	40021000 	.word	0x40021000

0800059c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <NMI_Handler+0x4>

080005a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <HardFault_Handler+0x4>

080005ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <MemManage_Handler+0x4>

080005b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <BusFault_Handler+0x4>

080005bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <UsageFault_Handler+0x4>

080005c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr

080005d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ee:	b580      	push	{r7, lr}
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f2:	f000 f949 	bl	8000888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
	...

080005fc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000600:	4802      	ldr	r0, [pc, #8]	@ (800060c <OTG_FS_IRQHandler+0x10>)
 8000602:	f000 feb1 	bl	8001368 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	2000048c 	.word	0x2000048c

08000610 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
 8000620:	e00a      	b.n	8000638 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000622:	f3af 8000 	nop.w
 8000626:	4601      	mov	r1, r0
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	1c5a      	adds	r2, r3, #1
 800062c:	60ba      	str	r2, [r7, #8]
 800062e:	b2ca      	uxtb	r2, r1
 8000630:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	429a      	cmp	r2, r3
 800063e:	dbf0      	blt.n	8000622 <_read+0x12>
  }

  return len;
 8000640:	687b      	ldr	r3, [r7, #4]
}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b086      	sub	sp, #24
 800064e:	af00      	add	r7, sp, #0
 8000650:	60f8      	str	r0, [r7, #12]
 8000652:	60b9      	str	r1, [r7, #8]
 8000654:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	e009      	b.n	8000670 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	60ba      	str	r2, [r7, #8]
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff ff61 	bl	800052c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	3301      	adds	r3, #1
 800066e:	617b      	str	r3, [r7, #20]
 8000670:	697a      	ldr	r2, [r7, #20]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	dbf1      	blt.n	800065c <_write+0x12>
  }
  return len;
 8000678:	687b      	ldr	r3, [r7, #4]
}
 800067a:	4618      	mov	r0, r3
 800067c:	3718      	adds	r7, #24
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}

08000682 <_close>:

int _close(int file)
{
 8000682:	b480      	push	{r7}
 8000684:	b083      	sub	sp, #12
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800068e:	4618      	mov	r0, r3
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr

0800069a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800069a:	b480      	push	{r7}
 800069c:	b083      	sub	sp, #12
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
 80006a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006aa:	605a      	str	r2, [r3, #4]
  return 0;
 80006ac:	2300      	movs	r3, #0
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <_isatty>:

int _isatty(int file)
{
 80006ba:	b480      	push	{r7}
 80006bc:	b083      	sub	sp, #12
 80006be:	af00      	add	r7, sp, #0
 80006c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006c2:	2301      	movs	r3, #1
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	370c      	adds	r7, #12
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr

080006d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80006dc:	2300      	movs	r3, #0
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
	...

080006ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006f4:	4a14      	ldr	r2, [pc, #80]	@ (8000748 <_sbrk+0x5c>)
 80006f6:	4b15      	ldr	r3, [pc, #84]	@ (800074c <_sbrk+0x60>)
 80006f8:	1ad3      	subs	r3, r2, r3
 80006fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000700:	4b13      	ldr	r3, [pc, #76]	@ (8000750 <_sbrk+0x64>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d102      	bne.n	800070e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <_sbrk+0x64>)
 800070a:	4a12      	ldr	r2, [pc, #72]	@ (8000754 <_sbrk+0x68>)
 800070c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800070e:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <_sbrk+0x64>)
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4413      	add	r3, r2
 8000716:	693a      	ldr	r2, [r7, #16]
 8000718:	429a      	cmp	r2, r3
 800071a:	d207      	bcs.n	800072c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800071c:	f006 feea 	bl	80074f4 <__errno>
 8000720:	4603      	mov	r3, r0
 8000722:	220c      	movs	r2, #12
 8000724:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000726:	f04f 33ff 	mov.w	r3, #4294967295
 800072a:	e009      	b.n	8000740 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <_sbrk+0x64>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000732:	4b07      	ldr	r3, [pc, #28]	@ (8000750 <_sbrk+0x64>)
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4413      	add	r3, r2
 800073a:	4a05      	ldr	r2, [pc, #20]	@ (8000750 <_sbrk+0x64>)
 800073c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800073e:	68fb      	ldr	r3, [r7, #12]
}
 8000740:	4618      	mov	r0, r3
 8000742:	3718      	adds	r7, #24
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20018000 	.word	0x20018000
 800074c:	00000400 	.word	0x00000400
 8000750:	200000a8 	.word	0x200000a8
 8000754:	20000938 	.word	0x20000938

08000758 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <SystemInit+0x20>)
 800075e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000762:	4a05      	ldr	r2, [pc, #20]	@ (8000778 <SystemInit+0x20>)
 8000764:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000768:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	e000ed00 	.word	0xe000ed00

0800077c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800077c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000780:	f7ff ffea 	bl	8000758 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000784:	480c      	ldr	r0, [pc, #48]	@ (80007b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000786:	490d      	ldr	r1, [pc, #52]	@ (80007bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000788:	4a0d      	ldr	r2, [pc, #52]	@ (80007c0 <LoopForever+0xe>)
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800078c:	e002      	b.n	8000794 <LoopCopyDataInit>

0800078e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800078e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000792:	3304      	adds	r3, #4

08000794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000798:	d3f9      	bcc.n	800078e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800079a:	4a0a      	ldr	r2, [pc, #40]	@ (80007c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800079c:	4c0a      	ldr	r4, [pc, #40]	@ (80007c8 <LoopForever+0x16>)
  movs r3, #0
 800079e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a0:	e001      	b.n	80007a6 <LoopFillZerobss>

080007a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a4:	3204      	adds	r2, #4

080007a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a8:	d3fb      	bcc.n	80007a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007aa:	f006 fea9 	bl	8007500 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007ae:	f7ff fd87 	bl	80002c0 <main>

080007b2 <LoopForever>:

LoopForever:
    b LoopForever
 80007b2:	e7fe      	b.n	80007b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007bc:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80007c0:	08007ff0 	.word	0x08007ff0
  ldr r2, =_sbss
 80007c4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80007c8:	20000938 	.word	0x20000938

080007cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007cc:	e7fe      	b.n	80007cc <ADC1_2_IRQHandler>
	...

080007d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007d6:	2300      	movs	r3, #0
 80007d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007da:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <HAL_Init+0x3c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a0b      	ldr	r2, [pc, #44]	@ (800080c <HAL_Init+0x3c>)
 80007e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e6:	2003      	movs	r0, #3
 80007e8:	f000 f962 	bl	8000ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 f80f 	bl	8000810 <HAL_InitTick>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80007f8:	2301      	movs	r3, #1
 80007fa:	71fb      	strb	r3, [r7, #7]
 80007fc:	e001      	b.n	8000802 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007fe:	f7ff fea9 	bl	8000554 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000802:	79fb      	ldrb	r3, [r7, #7]
}
 8000804:	4618      	mov	r0, r3
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40022000 	.word	0x40022000

08000810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000818:	2300      	movs	r3, #0
 800081a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800081c:	4b17      	ldr	r3, [pc, #92]	@ (800087c <HAL_InitTick+0x6c>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d023      	beq.n	800086c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000824:	4b16      	ldr	r3, [pc, #88]	@ (8000880 <HAL_InitTick+0x70>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b14      	ldr	r3, [pc, #80]	@ (800087c <HAL_InitTick+0x6c>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000832:	fbb3 f3f1 	udiv	r3, r3, r1
 8000836:	fbb2 f3f3 	udiv	r3, r2, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f000 f96d 	bl	8000b1a <HAL_SYSTICK_Config>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d10f      	bne.n	8000866 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b0f      	cmp	r3, #15
 800084a:	d809      	bhi.n	8000860 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800084c:	2200      	movs	r2, #0
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	f04f 30ff 	mov.w	r0, #4294967295
 8000854:	f000 f937 	bl	8000ac6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000858:	4a0a      	ldr	r2, [pc, #40]	@ (8000884 <HAL_InitTick+0x74>)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6013      	str	r3, [r2, #0]
 800085e:	e007      	b.n	8000870 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000860:	2301      	movs	r3, #1
 8000862:	73fb      	strb	r3, [r7, #15]
 8000864:	e004      	b.n	8000870 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000866:	2301      	movs	r3, #1
 8000868:	73fb      	strb	r3, [r7, #15]
 800086a:	e001      	b.n	8000870 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800086c:	2301      	movs	r3, #1
 800086e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000870:	7bfb      	ldrb	r3, [r7, #15]
}
 8000872:	4618      	mov	r0, r3
 8000874:	3710      	adds	r7, #16
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000008 	.word	0x20000008
 8000880:	20000000 	.word	0x20000000
 8000884:	20000004 	.word	0x20000004

08000888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800088c:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <HAL_IncTick+0x20>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	461a      	mov	r2, r3
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <HAL_IncTick+0x24>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4413      	add	r3, r2
 8000898:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <HAL_IncTick+0x24>)
 800089a:	6013      	str	r3, [r2, #0]
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	20000008 	.word	0x20000008
 80008ac:	200000ac 	.word	0x200000ac

080008b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  return uwTick;
 80008b4:	4b03      	ldr	r3, [pc, #12]	@ (80008c4 <HAL_GetTick+0x14>)
 80008b6:	681b      	ldr	r3, [r3, #0]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	200000ac 	.word	0x200000ac

080008c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008d0:	f7ff ffee 	bl	80008b0 <HAL_GetTick>
 80008d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008e0:	d005      	beq.n	80008ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80008e2:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <HAL_Delay+0x44>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	461a      	mov	r2, r3
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	4413      	add	r3, r2
 80008ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008ee:	bf00      	nop
 80008f0:	f7ff ffde 	bl	80008b0 <HAL_GetTick>
 80008f4:	4602      	mov	r2, r0
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d8f7      	bhi.n	80008f0 <HAL_Delay+0x28>
  {
  }
}
 8000900:	bf00      	nop
 8000902:	bf00      	nop
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000008 	.word	0x20000008

08000910 <__NVIC_SetPriorityGrouping>:
{
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f003 0307 	and.w	r3, r3, #7
 800091e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <__NVIC_SetPriorityGrouping+0x44>)
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000926:	68ba      	ldr	r2, [r7, #8]
 8000928:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800092c:	4013      	ands	r3, r2
 800092e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000938:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800093c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000942:	4a04      	ldr	r2, [pc, #16]	@ (8000954 <__NVIC_SetPriorityGrouping+0x44>)
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	60d3      	str	r3, [r2, #12]
}
 8000948:	bf00      	nop
 800094a:	3714      	adds	r7, #20
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <__NVIC_GetPriorityGrouping>:
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800095c:	4b04      	ldr	r3, [pc, #16]	@ (8000970 <__NVIC_GetPriorityGrouping+0x18>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	0a1b      	lsrs	r3, r3, #8
 8000962:	f003 0307 	and.w	r3, r3, #7
}
 8000966:	4618      	mov	r0, r3
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <__NVIC_EnableIRQ>:
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800097e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000982:	2b00      	cmp	r3, #0
 8000984:	db0b      	blt.n	800099e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	f003 021f 	and.w	r2, r3, #31
 800098c:	4907      	ldr	r1, [pc, #28]	@ (80009ac <__NVIC_EnableIRQ+0x38>)
 800098e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000992:	095b      	lsrs	r3, r3, #5
 8000994:	2001      	movs	r0, #1
 8000996:	fa00 f202 	lsl.w	r2, r0, r2
 800099a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800099e:	bf00      	nop
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	e000e100 	.word	0xe000e100

080009b0 <__NVIC_SetPriority>:
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	6039      	str	r1, [r7, #0]
 80009ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	db0a      	blt.n	80009da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	490c      	ldr	r1, [pc, #48]	@ (80009fc <__NVIC_SetPriority+0x4c>)
 80009ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ce:	0112      	lsls	r2, r2, #4
 80009d0:	b2d2      	uxtb	r2, r2
 80009d2:	440b      	add	r3, r1
 80009d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80009d8:	e00a      	b.n	80009f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	4908      	ldr	r1, [pc, #32]	@ (8000a00 <__NVIC_SetPriority+0x50>)
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	f003 030f 	and.w	r3, r3, #15
 80009e6:	3b04      	subs	r3, #4
 80009e8:	0112      	lsls	r2, r2, #4
 80009ea:	b2d2      	uxtb	r2, r2
 80009ec:	440b      	add	r3, r1
 80009ee:	761a      	strb	r2, [r3, #24]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	e000e100 	.word	0xe000e100
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <NVIC_EncodePriority>:
{
 8000a04:	b480      	push	{r7}
 8000a06:	b089      	sub	sp, #36	@ 0x24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	f003 0307 	and.w	r3, r3, #7
 8000a16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a18:	69fb      	ldr	r3, [r7, #28]
 8000a1a:	f1c3 0307 	rsb	r3, r3, #7
 8000a1e:	2b04      	cmp	r3, #4
 8000a20:	bf28      	it	cs
 8000a22:	2304      	movcs	r3, #4
 8000a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	3304      	adds	r3, #4
 8000a2a:	2b06      	cmp	r3, #6
 8000a2c:	d902      	bls.n	8000a34 <NVIC_EncodePriority+0x30>
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	3b03      	subs	r3, #3
 8000a32:	e000      	b.n	8000a36 <NVIC_EncodePriority+0x32>
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a38:	f04f 32ff 	mov.w	r2, #4294967295
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	43da      	mvns	r2, r3
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	401a      	ands	r2, r3
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	fa01 f303 	lsl.w	r3, r1, r3
 8000a56:	43d9      	mvns	r1, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a5c:	4313      	orrs	r3, r2
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3724      	adds	r7, #36	@ 0x24
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
	...

08000a6c <SysTick_Config>:
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a7c:	d301      	bcc.n	8000a82 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e00f      	b.n	8000aa2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a82:	4a0a      	ldr	r2, [pc, #40]	@ (8000aac <SysTick_Config+0x40>)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a8a:	210f      	movs	r1, #15
 8000a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a90:	f7ff ff8e 	bl	80009b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a94:	4b05      	ldr	r3, [pc, #20]	@ (8000aac <SysTick_Config+0x40>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a9a:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <SysTick_Config+0x40>)
 8000a9c:	2207      	movs	r2, #7
 8000a9e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	e000e010 	.word	0xe000e010

08000ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff ff29 	bl	8000910 <__NVIC_SetPriorityGrouping>
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b086      	sub	sp, #24
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	4603      	mov	r3, r0
 8000ace:	60b9      	str	r1, [r7, #8]
 8000ad0:	607a      	str	r2, [r7, #4]
 8000ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ad8:	f7ff ff3e 	bl	8000958 <__NVIC_GetPriorityGrouping>
 8000adc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ade:	687a      	ldr	r2, [r7, #4]
 8000ae0:	68b9      	ldr	r1, [r7, #8]
 8000ae2:	6978      	ldr	r0, [r7, #20]
 8000ae4:	f7ff ff8e 	bl	8000a04 <NVIC_EncodePriority>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aee:	4611      	mov	r1, r2
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff5d 	bl	80009b0 <__NVIC_SetPriority>
}
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b082      	sub	sp, #8
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	4603      	mov	r3, r0
 8000b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff ff31 	bl	8000974 <__NVIC_EnableIRQ>
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff ffa2 	bl	8000a6c <SysTick_Config>
 8000b28:	4603      	mov	r3, r0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b087      	sub	sp, #28
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b42:	e17f      	b.n	8000e44 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	2101      	movs	r1, #1
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b50:	4013      	ands	r3, r2
 8000b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f000 8171 	beq.w	8000e3e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f003 0303 	and.w	r3, r3, #3
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d005      	beq.n	8000b74 <HAL_GPIO_Init+0x40>
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f003 0303 	and.w	r3, r3, #3
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d130      	bne.n	8000bd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	2203      	movs	r2, #3
 8000b80:	fa02 f303 	lsl.w	r3, r2, r3
 8000b84:	43db      	mvns	r3, r3
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	68da      	ldr	r2, [r3, #12]
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000baa:	2201      	movs	r2, #1
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	091b      	lsrs	r3, r3, #4
 8000bc0:	f003 0201 	and.w	r2, r3, #1
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f003 0303 	and.w	r3, r3, #3
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d118      	bne.n	8000c14 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000be6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000be8:	2201      	movs	r2, #1
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	08db      	lsrs	r3, r3, #3
 8000bfe:	f003 0201 	and.w	r2, r3, #1
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	fa02 f303 	lsl.w	r3, r2, r3
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f003 0303 	and.w	r3, r3, #3
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d017      	beq.n	8000c50 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	2203      	movs	r2, #3
 8000c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c30:	43db      	mvns	r3, r3
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	4013      	ands	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	689a      	ldr	r2, [r3, #8]
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	fa02 f303 	lsl.w	r3, r2, r3
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f003 0303 	and.w	r3, r3, #3
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d123      	bne.n	8000ca4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	08da      	lsrs	r2, r3, #3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3208      	adds	r2, #8
 8000c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	f003 0307 	and.w	r3, r3, #7
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	220f      	movs	r2, #15
 8000c74:	fa02 f303 	lsl.w	r3, r2, r3
 8000c78:	43db      	mvns	r3, r3
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	691a      	ldr	r2, [r3, #16]
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	f003 0307 	and.w	r3, r3, #7
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	08da      	lsrs	r2, r3, #3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	3208      	adds	r2, #8
 8000c9e:	6939      	ldr	r1, [r7, #16]
 8000ca0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	2203      	movs	r2, #3
 8000cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb4:	43db      	mvns	r3, r3
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	4013      	ands	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f003 0203 	and.w	r2, r3, #3
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	f000 80ac 	beq.w	8000e3e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ce6:	4b5f      	ldr	r3, [pc, #380]	@ (8000e64 <HAL_GPIO_Init+0x330>)
 8000ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cea:	4a5e      	ldr	r2, [pc, #376]	@ (8000e64 <HAL_GPIO_Init+0x330>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cf2:	4b5c      	ldr	r3, [pc, #368]	@ (8000e64 <HAL_GPIO_Init+0x330>)
 8000cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cfe:	4a5a      	ldr	r2, [pc, #360]	@ (8000e68 <HAL_GPIO_Init+0x334>)
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	089b      	lsrs	r3, r3, #2
 8000d04:	3302      	adds	r3, #2
 8000d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	f003 0303 	and.w	r3, r3, #3
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	220f      	movs	r2, #15
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43db      	mvns	r3, r3
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d28:	d025      	beq.n	8000d76 <HAL_GPIO_Init+0x242>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4a4f      	ldr	r2, [pc, #316]	@ (8000e6c <HAL_GPIO_Init+0x338>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d01f      	beq.n	8000d72 <HAL_GPIO_Init+0x23e>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4a4e      	ldr	r2, [pc, #312]	@ (8000e70 <HAL_GPIO_Init+0x33c>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d019      	beq.n	8000d6e <HAL_GPIO_Init+0x23a>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4a4d      	ldr	r2, [pc, #308]	@ (8000e74 <HAL_GPIO_Init+0x340>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d013      	beq.n	8000d6a <HAL_GPIO_Init+0x236>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4a4c      	ldr	r2, [pc, #304]	@ (8000e78 <HAL_GPIO_Init+0x344>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d00d      	beq.n	8000d66 <HAL_GPIO_Init+0x232>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8000e7c <HAL_GPIO_Init+0x348>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d007      	beq.n	8000d62 <HAL_GPIO_Init+0x22e>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a4a      	ldr	r2, [pc, #296]	@ (8000e80 <HAL_GPIO_Init+0x34c>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d101      	bne.n	8000d5e <HAL_GPIO_Init+0x22a>
 8000d5a:	2306      	movs	r3, #6
 8000d5c:	e00c      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d5e:	2307      	movs	r3, #7
 8000d60:	e00a      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d62:	2305      	movs	r3, #5
 8000d64:	e008      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d66:	2304      	movs	r3, #4
 8000d68:	e006      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e004      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d6e:	2302      	movs	r3, #2
 8000d70:	e002      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d72:	2301      	movs	r3, #1
 8000d74:	e000      	b.n	8000d78 <HAL_GPIO_Init+0x244>
 8000d76:	2300      	movs	r3, #0
 8000d78:	697a      	ldr	r2, [r7, #20]
 8000d7a:	f002 0203 	and.w	r2, r2, #3
 8000d7e:	0092      	lsls	r2, r2, #2
 8000d80:	4093      	lsls	r3, r2
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d88:	4937      	ldr	r1, [pc, #220]	@ (8000e68 <HAL_GPIO_Init+0x334>)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	089b      	lsrs	r3, r3, #2
 8000d8e:	3302      	adds	r3, #2
 8000d90:	693a      	ldr	r2, [r7, #16]
 8000d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d96:	4b3b      	ldr	r3, [pc, #236]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	4013      	ands	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d003      	beq.n	8000dba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dba:	4a32      	ldr	r2, [pc, #200]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000dc0:	4b30      	ldr	r3, [pc, #192]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d003      	beq.n	8000de4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000de4:	4a27      	ldr	r2, [pc, #156]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dea:	4b26      	ldr	r3, [pc, #152]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d003      	beq.n	8000e0e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d003      	beq.n	8000e38 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e38:	4a12      	ldr	r2, [pc, #72]	@ (8000e84 <HAL_GPIO_Init+0x350>)
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f47f ae78 	bne.w	8000b44 <HAL_GPIO_Init+0x10>
  }
}
 8000e54:	bf00      	nop
 8000e56:	bf00      	nop
 8000e58:	371c      	adds	r7, #28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010000 	.word	0x40010000
 8000e6c:	48000400 	.word	0x48000400
 8000e70:	48000800 	.word	0x48000800
 8000e74:	48000c00 	.word	0x48000c00
 8000e78:	48001000 	.word	0x48001000
 8000e7c:	48001400 	.word	0x48001400
 8000e80:	48001800 	.word	0x48001800
 8000e84:	40010400 	.word	0x40010400

08000e88 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af02      	add	r7, sp, #8
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d101      	bne.n	8000e9a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e052      	b.n	8000f40 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d106      	bne.n	8000eb4 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f005 fd46 	bl	8006940 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 ff64 	bl	8003d94 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6818      	ldr	r0, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	7c1a      	ldrb	r2, [r3, #16]
 8000ed4:	f88d 2000 	strb.w	r2, [sp]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000edc:	f002 ff1c 	bl	8003d18 <USB_CoreInit>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d005      	beq.n	8000ef2 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2202      	movs	r2, #2
 8000eea:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e026      	b.n	8000f40 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f002 ff5c 	bl	8003db6 <USB_SetCurrentMode>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d005      	beq.n	8000f10 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2202      	movs	r2, #2
 8000f08:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e017      	b.n	8000f40 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6818      	ldr	r0, [r3, #0]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	7c1a      	ldrb	r2, [r3, #16]
 8000f18:	f88d 2000 	strb.w	r2, [sp]
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f20:	f003 f902 	bl	8004128 <USB_HostInit>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d005      	beq.n	8000f36 <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e004      	b.n	8000f40 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b089      	sub	sp, #36	@ 0x24
 8000f4c:	af04      	add	r7, sp, #16
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	4608      	mov	r0, r1
 8000f52:	4611      	mov	r1, r2
 8000f54:	461a      	mov	r2, r3
 8000f56:	4603      	mov	r3, r0
 8000f58:	70fb      	strb	r3, [r7, #3]
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	70bb      	strb	r3, [r7, #2]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8000f62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f64:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d101      	bne.n	8000f74 <HAL_HCD_HC_Init+0x2c>
 8000f70:	2302      	movs	r3, #2
 8000f72:	e07e      	b.n	8001072 <HAL_HCD_HC_Init+0x12a>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2201      	movs	r2, #1
 8000f78:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8000f7c:	78fb      	ldrb	r3, [r7, #3]
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	2134      	movs	r1, #52	@ 0x34
 8000f82:	fb01 f303 	mul.w	r3, r1, r3
 8000f86:	4413      	add	r3, r2
 8000f88:	331a      	adds	r3, #26
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000f8e:	78fb      	ldrb	r3, [r7, #3]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	2134      	movs	r1, #52	@ 0x34
 8000f94:	fb01 f303 	mul.w	r3, r1, r3
 8000f98:	4413      	add	r3, r2
 8000f9a:	3314      	adds	r3, #20
 8000f9c:	787a      	ldrb	r2, [r7, #1]
 8000f9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	2134      	movs	r1, #52	@ 0x34
 8000fa6:	fb01 f303 	mul.w	r3, r1, r3
 8000faa:	4413      	add	r3, r2
 8000fac:	3315      	adds	r3, #21
 8000fae:	78fa      	ldrb	r2, [r7, #3]
 8000fb0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	2134      	movs	r1, #52	@ 0x34
 8000fb8:	fb01 f303 	mul.w	r3, r1, r3
 8000fbc:	4413      	add	r3, r2
 8000fbe:	331d      	adds	r3, #29
 8000fc0:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000fc4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	78ba      	ldrb	r2, [r7, #2]
 8000fca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000fce:	b2d0      	uxtb	r0, r2
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	2134      	movs	r1, #52	@ 0x34
 8000fd4:	fb01 f303 	mul.w	r3, r1, r3
 8000fd8:	4413      	add	r3, r2
 8000fda:	3316      	adds	r3, #22
 8000fdc:	4602      	mov	r2, r0
 8000fde:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8000fe0:	78fb      	ldrb	r3, [r7, #3]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f000 fb61 	bl	80016ac <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8000fea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	da09      	bge.n	8001006 <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000ff2:	78fb      	ldrb	r3, [r7, #3]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	2134      	movs	r1, #52	@ 0x34
 8000ff8:	fb01 f303 	mul.w	r3, r1, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	3317      	adds	r3, #23
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
 8001004:	e008      	b.n	8001018 <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	2134      	movs	r1, #52	@ 0x34
 800100c:	fb01 f303 	mul.w	r3, r1, r3
 8001010:	4413      	add	r3, r2
 8001012:	3317      	adds	r3, #23
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001018:	78fb      	ldrb	r3, [r7, #3]
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	2134      	movs	r1, #52	@ 0x34
 800101e:	fb01 f303 	mul.w	r3, r1, r3
 8001022:	4413      	add	r3, r2
 8001024:	3319      	adds	r3, #25
 8001026:	f897 2020 	ldrb.w	r2, [r7, #32]
 800102a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800102c:	78fb      	ldrb	r3, [r7, #3]
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	b290      	uxth	r0, r2
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	2134      	movs	r1, #52	@ 0x34
 8001036:	fb01 f303 	mul.w	r3, r1, r3
 800103a:	4413      	add	r3, r2
 800103c:	331e      	adds	r3, #30
 800103e:	4602      	mov	r2, r0
 8001040:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	b29b      	uxth	r3, r3
 800104a:	787c      	ldrb	r4, [r7, #1]
 800104c:	78ba      	ldrb	r2, [r7, #2]
 800104e:	78f9      	ldrb	r1, [r7, #3]
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	f897 3020 	ldrb.w	r3, [r7, #32]
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	4623      	mov	r3, r4
 8001060:	f003 f9ae 	bl	80043c0 <USB_HC_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8001070:	7afb      	ldrb	r3, [r7, #11]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	bd90      	pop	{r4, r7, pc}

0800107a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b084      	sub	sp, #16
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	460b      	mov	r3, r1
 8001084:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001086:	2300      	movs	r3, #0
 8001088:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001090:	2b01      	cmp	r3, #1
 8001092:	d101      	bne.n	8001098 <HAL_HCD_HC_Halt+0x1e>
 8001094:	2302      	movs	r3, #2
 8001096:	e00f      	b.n	80010b8 <HAL_HCD_HC_Halt+0x3e>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	78fa      	ldrb	r2, [r7, #3]
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f003 fb9e 	bl	80047ea <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	4608      	mov	r0, r1
 80010ca:	4611      	mov	r1, r2
 80010cc:	461a      	mov	r2, r3
 80010ce:	4603      	mov	r3, r0
 80010d0:	70fb      	strb	r3, [r7, #3]
 80010d2:	460b      	mov	r3, r1
 80010d4:	70bb      	strb	r3, [r7, #2]
 80010d6:	4613      	mov	r3, r2
 80010d8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80010da:	78fb      	ldrb	r3, [r7, #3]
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	2134      	movs	r1, #52	@ 0x34
 80010e0:	fb01 f303 	mul.w	r3, r1, r3
 80010e4:	4413      	add	r3, r2
 80010e6:	3317      	adds	r3, #23
 80010e8:	78ba      	ldrb	r2, [r7, #2]
 80010ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	2134      	movs	r1, #52	@ 0x34
 80010f2:	fb01 f303 	mul.w	r3, r1, r3
 80010f6:	4413      	add	r3, r2
 80010f8:	331d      	adds	r3, #29
 80010fa:	787a      	ldrb	r2, [r7, #1]
 80010fc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80010fe:	7c3b      	ldrb	r3, [r7, #16]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d112      	bne.n	800112a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001104:	78fb      	ldrb	r3, [r7, #3]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	2134      	movs	r1, #52	@ 0x34
 800110a:	fb01 f303 	mul.w	r3, r1, r3
 800110e:	4413      	add	r3, r2
 8001110:	3320      	adds	r3, #32
 8001112:	2203      	movs	r2, #3
 8001114:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001116:	78fb      	ldrb	r3, [r7, #3]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	2134      	movs	r1, #52	@ 0x34
 800111c:	fb01 f303 	mul.w	r3, r1, r3
 8001120:	4413      	add	r3, r2
 8001122:	331a      	adds	r3, #26
 8001124:	7f3a      	ldrb	r2, [r7, #28]
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	e008      	b.n	800113c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800112a:	78fb      	ldrb	r3, [r7, #3]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	2134      	movs	r1, #52	@ 0x34
 8001130:	fb01 f303 	mul.w	r3, r1, r3
 8001134:	4413      	add	r3, r2
 8001136:	3320      	adds	r3, #32
 8001138:	2202      	movs	r2, #2
 800113a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800113c:	787b      	ldrb	r3, [r7, #1]
 800113e:	2b03      	cmp	r3, #3
 8001140:	f200 80c6 	bhi.w	80012d0 <HAL_HCD_HC_SubmitRequest+0x210>
 8001144:	a201      	add	r2, pc, #4	@ (adr r2, 800114c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800114a:	bf00      	nop
 800114c:	0800115d 	.word	0x0800115d
 8001150:	080012bd 	.word	0x080012bd
 8001154:	080011c1 	.word	0x080011c1
 8001158:	0800123f 	.word	0x0800123f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800115c:	7c3b      	ldrb	r3, [r7, #16]
 800115e:	2b01      	cmp	r3, #1
 8001160:	f040 80b8 	bne.w	80012d4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8001164:	78bb      	ldrb	r3, [r7, #2]
 8001166:	2b00      	cmp	r3, #0
 8001168:	f040 80b4 	bne.w	80012d4 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 800116c:	8b3b      	ldrh	r3, [r7, #24]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d108      	bne.n	8001184 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001172:	78fb      	ldrb	r3, [r7, #3]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	2134      	movs	r1, #52	@ 0x34
 8001178:	fb01 f303 	mul.w	r3, r1, r3
 800117c:	4413      	add	r3, r2
 800117e:	3335      	adds	r3, #53	@ 0x35
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	2134      	movs	r1, #52	@ 0x34
 800118a:	fb01 f303 	mul.w	r3, r1, r3
 800118e:	4413      	add	r3, r2
 8001190:	3335      	adds	r3, #53	@ 0x35
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d109      	bne.n	80011ac <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001198:	78fb      	ldrb	r3, [r7, #3]
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	2134      	movs	r1, #52	@ 0x34
 800119e:	fb01 f303 	mul.w	r3, r1, r3
 80011a2:	4413      	add	r3, r2
 80011a4:	3320      	adds	r3, #32
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 80011aa:	e093      	b.n	80012d4 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	2134      	movs	r1, #52	@ 0x34
 80011b2:	fb01 f303 	mul.w	r3, r1, r3
 80011b6:	4413      	add	r3, r2
 80011b8:	3320      	adds	r3, #32
 80011ba:	2202      	movs	r2, #2
 80011bc:	701a      	strb	r2, [r3, #0]
      break;
 80011be:	e089      	b.n	80012d4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80011c0:	78bb      	ldrb	r3, [r7, #2]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d11d      	bne.n	8001202 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80011c6:	78fb      	ldrb	r3, [r7, #3]
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	2134      	movs	r1, #52	@ 0x34
 80011cc:	fb01 f303 	mul.w	r3, r1, r3
 80011d0:	4413      	add	r3, r2
 80011d2:	3335      	adds	r3, #53	@ 0x35
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d109      	bne.n	80011ee <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80011da:	78fb      	ldrb	r3, [r7, #3]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	2134      	movs	r1, #52	@ 0x34
 80011e0:	fb01 f303 	mul.w	r3, r1, r3
 80011e4:	4413      	add	r3, r2
 80011e6:	3320      	adds	r3, #32
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80011ec:	e073      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80011ee:	78fb      	ldrb	r3, [r7, #3]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	2134      	movs	r1, #52	@ 0x34
 80011f4:	fb01 f303 	mul.w	r3, r1, r3
 80011f8:	4413      	add	r3, r2
 80011fa:	3320      	adds	r3, #32
 80011fc:	2202      	movs	r2, #2
 80011fe:	701a      	strb	r2, [r3, #0]
      break;
 8001200:	e069      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001202:	78fb      	ldrb	r3, [r7, #3]
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	2134      	movs	r1, #52	@ 0x34
 8001208:	fb01 f303 	mul.w	r3, r1, r3
 800120c:	4413      	add	r3, r2
 800120e:	3334      	adds	r3, #52	@ 0x34
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d109      	bne.n	800122a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001216:	78fb      	ldrb	r3, [r7, #3]
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	2134      	movs	r1, #52	@ 0x34
 800121c:	fb01 f303 	mul.w	r3, r1, r3
 8001220:	4413      	add	r3, r2
 8001222:	3320      	adds	r3, #32
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
      break;
 8001228:	e055      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800122a:	78fb      	ldrb	r3, [r7, #3]
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	2134      	movs	r1, #52	@ 0x34
 8001230:	fb01 f303 	mul.w	r3, r1, r3
 8001234:	4413      	add	r3, r2
 8001236:	3320      	adds	r3, #32
 8001238:	2202      	movs	r2, #2
 800123a:	701a      	strb	r2, [r3, #0]
      break;
 800123c:	e04b      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800123e:	78bb      	ldrb	r3, [r7, #2]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d11d      	bne.n	8001280 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	2134      	movs	r1, #52	@ 0x34
 800124a:	fb01 f303 	mul.w	r3, r1, r3
 800124e:	4413      	add	r3, r2
 8001250:	3335      	adds	r3, #53	@ 0x35
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d109      	bne.n	800126c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001258:	78fb      	ldrb	r3, [r7, #3]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	2134      	movs	r1, #52	@ 0x34
 800125e:	fb01 f303 	mul.w	r3, r1, r3
 8001262:	4413      	add	r3, r2
 8001264:	3320      	adds	r3, #32
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800126a:	e034      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	2134      	movs	r1, #52	@ 0x34
 8001272:	fb01 f303 	mul.w	r3, r1, r3
 8001276:	4413      	add	r3, r2
 8001278:	3320      	adds	r3, #32
 800127a:	2202      	movs	r2, #2
 800127c:	701a      	strb	r2, [r3, #0]
      break;
 800127e:	e02a      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	2134      	movs	r1, #52	@ 0x34
 8001286:	fb01 f303 	mul.w	r3, r1, r3
 800128a:	4413      	add	r3, r2
 800128c:	3334      	adds	r3, #52	@ 0x34
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d109      	bne.n	80012a8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	2134      	movs	r1, #52	@ 0x34
 800129a:	fb01 f303 	mul.w	r3, r1, r3
 800129e:	4413      	add	r3, r2
 80012a0:	3320      	adds	r3, #32
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
      break;
 80012a6:	e016      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012a8:	78fb      	ldrb	r3, [r7, #3]
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	2134      	movs	r1, #52	@ 0x34
 80012ae:	fb01 f303 	mul.w	r3, r1, r3
 80012b2:	4413      	add	r3, r2
 80012b4:	3320      	adds	r3, #32
 80012b6:	2202      	movs	r2, #2
 80012b8:	701a      	strb	r2, [r3, #0]
      break;
 80012ba:	e00c      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	2134      	movs	r1, #52	@ 0x34
 80012c2:	fb01 f303 	mul.w	r3, r1, r3
 80012c6:	4413      	add	r3, r2
 80012c8:	3320      	adds	r3, #32
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
      break;
 80012ce:	e002      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80012d0:	bf00      	nop
 80012d2:	e000      	b.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80012d4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80012d6:	78fb      	ldrb	r3, [r7, #3]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	2134      	movs	r1, #52	@ 0x34
 80012dc:	fb01 f303 	mul.w	r3, r1, r3
 80012e0:	4413      	add	r3, r2
 80012e2:	3324      	adds	r3, #36	@ 0x24
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80012e8:	78fb      	ldrb	r3, [r7, #3]
 80012ea:	8b3a      	ldrh	r2, [r7, #24]
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	2034      	movs	r0, #52	@ 0x34
 80012f0:	fb00 f303 	mul.w	r3, r0, r3
 80012f4:	440b      	add	r3, r1
 80012f6:	332c      	adds	r3, #44	@ 0x2c
 80012f8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80012fa:	78fb      	ldrb	r3, [r7, #3]
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	2134      	movs	r1, #52	@ 0x34
 8001300:	fb01 f303 	mul.w	r3, r1, r3
 8001304:	4413      	add	r3, r2
 8001306:	3344      	adds	r3, #68	@ 0x44
 8001308:	2200      	movs	r2, #0
 800130a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800130c:	78fb      	ldrb	r3, [r7, #3]
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	2134      	movs	r1, #52	@ 0x34
 8001312:	fb01 f303 	mul.w	r3, r1, r3
 8001316:	4413      	add	r3, r2
 8001318:	3330      	adds	r3, #48	@ 0x30
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	2134      	movs	r1, #52	@ 0x34
 8001324:	fb01 f303 	mul.w	r3, r1, r3
 8001328:	4413      	add	r3, r2
 800132a:	3315      	adds	r3, #21
 800132c:	78fa      	ldrb	r2, [r7, #3]
 800132e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	2134      	movs	r1, #52	@ 0x34
 8001336:	fb01 f303 	mul.w	r3, r1, r3
 800133a:	4413      	add	r3, r2
 800133c:	3345      	adds	r3, #69	@ 0x45
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6818      	ldr	r0, [r3, #0]
 8001346:	78fb      	ldrb	r3, [r7, #3]
 8001348:	2234      	movs	r2, #52	@ 0x34
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	3310      	adds	r3, #16
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	4413      	add	r3, r2
 8001354:	3304      	adds	r3, #4
 8001356:	4619      	mov	r1, r3
 8001358:	f003 f93e 	bl	80045d8 <USB_HC_StartXfer>
 800135c:	4603      	mov	r3, r0
}
 800135e:	4618      	mov	r0, r3
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop

08001368 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fe8b 	bl	800409a <USB_GetMode>
 8001384:	4603      	mov	r3, r0
 8001386:	2b01      	cmp	r3, #1
 8001388:	f040 80fb 	bne.w	8001582 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f002 fe4e 	bl	8004032 <USB_ReadInterrupts>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	f000 80f1 	beq.w	8001580 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f002 fe45 	bl	8004032 <USB_ReadInterrupts>
 80013a8:	4603      	mov	r3, r0
 80013aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80013b2:	d104      	bne.n	80013be <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80013bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f002 fe35 	bl	8004032 <USB_ReadInterrupts>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80013d2:	d104      	bne.n	80013de <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80013dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f002 fe25 	bl	8004032 <USB_ReadInterrupts>
 80013e8:	4603      	mov	r3, r0
 80013ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80013f2:	d104      	bne.n	80013fe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80013fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f002 fe15 	bl	8004032 <USB_ReadInterrupts>
 8001408:	4603      	mov	r3, r0
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b02      	cmp	r3, #2
 8001410:	d103      	bne.n	800141a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2202      	movs	r2, #2
 8001418:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f002 fe07 	bl	8004032 <USB_ReadInterrupts>
 8001424:	4603      	mov	r3, r0
 8001426:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800142a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800142e:	d120      	bne.n	8001472 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001438:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	2b00      	cmp	r3, #0
 8001448:	d113      	bne.n	8001472 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800144a:	2110      	movs	r1, #16
 800144c:	6938      	ldr	r0, [r7, #16]
 800144e:	f002 fcfe 	bl	8003e4e <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001452:	6938      	ldr	r0, [r7, #16]
 8001454:	f002 fd2d 	bl	8003eb2 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	7a5b      	ldrb	r3, [r3, #9]
 800145c:	2b02      	cmp	r3, #2
 800145e:	d105      	bne.n	800146c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2101      	movs	r1, #1
 8001466:	4618      	mov	r0, r3
 8001468:	f002 fee2 	bl	8004230 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f005 fb15 	bl	8006a9c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f002 fddb 	bl	8004032 <USB_ReadInterrupts>
 800147c:	4603      	mov	r3, r0
 800147e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001486:	d102      	bne.n	800148e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f001 f8ba 	bl	8002602 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4618      	mov	r0, r3
 8001494:	f002 fdcd 	bl	8004032 <USB_ReadInterrupts>
 8001498:	4603      	mov	r3, r0
 800149a:	f003 0308 	and.w	r3, r3, #8
 800149e:	2b08      	cmp	r3, #8
 80014a0:	d106      	bne.n	80014b0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f005 fade 	bl	8006a64 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2208      	movs	r2, #8
 80014ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f002 fdbc 	bl	8004032 <USB_ReadInterrupts>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80014c4:	d139      	bne.n	800153a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 f97c 	bl	80047c8 <USB_HC_ReadInterrupt>
 80014d0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80014d2:	2300      	movs	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
 80014d6:	e025      	b.n	8001524 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	fa22 f303 	lsr.w	r3, r2, r3
 80014e4:	f003 0301 	and.w	r3, r3, #1
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d018      	beq.n	800151e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	015a      	lsls	r2, r3, #5
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4413      	add	r3, r2
 80014f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001502:	d106      	bne.n	8001512 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	4619      	mov	r1, r3
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f8ed 	bl	80016ea <HCD_HC_IN_IRQHandler>
 8001510:	e005      	b.n	800151e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	4619      	mov	r1, r3
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 fcfc 	bl	8001f16 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	3301      	adds	r3, #1
 8001522:	617b      	str	r3, [r7, #20]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	795b      	ldrb	r3, [r3, #5]
 8001528:	461a      	mov	r2, r3
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	4293      	cmp	r3, r2
 800152e:	d3d3      	bcc.n	80014d8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001538:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f002 fd77 	bl	8004032 <USB_ReadInterrupts>
 8001544:	4603      	mov	r3, r0
 8001546:	f003 0310 	and.w	r3, r3, #16
 800154a:	2b10      	cmp	r3, #16
 800154c:	d101      	bne.n	8001552 <HAL_HCD_IRQHandler+0x1ea>
 800154e:	2301      	movs	r3, #1
 8001550:	e000      	b.n	8001554 <HAL_HCD_IRQHandler+0x1ec>
 8001552:	2300      	movs	r3, #0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d014      	beq.n	8001582 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	699a      	ldr	r2, [r3, #24]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f022 0210 	bic.w	r2, r2, #16
 8001566:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 ff78 	bl	800245e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	699a      	ldr	r2, [r3, #24]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 0210 	orr.w	r2, r2, #16
 800157c:	619a      	str	r2, [r3, #24]
 800157e:	e000      	b.n	8001582 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001580:	bf00      	nop
    }
  }
}
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001596:	2b01      	cmp	r3, #1
 8001598:	d101      	bne.n	800159e <HAL_HCD_Start+0x16>
 800159a:	2302      	movs	r3, #2
 800159c:	e013      	b.n	80015c6 <HAL_HCD_Start+0x3e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2201      	movs	r2, #1
 80015a2:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2101      	movs	r1, #1
 80015ac:	4618      	mov	r0, r3
 80015ae:	f002 fea6 	bl	80042fe <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f002 fbdb 	bl	8003d72 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d101      	bne.n	80015e4 <HAL_HCD_Stop+0x16>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e00d      	b.n	8001600 <HAL_HCD_Stop+0x32>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f003 fa1a 	bl	8004a2a <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f002 fe48 	bl	80042aa <USB_ResetPort>
 800161a:	4603      	mov	r3, r0
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	460b      	mov	r3, r1
 800162e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	2134      	movs	r1, #52	@ 0x34
 8001636:	fb01 f303 	mul.w	r3, r1, r3
 800163a:	4413      	add	r3, r2
 800163c:	3344      	adds	r3, #68	@ 0x44
 800163e:	781b      	ldrb	r3, [r3, #0]
}
 8001640:	4618      	mov	r0, r3
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001658:	78fb      	ldrb	r3, [r7, #3]
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	2134      	movs	r1, #52	@ 0x34
 800165e:	fb01 f303 	mul.w	r3, r1, r3
 8001662:	4413      	add	r3, r2
 8001664:	3330      	adds	r3, #48	@ 0x30
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f002 fe8c 	bl	800439e <USB_GetCurrentFrame>
 8001686:	4603      	mov	r3, r0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f002 fe67 	bl	8004370 <USB_GetHostSpeed>
 80016a2:	4603      	mov	r3, r0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	2134      	movs	r1, #52	@ 0x34
 80016be:	fb01 f303 	mul.w	r3, r1, r3
 80016c2:	4413      	add	r3, r2
 80016c4:	331c      	adds	r3, #28
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80016ca:	78fb      	ldrb	r3, [r7, #3]
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	2134      	movs	r1, #52	@ 0x34
 80016d0:	fb01 f303 	mul.w	r3, r1, r3
 80016d4:	4413      	add	r3, r2
 80016d6:	331b      	adds	r3, #27
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	460b      	mov	r3, r1
 80016f4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	78fa      	ldrb	r2, [r7, #3]
 8001706:	4611      	mov	r1, r2
 8001708:	4618      	mov	r0, r3
 800170a:	f002 fca5 	bl	8004058 <USB_ReadChInterrupts>
 800170e:	4603      	mov	r3, r0
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b04      	cmp	r3, #4
 8001716:	d119      	bne.n	800174c <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001718:	78fb      	ldrb	r3, [r7, #3]
 800171a:	015a      	lsls	r2, r3, #5
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	4413      	add	r3, r2
 8001720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001724:	461a      	mov	r2, r3
 8001726:	2304      	movs	r3, #4
 8001728:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800172a:	78fb      	ldrb	r3, [r7, #3]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	2134      	movs	r1, #52	@ 0x34
 8001730:	fb01 f303 	mul.w	r3, r1, r3
 8001734:	4413      	add	r3, r2
 8001736:	3345      	adds	r3, #69	@ 0x45
 8001738:	2207      	movs	r2, #7
 800173a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	78fa      	ldrb	r2, [r7, #3]
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f003 f850 	bl	80047ea <USB_HC_Halt>
 800174a:	e09a      	b.n	8001882 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	78fa      	ldrb	r2, [r7, #3]
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f002 fc7f 	bl	8004058 <USB_ReadChInterrupts>
 800175a:	4603      	mov	r3, r0
 800175c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001764:	d11a      	bne.n	800179c <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001766:	78fb      	ldrb	r3, [r7, #3]
 8001768:	015a      	lsls	r2, r3, #5
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	4413      	add	r3, r2
 800176e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001772:	461a      	mov	r2, r3
 8001774:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001778:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800177a:	78fb      	ldrb	r3, [r7, #3]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	2134      	movs	r1, #52	@ 0x34
 8001780:	fb01 f303 	mul.w	r3, r1, r3
 8001784:	4413      	add	r3, r2
 8001786:	3345      	adds	r3, #69	@ 0x45
 8001788:	2208      	movs	r2, #8
 800178a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	78fa      	ldrb	r2, [r7, #3]
 8001792:	4611      	mov	r1, r2
 8001794:	4618      	mov	r0, r3
 8001796:	f003 f828 	bl	80047ea <USB_HC_Halt>
 800179a:	e072      	b.n	8001882 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	78fa      	ldrb	r2, [r7, #3]
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f002 fc57 	bl	8004058 <USB_ReadChInterrupts>
 80017aa:	4603      	mov	r3, r0
 80017ac:	f003 0308 	and.w	r3, r3, #8
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d119      	bne.n	80017e8 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	015a      	lsls	r2, r3, #5
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	4413      	add	r3, r2
 80017bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80017c0:	461a      	mov	r2, r3
 80017c2:	2308      	movs	r3, #8
 80017c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	2134      	movs	r1, #52	@ 0x34
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	3345      	adds	r3, #69	@ 0x45
 80017d4:	2206      	movs	r2, #6
 80017d6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	78fa      	ldrb	r2, [r7, #3]
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f003 f802 	bl	80047ea <USB_HC_Halt>
 80017e6:	e04c      	b.n	8001882 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	78fa      	ldrb	r2, [r7, #3]
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f002 fc31 	bl	8004058 <USB_ReadChInterrupts>
 80017f6:	4603      	mov	r3, r0
 80017f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001800:	d11a      	bne.n	8001838 <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001802:	78fb      	ldrb	r3, [r7, #3]
 8001804:	015a      	lsls	r2, r3, #5
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	4413      	add	r3, r2
 800180a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800180e:	461a      	mov	r2, r3
 8001810:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001814:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	2134      	movs	r1, #52	@ 0x34
 800181c:	fb01 f303 	mul.w	r3, r1, r3
 8001820:	4413      	add	r3, r2
 8001822:	3345      	adds	r3, #69	@ 0x45
 8001824:	2209      	movs	r2, #9
 8001826:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	78fa      	ldrb	r2, [r7, #3]
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f002 ffda 	bl	80047ea <USB_HC_Halt>
 8001836:	e024      	b.n	8001882 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	78fa      	ldrb	r2, [r7, #3]
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f002 fc09 	bl	8004058 <USB_ReadChInterrupts>
 8001846:	4603      	mov	r3, r0
 8001848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800184c:	2b80      	cmp	r3, #128	@ 0x80
 800184e:	d118      	bne.n	8001882 <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	015a      	lsls	r2, r3, #5
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	4413      	add	r3, r2
 8001858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800185c:	461a      	mov	r2, r3
 800185e:	2380      	movs	r3, #128	@ 0x80
 8001860:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001862:	78fb      	ldrb	r3, [r7, #3]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	2134      	movs	r1, #52	@ 0x34
 8001868:	fb01 f303 	mul.w	r3, r1, r3
 800186c:	4413      	add	r3, r2
 800186e:	3345      	adds	r3, #69	@ 0x45
 8001870:	2207      	movs	r2, #7
 8001872:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	78fa      	ldrb	r2, [r7, #3]
 800187a:	4611      	mov	r1, r2
 800187c:	4618      	mov	r0, r3
 800187e:	f002 ffb4 	bl	80047ea <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	78fa      	ldrb	r2, [r7, #3]
 8001888:	4611      	mov	r1, r2
 800188a:	4618      	mov	r0, r3
 800188c:	f002 fbe4 	bl	8004058 <USB_ReadChInterrupts>
 8001890:	4603      	mov	r3, r0
 8001892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800189a:	d111      	bne.n	80018c0 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	78fa      	ldrb	r2, [r7, #3]
 80018a2:	4611      	mov	r1, r2
 80018a4:	4618      	mov	r0, r3
 80018a6:	f002 ffa0 	bl	80047ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80018aa:	78fb      	ldrb	r3, [r7, #3]
 80018ac:	015a      	lsls	r2, r3, #5
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	4413      	add	r3, r2
 80018b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80018b6:	461a      	mov	r2, r3
 80018b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018bc:	6093      	str	r3, [r2, #8]
 80018be:	e327      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	78fa      	ldrb	r2, [r7, #3]
 80018c6:	4611      	mov	r1, r2
 80018c8:	4618      	mov	r0, r3
 80018ca:	f002 fbc5 	bl	8004058 <USB_ReadChInterrupts>
 80018ce:	4603      	mov	r3, r0
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	f040 80c9 	bne.w	8001a6c <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 80018da:	78fb      	ldrb	r3, [r7, #3]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	2134      	movs	r1, #52	@ 0x34
 80018e0:	fb01 f303 	mul.w	r3, r1, r3
 80018e4:	4413      	add	r3, r2
 80018e6:	3345      	adds	r3, #69	@ 0x45
 80018e8:	2201      	movs	r2, #1
 80018ea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80018ec:	78fb      	ldrb	r3, [r7, #3]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	2134      	movs	r1, #52	@ 0x34
 80018f2:	fb01 f303 	mul.w	r3, r1, r3
 80018f6:	4413      	add	r3, r2
 80018f8:	3340      	adds	r3, #64	@ 0x40
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	015a      	lsls	r2, r3, #5
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4413      	add	r3, r2
 8001906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800190a:	461a      	mov	r2, r3
 800190c:	2301      	movs	r3, #1
 800190e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	2134      	movs	r1, #52	@ 0x34
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4413      	add	r3, r2
 800191c:	331d      	adds	r3, #29
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d009      	beq.n	8001938 <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001924:	78fb      	ldrb	r3, [r7, #3]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	2134      	movs	r1, #52	@ 0x34
 800192a:	fb01 f303 	mul.w	r3, r1, r3
 800192e:	4413      	add	r3, r2
 8001930:	331d      	adds	r3, #29
 8001932:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001934:	2b02      	cmp	r3, #2
 8001936:	d110      	bne.n	800195a <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	78fa      	ldrb	r2, [r7, #3]
 800193e:	4611      	mov	r1, r2
 8001940:	4618      	mov	r0, r3
 8001942:	f002 ff52 	bl	80047ea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001946:	78fb      	ldrb	r3, [r7, #3]
 8001948:	015a      	lsls	r2, r3, #5
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	4413      	add	r3, r2
 800194e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001952:	461a      	mov	r2, r3
 8001954:	2310      	movs	r3, #16
 8001956:	6093      	str	r3, [r2, #8]
 8001958:	e039      	b.n	80019ce <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	2134      	movs	r1, #52	@ 0x34
 8001960:	fb01 f303 	mul.w	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	331d      	adds	r3, #29
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b03      	cmp	r3, #3
 800196c:	d009      	beq.n	8001982 <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800196e:	78fb      	ldrb	r3, [r7, #3]
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	2134      	movs	r1, #52	@ 0x34
 8001974:	fb01 f303 	mul.w	r3, r1, r3
 8001978:	4413      	add	r3, r2
 800197a:	331d      	adds	r3, #29
 800197c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800197e:	2b01      	cmp	r3, #1
 8001980:	d125      	bne.n	80019ce <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	015a      	lsls	r2, r3, #5
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	4413      	add	r3, r2
 800198a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	0151      	lsls	r1, r2, #5
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	440a      	add	r2, r1
 8001998:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800199c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019a0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	2134      	movs	r1, #52	@ 0x34
 80019a8:	fb01 f303 	mul.w	r3, r1, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	3344      	adds	r3, #68	@ 0x44
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	2134      	movs	r1, #52	@ 0x34
 80019ba:	fb01 f303 	mul.w	r3, r1, r3
 80019be:	4413      	add	r3, r2
 80019c0:	3344      	adds	r3, #68	@ 0x44
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	78fb      	ldrb	r3, [r7, #3]
 80019c6:	4619      	mov	r1, r3
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f005 f875 	bl	8006ab8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	799b      	ldrb	r3, [r3, #6]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d135      	bne.n	8001a42 <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80019d6:	78fb      	ldrb	r3, [r7, #3]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	2134      	movs	r1, #52	@ 0x34
 80019dc:	fb01 f303 	mul.w	r3, r1, r3
 80019e0:	4413      	add	r3, r2
 80019e2:	3330      	adds	r3, #48	@ 0x30
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	2034      	movs	r0, #52	@ 0x34
 80019ec:	fb00 f202 	mul.w	r2, r0, r2
 80019f0:	440a      	add	r2, r1
 80019f2:	321e      	adds	r2, #30
 80019f4:	8812      	ldrh	r2, [r2, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	3b01      	subs	r3, #1
 80019fa:	78fa      	ldrb	r2, [r7, #3]
 80019fc:	6879      	ldr	r1, [r7, #4]
 80019fe:	2034      	movs	r0, #52	@ 0x34
 8001a00:	fb00 f202 	mul.w	r2, r0, r2
 8001a04:	440a      	add	r2, r1
 8001a06:	321e      	adds	r2, #30
 8001a08:	8812      	ldrh	r2, [r2, #0]
 8001a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 827c 	beq.w	8001f10 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001a18:	78fb      	ldrb	r3, [r7, #3]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	2134      	movs	r1, #52	@ 0x34
 8001a1e:	fb01 f303 	mul.w	r3, r1, r3
 8001a22:	4413      	add	r3, r2
 8001a24:	3334      	adds	r3, #52	@ 0x34
 8001a26:	781a      	ldrb	r2, [r3, #0]
 8001a28:	78fb      	ldrb	r3, [r7, #3]
 8001a2a:	f082 0201 	eor.w	r2, r2, #1
 8001a2e:	b2d0      	uxtb	r0, r2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	2134      	movs	r1, #52	@ 0x34
 8001a34:	fb01 f303 	mul.w	r3, r1, r3
 8001a38:	4413      	add	r3, r2
 8001a3a:	3334      	adds	r3, #52	@ 0x34
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	701a      	strb	r2, [r3, #0]
 8001a40:	e266      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001a42:	78fb      	ldrb	r3, [r7, #3]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	2134      	movs	r1, #52	@ 0x34
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	3334      	adds	r3, #52	@ 0x34
 8001a50:	781a      	ldrb	r2, [r3, #0]
 8001a52:	78fb      	ldrb	r3, [r7, #3]
 8001a54:	f082 0201 	eor.w	r2, r2, #1
 8001a58:	b2d0      	uxtb	r0, r2
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	2134      	movs	r1, #52	@ 0x34
 8001a5e:	fb01 f303 	mul.w	r3, r1, r3
 8001a62:	4413      	add	r3, r2
 8001a64:	3334      	adds	r3, #52	@ 0x34
 8001a66:	4602      	mov	r2, r0
 8001a68:	701a      	strb	r2, [r3, #0]
 8001a6a:	e251      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f002 faef 	bl	8004058 <USB_ReadChInterrupts>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	f003 0320 	and.w	r3, r3, #32
 8001a80:	2b20      	cmp	r3, #32
 8001a82:	d112      	bne.n	8001aaa <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001a84:	78fb      	ldrb	r3, [r7, #3]
 8001a86:	015a      	lsls	r2, r3, #5
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a90:	461a      	mov	r2, r3
 8001a92:	2320      	movs	r3, #32
 8001a94:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 8001a96:	78fb      	ldrb	r3, [r7, #3]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	2134      	movs	r1, #52	@ 0x34
 8001a9c:	fb01 f303 	mul.w	r3, r1, r3
 8001aa0:	4413      	add	r3, r2
 8001aa2:	333c      	adds	r3, #60	@ 0x3c
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e232      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	78fa      	ldrb	r2, [r7, #3]
 8001ab0:	4611      	mov	r1, r2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 fad0 	bl	8004058 <USB_ReadChInterrupts>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	f040 818d 	bne.w	8001dde <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001ac4:	78fb      	ldrb	r3, [r7, #3]
 8001ac6:	015a      	lsls	r2, r3, #5
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4413      	add	r3, r2
 8001acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 8001ad6:	78fb      	ldrb	r3, [r7, #3]
 8001ad8:	015a      	lsls	r2, r3, #5
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	4413      	add	r3, r2
 8001ade:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f040 820c 	bne.w	8001f0a <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001af2:	78fb      	ldrb	r3, [r7, #3]
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	2134      	movs	r1, #52	@ 0x34
 8001af8:	fb01 f303 	mul.w	r3, r1, r3
 8001afc:	4413      	add	r3, r2
 8001afe:	3345      	adds	r3, #69	@ 0x45
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d112      	bne.n	8001b2c <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b06:	78fb      	ldrb	r3, [r7, #3]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	2134      	movs	r1, #52	@ 0x34
 8001b0c:	fb01 f303 	mul.w	r3, r1, r3
 8001b10:	4413      	add	r3, r2
 8001b12:	3345      	adds	r3, #69	@ 0x45
 8001b14:	2202      	movs	r2, #2
 8001b16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001b18:	78fb      	ldrb	r3, [r7, #3]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	2134      	movs	r1, #52	@ 0x34
 8001b1e:	fb01 f303 	mul.w	r3, r1, r3
 8001b22:	4413      	add	r3, r2
 8001b24:	3344      	adds	r3, #68	@ 0x44
 8001b26:	2201      	movs	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	e14a      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	2134      	movs	r1, #52	@ 0x34
 8001b32:	fb01 f303 	mul.w	r3, r1, r3
 8001b36:	4413      	add	r3, r2
 8001b38:	3345      	adds	r3, #69	@ 0x45
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b06      	cmp	r3, #6
 8001b3e:	d112      	bne.n	8001b66 <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	2134      	movs	r1, #52	@ 0x34
 8001b46:	fb01 f303 	mul.w	r3, r1, r3
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3345      	adds	r3, #69	@ 0x45
 8001b4e:	2202      	movs	r2, #2
 8001b50:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001b52:	78fb      	ldrb	r3, [r7, #3]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	2134      	movs	r1, #52	@ 0x34
 8001b58:	fb01 f303 	mul.w	r3, r1, r3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3344      	adds	r3, #68	@ 0x44
 8001b60:	2205      	movs	r2, #5
 8001b62:	701a      	strb	r2, [r3, #0]
 8001b64:	e12d      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001b66:	78fb      	ldrb	r3, [r7, #3]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	2134      	movs	r1, #52	@ 0x34
 8001b6c:	fb01 f303 	mul.w	r3, r1, r3
 8001b70:	4413      	add	r3, r2
 8001b72:	3345      	adds	r3, #69	@ 0x45
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b07      	cmp	r3, #7
 8001b78:	d009      	beq.n	8001b8e <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	2134      	movs	r1, #52	@ 0x34
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	4413      	add	r3, r2
 8001b86:	3345      	adds	r3, #69	@ 0x45
 8001b88:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001b8a:	2b09      	cmp	r3, #9
 8001b8c:	d16d      	bne.n	8001c6a <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b8e:	78fb      	ldrb	r3, [r7, #3]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	2134      	movs	r1, #52	@ 0x34
 8001b94:	fb01 f303 	mul.w	r3, r1, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	3345      	adds	r3, #69	@ 0x45
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	2234      	movs	r2, #52	@ 0x34
 8001ba6:	fb03 f202 	mul.w	r2, r3, r2
 8001baa:	440a      	add	r2, r1
 8001bac:	3240      	adds	r2, #64	@ 0x40
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	3201      	adds	r2, #1
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	2034      	movs	r0, #52	@ 0x34
 8001bb6:	fb00 f303 	mul.w	r3, r0, r3
 8001bba:	440b      	add	r3, r1
 8001bbc:	3340      	adds	r3, #64	@ 0x40
 8001bbe:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	2134      	movs	r1, #52	@ 0x34
 8001bc6:	fb01 f303 	mul.w	r3, r1, r3
 8001bca:	4413      	add	r3, r2
 8001bcc:	3340      	adds	r3, #64	@ 0x40
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d912      	bls.n	8001bfa <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001bd4:	78fb      	ldrb	r3, [r7, #3]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	2134      	movs	r1, #52	@ 0x34
 8001bda:	fb01 f303 	mul.w	r3, r1, r3
 8001bde:	4413      	add	r3, r2
 8001be0:	3340      	adds	r3, #64	@ 0x40
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001be6:	78fb      	ldrb	r3, [r7, #3]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	2134      	movs	r1, #52	@ 0x34
 8001bec:	fb01 f303 	mul.w	r3, r1, r3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3344      	adds	r3, #68	@ 0x44
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001bf8:	e0e2      	b.n	8001dc0 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	2134      	movs	r1, #52	@ 0x34
 8001c00:	fb01 f303 	mul.w	r3, r1, r3
 8001c04:	4413      	add	r3, r2
 8001c06:	3344      	adds	r3, #68	@ 0x44
 8001c08:	2202      	movs	r2, #2
 8001c0a:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	2134      	movs	r1, #52	@ 0x34
 8001c12:	fb01 f303 	mul.w	r3, r1, r3
 8001c16:	4413      	add	r3, r2
 8001c18:	331d      	adds	r3, #29
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d00a      	beq.n	8001c36 <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001c20:	78fb      	ldrb	r3, [r7, #3]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	2134      	movs	r1, #52	@ 0x34
 8001c26:	fb01 f303 	mul.w	r3, r1, r3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	331d      	adds	r3, #29
 8001c2e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	f040 80c5 	bne.w	8001dc0 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001c36:	78fb      	ldrb	r3, [r7, #3]
 8001c38:	015a      	lsls	r2, r3, #5
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001c4c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c54:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001c56:	78fb      	ldrb	r3, [r7, #3]
 8001c58:	015a      	lsls	r2, r3, #5
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c62:	461a      	mov	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001c68:	e0aa      	b.n	8001dc0 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8001c6a:	78fb      	ldrb	r3, [r7, #3]
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	2134      	movs	r1, #52	@ 0x34
 8001c70:	fb01 f303 	mul.w	r3, r1, r3
 8001c74:	4413      	add	r3, r2
 8001c76:	3345      	adds	r3, #69	@ 0x45
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b05      	cmp	r3, #5
 8001c7c:	d109      	bne.n	8001c92 <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001c7e:	78fb      	ldrb	r3, [r7, #3]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	2134      	movs	r1, #52	@ 0x34
 8001c84:	fb01 f303 	mul.w	r3, r1, r3
 8001c88:	4413      	add	r3, r2
 8001c8a:	3345      	adds	r3, #69	@ 0x45
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	701a      	strb	r2, [r3, #0]
 8001c90:	e097      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8001c92:	78fb      	ldrb	r3, [r7, #3]
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	2134      	movs	r1, #52	@ 0x34
 8001c98:	fb01 f303 	mul.w	r3, r1, r3
 8001c9c:	4413      	add	r3, r2
 8001c9e:	3345      	adds	r3, #69	@ 0x45
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	d109      	bne.n	8001cba <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001ca6:	78fb      	ldrb	r3, [r7, #3]
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	2134      	movs	r1, #52	@ 0x34
 8001cac:	fb01 f303 	mul.w	r3, r1, r3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3345      	adds	r3, #69	@ 0x45
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	701a      	strb	r2, [r3, #0]
 8001cb8:	e083      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8001cba:	78fb      	ldrb	r3, [r7, #3]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	2134      	movs	r1, #52	@ 0x34
 8001cc0:	fb01 f303 	mul.w	r3, r1, r3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3345      	adds	r3, #69	@ 0x45
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b04      	cmp	r3, #4
 8001ccc:	d13f      	bne.n	8001d4e <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001cce:	78fb      	ldrb	r3, [r7, #3]
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	2134      	movs	r1, #52	@ 0x34
 8001cd4:	fb01 f303 	mul.w	r3, r1, r3
 8001cd8:	4413      	add	r3, r2
 8001cda:	3345      	adds	r3, #69	@ 0x45
 8001cdc:	2202      	movs	r2, #2
 8001cde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	2134      	movs	r1, #52	@ 0x34
 8001ce6:	fb01 f303 	mul.w	r3, r1, r3
 8001cea:	4413      	add	r3, r2
 8001cec:	3344      	adds	r3, #68	@ 0x44
 8001cee:	2202      	movs	r2, #2
 8001cf0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001cf2:	78fb      	ldrb	r3, [r7, #3]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	2134      	movs	r1, #52	@ 0x34
 8001cf8:	fb01 f303 	mul.w	r3, r1, r3
 8001cfc:	4413      	add	r3, r2
 8001cfe:	331d      	adds	r3, #29
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d009      	beq.n	8001d1a <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001d06:	78fb      	ldrb	r3, [r7, #3]
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	2134      	movs	r1, #52	@ 0x34
 8001d0c:	fb01 f303 	mul.w	r3, r1, r3
 8001d10:	4413      	add	r3, r2
 8001d12:	331d      	adds	r3, #29
 8001d14:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d153      	bne.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001d1a:	78fb      	ldrb	r3, [r7, #3]
 8001d1c:	015a      	lsls	r2, r3, #5
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	4413      	add	r3, r2
 8001d22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001d30:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001d38:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001d3a:	78fb      	ldrb	r3, [r7, #3]
 8001d3c:	015a      	lsls	r2, r3, #5
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4413      	add	r3, r2
 8001d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	e039      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8001d4e:	78fb      	ldrb	r3, [r7, #3]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	2134      	movs	r1, #52	@ 0x34
 8001d54:	fb01 f303 	mul.w	r3, r1, r3
 8001d58:	4413      	add	r3, r2
 8001d5a:	3345      	adds	r3, #69	@ 0x45
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d122      	bne.n	8001da8 <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001d62:	78fb      	ldrb	r3, [r7, #3]
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	2134      	movs	r1, #52	@ 0x34
 8001d68:	fb01 f303 	mul.w	r3, r1, r3
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3345      	adds	r3, #69	@ 0x45
 8001d70:	2202      	movs	r2, #2
 8001d72:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001d74:	78fb      	ldrb	r3, [r7, #3]
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	2234      	movs	r2, #52	@ 0x34
 8001d7a:	fb03 f202 	mul.w	r2, r3, r2
 8001d7e:	440a      	add	r2, r1
 8001d80:	3240      	adds	r2, #64	@ 0x40
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	3201      	adds	r2, #1
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	2034      	movs	r0, #52	@ 0x34
 8001d8a:	fb00 f303 	mul.w	r3, r0, r3
 8001d8e:	440b      	add	r3, r1
 8001d90:	3340      	adds	r3, #64	@ 0x40
 8001d92:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8001d94:	78fb      	ldrb	r3, [r7, #3]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	2134      	movs	r1, #52	@ 0x34
 8001d9a:	fb01 f303 	mul.w	r3, r1, r3
 8001d9e:	4413      	add	r3, r2
 8001da0:	3344      	adds	r3, #68	@ 0x44
 8001da2:	2204      	movs	r2, #4
 8001da4:	701a      	strb	r2, [r3, #0]
 8001da6:	e00c      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8001da8:	78fb      	ldrb	r3, [r7, #3]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	2134      	movs	r1, #52	@ 0x34
 8001dae:	fb01 f303 	mul.w	r3, r1, r3
 8001db2:	4413      	add	r3, r2
 8001db4:	3345      	adds	r3, #69	@ 0x45
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	f000 80a8 	beq.w	8001f0e <HCD_HC_IN_IRQHandler+0x824>
 8001dbe:	e000      	b.n	8001dc2 <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001dc0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001dc2:	78fb      	ldrb	r3, [r7, #3]
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	2134      	movs	r1, #52	@ 0x34
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	3344      	adds	r3, #68	@ 0x44
 8001dd0:	781a      	ldrb	r2, [r3, #0]
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f004 fe6e 	bl	8006ab8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001ddc:	e098      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	78fa      	ldrb	r2, [r7, #3]
 8001de4:	4611      	mov	r1, r2
 8001de6:	4618      	mov	r0, r3
 8001de8:	f002 f936 	bl	8004058 <USB_ReadChInterrupts>
 8001dec:	4603      	mov	r3, r0
 8001dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001df2:	2b40      	cmp	r3, #64	@ 0x40
 8001df4:	d122      	bne.n	8001e3c <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8001df6:	78fb      	ldrb	r3, [r7, #3]
 8001df8:	015a      	lsls	r2, r3, #5
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e02:	461a      	mov	r2, r3
 8001e04:	2340      	movs	r3, #64	@ 0x40
 8001e06:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8001e08:	78fb      	ldrb	r3, [r7, #3]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	2134      	movs	r1, #52	@ 0x34
 8001e0e:	fb01 f303 	mul.w	r3, r1, r3
 8001e12:	4413      	add	r3, r2
 8001e14:	3345      	adds	r3, #69	@ 0x45
 8001e16:	2205      	movs	r2, #5
 8001e18:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001e1a:	78fb      	ldrb	r3, [r7, #3]
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	2134      	movs	r1, #52	@ 0x34
 8001e20:	fb01 f303 	mul.w	r3, r1, r3
 8001e24:	4413      	add	r3, r2
 8001e26:	3340      	adds	r3, #64	@ 0x40
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	78fa      	ldrb	r2, [r7, #3]
 8001e32:	4611      	mov	r1, r2
 8001e34:	4618      	mov	r0, r3
 8001e36:	f002 fcd8 	bl	80047ea <USB_HC_Halt>
 8001e3a:	e069      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	78fa      	ldrb	r2, [r7, #3]
 8001e42:	4611      	mov	r1, r2
 8001e44:	4618      	mov	r0, r3
 8001e46:	f002 f907 	bl	8004058 <USB_ReadChInterrupts>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2b10      	cmp	r3, #16
 8001e52:	d15d      	bne.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001e54:	78fb      	ldrb	r3, [r7, #3]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	2134      	movs	r1, #52	@ 0x34
 8001e5a:	fb01 f303 	mul.w	r3, r1, r3
 8001e5e:	4413      	add	r3, r2
 8001e60:	331d      	adds	r3, #29
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b03      	cmp	r3, #3
 8001e66:	d119      	bne.n	8001e9c <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001e68:	78fb      	ldrb	r3, [r7, #3]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	2134      	movs	r1, #52	@ 0x34
 8001e6e:	fb01 f303 	mul.w	r3, r1, r3
 8001e72:	4413      	add	r3, r2
 8001e74:	3340      	adds	r3, #64	@ 0x40
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8001e7a:	78fb      	ldrb	r3, [r7, #3]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	2134      	movs	r1, #52	@ 0x34
 8001e80:	fb01 f303 	mul.w	r3, r1, r3
 8001e84:	4413      	add	r3, r2
 8001e86:	3345      	adds	r3, #69	@ 0x45
 8001e88:	2204      	movs	r2, #4
 8001e8a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	78fa      	ldrb	r2, [r7, #3]
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f002 fca8 	bl	80047ea <USB_HC_Halt>
 8001e9a:	e02c      	b.n	8001ef6 <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	2134      	movs	r1, #52	@ 0x34
 8001ea2:	fb01 f303 	mul.w	r3, r1, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	331d      	adds	r3, #29
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d009      	beq.n	8001ec4 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001eb0:	78fb      	ldrb	r3, [r7, #3]
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	2134      	movs	r1, #52	@ 0x34
 8001eb6:	fb01 f303 	mul.w	r3, r1, r3
 8001eba:	4413      	add	r3, r2
 8001ebc:	331d      	adds	r3, #29
 8001ebe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d118      	bne.n	8001ef6 <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001ec4:	78fb      	ldrb	r3, [r7, #3]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	2134      	movs	r1, #52	@ 0x34
 8001eca:	fb01 f303 	mul.w	r3, r1, r3
 8001ece:	4413      	add	r3, r2
 8001ed0:	3340      	adds	r3, #64	@ 0x40
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8001ed6:	78fb      	ldrb	r3, [r7, #3]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	2134      	movs	r1, #52	@ 0x34
 8001edc:	fb01 f303 	mul.w	r3, r1, r3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3345      	adds	r3, #69	@ 0x45
 8001ee4:	2204      	movs	r2, #4
 8001ee6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	78fa      	ldrb	r2, [r7, #3]
 8001eee:	4611      	mov	r1, r2
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f002 fc7a 	bl	80047ea <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001ef6:	78fb      	ldrb	r3, [r7, #3]
 8001ef8:	015a      	lsls	r2, r3, #5
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	4413      	add	r3, r2
 8001efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f02:	461a      	mov	r2, r3
 8001f04:	2310      	movs	r3, #16
 8001f06:	6093      	str	r3, [r2, #8]
 8001f08:	e002      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
      return;
 8001f0a:	bf00      	nop
 8001f0c:	e000      	b.n	8001f10 <HCD_HC_IN_IRQHandler+0x826>
        return;
 8001f0e:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b086      	sub	sp, #24
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	4611      	mov	r1, r2
 8001f34:	4618      	mov	r0, r3
 8001f36:	f002 f88f 	bl	8004058 <USB_ReadChInterrupts>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d119      	bne.n	8001f78 <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f44:	78fb      	ldrb	r3, [r7, #3]
 8001f46:	015a      	lsls	r2, r3, #5
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f50:	461a      	mov	r2, r3
 8001f52:	2304      	movs	r3, #4
 8001f54:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f56:	78fb      	ldrb	r3, [r7, #3]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	2134      	movs	r1, #52	@ 0x34
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	3345      	adds	r3, #69	@ 0x45
 8001f64:	2207      	movs	r2, #7
 8001f66:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	78fa      	ldrb	r2, [r7, #3]
 8001f6e:	4611      	mov	r1, r2
 8001f70:	4618      	mov	r0, r3
 8001f72:	f002 fc3a 	bl	80047ea <USB_HC_Halt>
 8001f76:	e26f      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	78fa      	ldrb	r2, [r7, #3]
 8001f7e:	4611      	mov	r1, r2
 8001f80:	4618      	mov	r0, r3
 8001f82:	f002 f869 	bl	8004058 <USB_ReadChInterrupts>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f003 0320 	and.w	r3, r3, #32
 8001f8c:	2b20      	cmp	r3, #32
 8001f8e:	d109      	bne.n	8001fa4 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	015a      	lsls	r2, r3, #5
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2320      	movs	r3, #32
 8001fa0:	6093      	str	r3, [r2, #8]
 8001fa2:	e259      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	78fa      	ldrb	r2, [r7, #3]
 8001faa:	4611      	mov	r1, r2
 8001fac:	4618      	mov	r0, r3
 8001fae:	f002 f853 	bl	8004058 <USB_ReadChInterrupts>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fbc:	d111      	bne.n	8001fe2 <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001fbe:	78fb      	ldrb	r3, [r7, #3]
 8001fc0:	015a      	lsls	r2, r3, #5
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fca:	461a      	mov	r2, r3
 8001fcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fd0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	78fa      	ldrb	r2, [r7, #3]
 8001fd8:	4611      	mov	r1, r2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f002 fc05 	bl	80047ea <USB_HC_Halt>
 8001fe0:	e23a      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	78fa      	ldrb	r2, [r7, #3]
 8001fe8:	4611      	mov	r1, r2
 8001fea:	4618      	mov	r0, r3
 8001fec:	f002 f834 	bl	8004058 <USB_ReadChInterrupts>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d122      	bne.n	8002040 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8001ffa:	78fb      	ldrb	r3, [r7, #3]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	2134      	movs	r1, #52	@ 0x34
 8002000:	fb01 f303 	mul.w	r3, r1, r3
 8002004:	4413      	add	r3, r2
 8002006:	3340      	adds	r3, #64	@ 0x40
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800200c:	78fb      	ldrb	r3, [r7, #3]
 800200e:	015a      	lsls	r2, r3, #5
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	4413      	add	r3, r2
 8002014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002018:	461a      	mov	r2, r3
 800201a:	2301      	movs	r3, #1
 800201c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800201e:	78fb      	ldrb	r3, [r7, #3]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	2134      	movs	r1, #52	@ 0x34
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	4413      	add	r3, r2
 800202a:	3345      	adds	r3, #69	@ 0x45
 800202c:	2201      	movs	r2, #1
 800202e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	78fa      	ldrb	r2, [r7, #3]
 8002036:	4611      	mov	r1, r2
 8002038:	4618      	mov	r0, r3
 800203a:	f002 fbd6 	bl	80047ea <USB_HC_Halt>
 800203e:	e20b      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	78fa      	ldrb	r2, [r7, #3]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f002 f805 	bl	8004058 <USB_ReadChInterrupts>
 800204e:	4603      	mov	r3, r0
 8002050:	f003 0308 	and.w	r3, r3, #8
 8002054:	2b08      	cmp	r3, #8
 8002056:	d119      	bne.n	800208c <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002058:	78fb      	ldrb	r3, [r7, #3]
 800205a:	015a      	lsls	r2, r3, #5
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	4413      	add	r3, r2
 8002060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002064:	461a      	mov	r2, r3
 8002066:	2308      	movs	r3, #8
 8002068:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800206a:	78fb      	ldrb	r3, [r7, #3]
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	2134      	movs	r1, #52	@ 0x34
 8002070:	fb01 f303 	mul.w	r3, r1, r3
 8002074:	4413      	add	r3, r2
 8002076:	3345      	adds	r3, #69	@ 0x45
 8002078:	2206      	movs	r2, #6
 800207a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	78fa      	ldrb	r2, [r7, #3]
 8002082:	4611      	mov	r1, r2
 8002084:	4618      	mov	r0, r3
 8002086:	f002 fbb0 	bl	80047ea <USB_HC_Halt>
 800208a:	e1e5      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	78fa      	ldrb	r2, [r7, #3]
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f001 ffdf 	bl	8004058 <USB_ReadChInterrupts>
 800209a:	4603      	mov	r3, r0
 800209c:	f003 0310 	and.w	r3, r3, #16
 80020a0:	2b10      	cmp	r3, #16
 80020a2:	d122      	bne.n	80020ea <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	2134      	movs	r1, #52	@ 0x34
 80020aa:	fb01 f303 	mul.w	r3, r1, r3
 80020ae:	4413      	add	r3, r2
 80020b0:	3340      	adds	r3, #64	@ 0x40
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	2134      	movs	r1, #52	@ 0x34
 80020bc:	fb01 f303 	mul.w	r3, r1, r3
 80020c0:	4413      	add	r3, r2
 80020c2:	3345      	adds	r3, #69	@ 0x45
 80020c4:	2204      	movs	r2, #4
 80020c6:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	78fa      	ldrb	r2, [r7, #3]
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f002 fb8a 	bl	80047ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80020d6:	78fb      	ldrb	r3, [r7, #3]
 80020d8:	015a      	lsls	r2, r3, #5
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4413      	add	r3, r2
 80020de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020e2:	461a      	mov	r2, r3
 80020e4:	2310      	movs	r3, #16
 80020e6:	6093      	str	r3, [r2, #8]
 80020e8:	e1b6      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	78fa      	ldrb	r2, [r7, #3]
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f001 ffb0 	bl	8004058 <USB_ReadChInterrupts>
 80020f8:	4603      	mov	r3, r0
 80020fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020fe:	2b80      	cmp	r3, #128	@ 0x80
 8002100:	d119      	bne.n	8002136 <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	2134      	movs	r1, #52	@ 0x34
 8002108:	fb01 f303 	mul.w	r3, r1, r3
 800210c:	4413      	add	r3, r2
 800210e:	3345      	adds	r3, #69	@ 0x45
 8002110:	2207      	movs	r2, #7
 8002112:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f002 fb64 	bl	80047ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002122:	78fb      	ldrb	r3, [r7, #3]
 8002124:	015a      	lsls	r2, r3, #5
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	4413      	add	r3, r2
 800212a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800212e:	461a      	mov	r2, r3
 8002130:	2380      	movs	r3, #128	@ 0x80
 8002132:	6093      	str	r3, [r2, #8]
 8002134:	e190      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	78fa      	ldrb	r2, [r7, #3]
 800213c:	4611      	mov	r1, r2
 800213e:	4618      	mov	r0, r3
 8002140:	f001 ff8a 	bl	8004058 <USB_ReadChInterrupts>
 8002144:	4603      	mov	r3, r0
 8002146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800214e:	d11a      	bne.n	8002186 <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	2134      	movs	r1, #52	@ 0x34
 8002156:	fb01 f303 	mul.w	r3, r1, r3
 800215a:	4413      	add	r3, r2
 800215c:	3345      	adds	r3, #69	@ 0x45
 800215e:	2209      	movs	r2, #9
 8002160:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	78fa      	ldrb	r2, [r7, #3]
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f002 fb3d 	bl	80047ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002170:	78fb      	ldrb	r3, [r7, #3]
 8002172:	015a      	lsls	r2, r3, #5
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	4413      	add	r3, r2
 8002178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800217c:	461a      	mov	r2, r3
 800217e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002182:	6093      	str	r3, [r2, #8]
 8002184:	e168      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	78fa      	ldrb	r2, [r7, #3]
 800218c:	4611      	mov	r1, r2
 800218e:	4618      	mov	r0, r3
 8002190:	f001 ff62 	bl	8004058 <USB_ReadChInterrupts>
 8002194:	4603      	mov	r3, r0
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b02      	cmp	r3, #2
 800219c:	f040 8159 	bne.w	8002452 <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	015a      	lsls	r2, r3, #5
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4413      	add	r3, r2
 80021a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ac:	461a      	mov	r2, r3
 80021ae:	2302      	movs	r3, #2
 80021b0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80021b2:	78fb      	ldrb	r3, [r7, #3]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	2134      	movs	r1, #52	@ 0x34
 80021b8:	fb01 f303 	mul.w	r3, r1, r3
 80021bc:	4413      	add	r3, r2
 80021be:	3345      	adds	r3, #69	@ 0x45
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d17c      	bne.n	80022c0 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	2134      	movs	r1, #52	@ 0x34
 80021cc:	fb01 f303 	mul.w	r3, r1, r3
 80021d0:	4413      	add	r3, r2
 80021d2:	3345      	adds	r3, #69	@ 0x45
 80021d4:	2202      	movs	r2, #2
 80021d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	2134      	movs	r1, #52	@ 0x34
 80021de:	fb01 f303 	mul.w	r3, r1, r3
 80021e2:	4413      	add	r3, r2
 80021e4:	3344      	adds	r3, #68	@ 0x44
 80021e6:	2201      	movs	r2, #1
 80021e8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	2134      	movs	r1, #52	@ 0x34
 80021f0:	fb01 f303 	mul.w	r3, r1, r3
 80021f4:	4413      	add	r3, r2
 80021f6:	331d      	adds	r3, #29
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	f000 811b 	beq.w	8002436 <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	799b      	ldrb	r3, [r3, #6]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d113      	bne.n	8002230 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002208:	78fb      	ldrb	r3, [r7, #3]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	2134      	movs	r1, #52	@ 0x34
 800220e:	fb01 f303 	mul.w	r3, r1, r3
 8002212:	4413      	add	r3, r2
 8002214:	3335      	adds	r3, #53	@ 0x35
 8002216:	781a      	ldrb	r2, [r3, #0]
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	f082 0201 	eor.w	r2, r2, #1
 800221e:	b2d0      	uxtb	r0, r2
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	2134      	movs	r1, #52	@ 0x34
 8002224:	fb01 f303 	mul.w	r3, r1, r3
 8002228:	4413      	add	r3, r2
 800222a:	3335      	adds	r3, #53	@ 0x35
 800222c:	4602      	mov	r2, r0
 800222e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	799b      	ldrb	r3, [r3, #6]
 8002234:	2b01      	cmp	r3, #1
 8002236:	f040 80fe 	bne.w	8002436 <HCD_HC_OUT_IRQHandler+0x520>
 800223a:	78fb      	ldrb	r3, [r7, #3]
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	2134      	movs	r1, #52	@ 0x34
 8002240:	fb01 f303 	mul.w	r3, r1, r3
 8002244:	4413      	add	r3, r2
 8002246:	332c      	adds	r3, #44	@ 0x2c
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	f000 80f3 	beq.w	8002436 <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002250:	78fb      	ldrb	r3, [r7, #3]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	2134      	movs	r1, #52	@ 0x34
 8002256:	fb01 f303 	mul.w	r3, r1, r3
 800225a:	4413      	add	r3, r2
 800225c:	332c      	adds	r3, #44	@ 0x2c
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	78fa      	ldrb	r2, [r7, #3]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	2034      	movs	r0, #52	@ 0x34
 8002266:	fb00 f202 	mul.w	r2, r0, r2
 800226a:	440a      	add	r2, r1
 800226c:	321e      	adds	r2, #30
 800226e:	8812      	ldrh	r2, [r2, #0]
 8002270:	4413      	add	r3, r2
 8002272:	3b01      	subs	r3, #1
 8002274:	78fa      	ldrb	r2, [r7, #3]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	2034      	movs	r0, #52	@ 0x34
 800227a:	fb00 f202 	mul.w	r2, r0, r2
 800227e:	440a      	add	r2, r1
 8002280:	321e      	adds	r2, #30
 8002282:	8812      	ldrh	r2, [r2, #0]
 8002284:	fbb3 f3f2 	udiv	r3, r3, r2
 8002288:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 80d0 	beq.w	8002436 <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002296:	78fb      	ldrb	r3, [r7, #3]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	2134      	movs	r1, #52	@ 0x34
 800229c:	fb01 f303 	mul.w	r3, r1, r3
 80022a0:	4413      	add	r3, r2
 80022a2:	3335      	adds	r3, #53	@ 0x35
 80022a4:	781a      	ldrb	r2, [r3, #0]
 80022a6:	78fb      	ldrb	r3, [r7, #3]
 80022a8:	f082 0201 	eor.w	r2, r2, #1
 80022ac:	b2d0      	uxtb	r0, r2
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	2134      	movs	r1, #52	@ 0x34
 80022b2:	fb01 f303 	mul.w	r3, r1, r3
 80022b6:	4413      	add	r3, r2
 80022b8:	3335      	adds	r3, #53	@ 0x35
 80022ba:	4602      	mov	r2, r0
 80022bc:	701a      	strb	r2, [r3, #0]
 80022be:	e0ba      	b.n	8002436 <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80022c0:	78fb      	ldrb	r3, [r7, #3]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	2134      	movs	r1, #52	@ 0x34
 80022c6:	fb01 f303 	mul.w	r3, r1, r3
 80022ca:	4413      	add	r3, r2
 80022cc:	3345      	adds	r3, #69	@ 0x45
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b03      	cmp	r3, #3
 80022d2:	d109      	bne.n	80022e8 <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022d4:	78fb      	ldrb	r3, [r7, #3]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	2134      	movs	r1, #52	@ 0x34
 80022da:	fb01 f303 	mul.w	r3, r1, r3
 80022de:	4413      	add	r3, r2
 80022e0:	3345      	adds	r3, #69	@ 0x45
 80022e2:	2202      	movs	r2, #2
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	e0a6      	b.n	8002436 <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80022e8:	78fb      	ldrb	r3, [r7, #3]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	2134      	movs	r1, #52	@ 0x34
 80022ee:	fb01 f303 	mul.w	r3, r1, r3
 80022f2:	4413      	add	r3, r2
 80022f4:	3345      	adds	r3, #69	@ 0x45
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d112      	bne.n	8002322 <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022fc:	78fb      	ldrb	r3, [r7, #3]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	2134      	movs	r1, #52	@ 0x34
 8002302:	fb01 f303 	mul.w	r3, r1, r3
 8002306:	4413      	add	r3, r2
 8002308:	3345      	adds	r3, #69	@ 0x45
 800230a:	2202      	movs	r2, #2
 800230c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800230e:	78fb      	ldrb	r3, [r7, #3]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	2134      	movs	r1, #52	@ 0x34
 8002314:	fb01 f303 	mul.w	r3, r1, r3
 8002318:	4413      	add	r3, r2
 800231a:	3344      	adds	r3, #68	@ 0x44
 800231c:	2202      	movs	r2, #2
 800231e:	701a      	strb	r2, [r3, #0]
 8002320:	e089      	b.n	8002436 <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002322:	78fb      	ldrb	r3, [r7, #3]
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	2134      	movs	r1, #52	@ 0x34
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	4413      	add	r3, r2
 800232e:	3345      	adds	r3, #69	@ 0x45
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b06      	cmp	r3, #6
 8002334:	d112      	bne.n	800235c <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002336:	78fb      	ldrb	r3, [r7, #3]
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	2134      	movs	r1, #52	@ 0x34
 800233c:	fb01 f303 	mul.w	r3, r1, r3
 8002340:	4413      	add	r3, r2
 8002342:	3345      	adds	r3, #69	@ 0x45
 8002344:	2202      	movs	r2, #2
 8002346:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002348:	78fb      	ldrb	r3, [r7, #3]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	2134      	movs	r1, #52	@ 0x34
 800234e:	fb01 f303 	mul.w	r3, r1, r3
 8002352:	4413      	add	r3, r2
 8002354:	3344      	adds	r3, #68	@ 0x44
 8002356:	2205      	movs	r2, #5
 8002358:	701a      	strb	r2, [r3, #0]
 800235a:	e06c      	b.n	8002436 <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800235c:	78fb      	ldrb	r3, [r7, #3]
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	2134      	movs	r1, #52	@ 0x34
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	4413      	add	r3, r2
 8002368:	3345      	adds	r3, #69	@ 0x45
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	2b07      	cmp	r3, #7
 800236e:	d009      	beq.n	8002384 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002370:	78fb      	ldrb	r3, [r7, #3]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	2134      	movs	r1, #52	@ 0x34
 8002376:	fb01 f303 	mul.w	r3, r1, r3
 800237a:	4413      	add	r3, r2
 800237c:	3345      	adds	r3, #69	@ 0x45
 800237e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002380:	2b09      	cmp	r3, #9
 8002382:	d168      	bne.n	8002456 <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002384:	78fb      	ldrb	r3, [r7, #3]
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	2134      	movs	r1, #52	@ 0x34
 800238a:	fb01 f303 	mul.w	r3, r1, r3
 800238e:	4413      	add	r3, r2
 8002390:	3345      	adds	r3, #69	@ 0x45
 8002392:	2202      	movs	r2, #2
 8002394:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002396:	78fb      	ldrb	r3, [r7, #3]
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	2234      	movs	r2, #52	@ 0x34
 800239c:	fb03 f202 	mul.w	r2, r3, r2
 80023a0:	440a      	add	r2, r1
 80023a2:	3240      	adds	r2, #64	@ 0x40
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	3201      	adds	r2, #1
 80023a8:	6879      	ldr	r1, [r7, #4]
 80023aa:	2034      	movs	r0, #52	@ 0x34
 80023ac:	fb00 f303 	mul.w	r3, r0, r3
 80023b0:	440b      	add	r3, r1
 80023b2:	3340      	adds	r3, #64	@ 0x40
 80023b4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	2134      	movs	r1, #52	@ 0x34
 80023bc:	fb01 f303 	mul.w	r3, r1, r3
 80023c0:	4413      	add	r3, r2
 80023c2:	3340      	adds	r3, #64	@ 0x40
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d912      	bls.n	80023f0 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80023ca:	78fb      	ldrb	r3, [r7, #3]
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	2134      	movs	r1, #52	@ 0x34
 80023d0:	fb01 f303 	mul.w	r3, r1, r3
 80023d4:	4413      	add	r3, r2
 80023d6:	3340      	adds	r3, #64	@ 0x40
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80023dc:	78fb      	ldrb	r3, [r7, #3]
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	2134      	movs	r1, #52	@ 0x34
 80023e2:	fb01 f303 	mul.w	r3, r1, r3
 80023e6:	4413      	add	r3, r2
 80023e8:	3344      	adds	r3, #68	@ 0x44
 80023ea:	2204      	movs	r2, #4
 80023ec:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023ee:	e021      	b.n	8002434 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	2134      	movs	r1, #52	@ 0x34
 80023f6:	fb01 f303 	mul.w	r3, r1, r3
 80023fa:	4413      	add	r3, r2
 80023fc:	3344      	adds	r3, #68	@ 0x44
 80023fe:	2202      	movs	r2, #2
 8002400:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	015a      	lsls	r2, r3, #5
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	4413      	add	r3, r2
 800240a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002418:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002420:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	015a      	lsls	r2, r3, #5
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	4413      	add	r3, r2
 800242a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800242e:	461a      	mov	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002434:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	2134      	movs	r1, #52	@ 0x34
 800243c:	fb01 f303 	mul.w	r3, r1, r3
 8002440:	4413      	add	r3, r2
 8002442:	3344      	adds	r3, #68	@ 0x44
 8002444:	781a      	ldrb	r2, [r3, #0]
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	4619      	mov	r1, r3
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f004 fb34 	bl	8006ab8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002450:	e002      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002452:	bf00      	nop
 8002454:	e000      	b.n	8002458 <HCD_HC_OUT_IRQHandler+0x542>
      return;
 8002456:	bf00      	nop
  }
}
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b08a      	sub	sp, #40	@ 0x28
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	0c5b      	lsrs	r3, r3, #17
 8002484:	f003 030f 	and.w	r3, r3, #15
 8002488:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	091b      	lsrs	r3, r3, #4
 800248e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002492:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	2b02      	cmp	r3, #2
 8002498:	d004      	beq.n	80024a4 <HCD_RXQLVL_IRQHandler+0x46>
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	2b05      	cmp	r3, #5
 800249e:	f000 80a9 	beq.w	80025f4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80024a2:	e0aa      	b.n	80025fa <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f000 80a6 	beq.w	80025f8 <HCD_RXQLVL_IRQHandler+0x19a>
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2134      	movs	r1, #52	@ 0x34
 80024b2:	fb01 f303 	mul.w	r3, r1, r3
 80024b6:	4413      	add	r3, r2
 80024b8:	3324      	adds	r3, #36	@ 0x24
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 809b 	beq.w	80025f8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	2134      	movs	r1, #52	@ 0x34
 80024c8:	fb01 f303 	mul.w	r3, r1, r3
 80024cc:	4413      	add	r3, r2
 80024ce:	3330      	adds	r3, #48	@ 0x30
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	441a      	add	r2, r3
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	2034      	movs	r0, #52	@ 0x34
 80024dc:	fb00 f303 	mul.w	r3, r0, r3
 80024e0:	440b      	add	r3, r1
 80024e2:	332c      	adds	r3, #44	@ 0x2c
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d87a      	bhi.n	80025e0 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6818      	ldr	r0, [r3, #0]
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2134      	movs	r1, #52	@ 0x34
 80024f4:	fb01 f303 	mul.w	r3, r1, r3
 80024f8:	4413      	add	r3, r2
 80024fa:	3324      	adds	r3, #36	@ 0x24
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	b292      	uxth	r2, r2
 8002502:	4619      	mov	r1, r3
 8002504:	f001 fd3d 	bl	8003f82 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	2134      	movs	r1, #52	@ 0x34
 800250e:	fb01 f303 	mul.w	r3, r1, r3
 8002512:	4413      	add	r3, r2
 8002514:	3324      	adds	r3, #36	@ 0x24
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	441a      	add	r2, r3
 800251c:	6879      	ldr	r1, [r7, #4]
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	2034      	movs	r0, #52	@ 0x34
 8002522:	fb00 f303 	mul.w	r3, r0, r3
 8002526:	440b      	add	r3, r1
 8002528:	3324      	adds	r3, #36	@ 0x24
 800252a:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	2134      	movs	r1, #52	@ 0x34
 8002532:	fb01 f303 	mul.w	r3, r1, r3
 8002536:	4413      	add	r3, r2
 8002538:	3330      	adds	r3, #48	@ 0x30
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	441a      	add	r2, r3
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	2034      	movs	r0, #52	@ 0x34
 8002546:	fb00 f303 	mul.w	r3, r0, r3
 800254a:	440b      	add	r3, r1
 800254c:	3330      	adds	r3, #48	@ 0x30
 800254e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	015a      	lsls	r2, r3, #5
 8002554:	6a3b      	ldr	r3, [r7, #32]
 8002556:	4413      	add	r3, r2
 8002558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	0cdb      	lsrs	r3, r3, #19
 8002560:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002564:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	2134      	movs	r1, #52	@ 0x34
 800256c:	fb01 f303 	mul.w	r3, r1, r3
 8002570:	4413      	add	r3, r2
 8002572:	331e      	adds	r3, #30
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	4293      	cmp	r3, r2
 800257c:	d13c      	bne.n	80025f8 <HCD_RXQLVL_IRQHandler+0x19a>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d039      	beq.n	80025f8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	4413      	add	r3, r2
 800258c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800259a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025a2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	015a      	lsls	r2, r3, #5
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	4413      	add	r3, r2
 80025ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025b0:	461a      	mov	r2, r3
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	2134      	movs	r1, #52	@ 0x34
 80025bc:	fb01 f303 	mul.w	r3, r1, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	3334      	adds	r3, #52	@ 0x34
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	f083 0301 	eor.w	r3, r3, #1
 80025ca:	b2d8      	uxtb	r0, r3
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	2134      	movs	r1, #52	@ 0x34
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	3334      	adds	r3, #52	@ 0x34
 80025da:	4602      	mov	r2, r0
 80025dc:	701a      	strb	r2, [r3, #0]
      break;
 80025de:	e00b      	b.n	80025f8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	2134      	movs	r1, #52	@ 0x34
 80025e6:	fb01 f303 	mul.w	r3, r1, r3
 80025ea:	4413      	add	r3, r2
 80025ec:	3344      	adds	r3, #68	@ 0x44
 80025ee:	2204      	movs	r2, #4
 80025f0:	701a      	strb	r2, [r3, #0]
      break;
 80025f2:	e001      	b.n	80025f8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80025f4:	bf00      	nop
 80025f6:	e000      	b.n	80025fa <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80025f8:	bf00      	nop
  }
}
 80025fa:	bf00      	nop
 80025fc:	3728      	adds	r7, #40	@ 0x28
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800262e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b02      	cmp	r3, #2
 8002638:	d10b      	bne.n	8002652 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b01      	cmp	r3, #1
 8002642:	d102      	bne.n	800264a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f004 fa1b 	bl	8006a80 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	f043 0302 	orr.w	r3, r3, #2
 8002650:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b08      	cmp	r3, #8
 800265a:	d132      	bne.n	80026c2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	f043 0308 	orr.w	r3, r3, #8
 8002662:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 0304 	and.w	r3, r3, #4
 800266a:	2b04      	cmp	r3, #4
 800266c:	d126      	bne.n	80026bc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	7a5b      	ldrb	r3, [r3, #9]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d113      	bne.n	800269e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800267c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002680:	d106      	bne.n	8002690 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2102      	movs	r1, #2
 8002688:	4618      	mov	r0, r3
 800268a:	f001 fdd1 	bl	8004230 <USB_InitFSLSPClkSel>
 800268e:	e011      	b.n	80026b4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2101      	movs	r1, #1
 8002696:	4618      	mov	r0, r3
 8002698:	f001 fdca 	bl	8004230 <USB_InitFSLSPClkSel>
 800269c:	e00a      	b.n	80026b4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	79db      	ldrb	r3, [r3, #7]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d106      	bne.n	80026b4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80026ac:	461a      	mov	r2, r3
 80026ae:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80026b2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f004 fa0d 	bl	8006ad4 <HAL_HCD_PortEnabled_Callback>
 80026ba:	e002      	b.n	80026c2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f004 fa17 	bl	8006af0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f003 0320 	and.w	r3, r3, #32
 80026c8:	2b20      	cmp	r3, #32
 80026ca:	d103      	bne.n	80026d4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f043 0320 	orr.w	r3, r3, #32
 80026d2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80026da:	461a      	mov	r2, r3
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	6013      	str	r3, [r2, #0]
}
 80026e0:	bf00      	nop
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a04      	ldr	r2, [pc, #16]	@ (8002704 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f6:	6013      	str	r3, [r2, #0]
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	40007000 	.word	0x40007000

08002708 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800270c:	4b04      	ldr	r3, [pc, #16]	@ (8002720 <HAL_PWREx_GetVoltageRange+0x18>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002714:	4618      	mov	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40007000 	.word	0x40007000

08002724 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002732:	d130      	bne.n	8002796 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002734:	4b23      	ldr	r3, [pc, #140]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800273c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002740:	d038      	beq.n	80027b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002742:	4b20      	ldr	r3, [pc, #128]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800274a:	4a1e      	ldr	r2, [pc, #120]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800274c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002750:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002752:	4b1d      	ldr	r3, [pc, #116]	@ (80027c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2232      	movs	r2, #50	@ 0x32
 8002758:	fb02 f303 	mul.w	r3, r2, r3
 800275c:	4a1b      	ldr	r2, [pc, #108]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800275e:	fba2 2303 	umull	r2, r3, r2, r3
 8002762:	0c9b      	lsrs	r3, r3, #18
 8002764:	3301      	adds	r3, #1
 8002766:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002768:	e002      	b.n	8002770 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	3b01      	subs	r3, #1
 800276e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002770:	4b14      	ldr	r3, [pc, #80]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800277c:	d102      	bne.n	8002784 <HAL_PWREx_ControlVoltageScaling+0x60>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1f2      	bne.n	800276a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002784:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800278c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002790:	d110      	bne.n	80027b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e00f      	b.n	80027b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002796:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800279e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027a2:	d007      	beq.n	80027b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027a4:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027ac:	4a05      	ldr	r2, [pc, #20]	@ (80027c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40007000 	.word	0x40007000
 80027c8:	20000000 	.word	0x20000000
 80027cc:	431bde83 	.word	0x431bde83

080027d0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80027d4:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <HAL_PWREx_EnableVddUSB+0x1c>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <HAL_PWREx_EnableVddUSB+0x1c>)
 80027da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027de:	6053      	str	r3, [r2, #4]
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	40007000 	.word	0x40007000

080027f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b088      	sub	sp, #32
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e3ca      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002802:	4b97      	ldr	r3, [pc, #604]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 030c 	and.w	r3, r3, #12
 800280a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800280c:	4b94      	ldr	r3, [pc, #592]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	f003 0303 	and.w	r3, r3, #3
 8002814:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0310 	and.w	r3, r3, #16
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80e4 	beq.w	80029ec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d007      	beq.n	800283a <HAL_RCC_OscConfig+0x4a>
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	2b0c      	cmp	r3, #12
 800282e:	f040 808b 	bne.w	8002948 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2b01      	cmp	r3, #1
 8002836:	f040 8087 	bne.w	8002948 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800283a:	4b89      	ldr	r3, [pc, #548]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d005      	beq.n	8002852 <HAL_RCC_OscConfig+0x62>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e3a2      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1a      	ldr	r2, [r3, #32]
 8002856:	4b82      	ldr	r3, [pc, #520]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d004      	beq.n	800286c <HAL_RCC_OscConfig+0x7c>
 8002862:	4b7f      	ldr	r3, [pc, #508]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800286a:	e005      	b.n	8002878 <HAL_RCC_OscConfig+0x88>
 800286c:	4b7c      	ldr	r3, [pc, #496]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 800286e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002872:	091b      	lsrs	r3, r3, #4
 8002874:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002878:	4293      	cmp	r3, r2
 800287a:	d223      	bcs.n	80028c4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	4618      	mov	r0, r3
 8002882:	f000 fd1d 	bl	80032c0 <RCC_SetFlashLatencyFromMSIRange>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e383      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002890:	4b73      	ldr	r3, [pc, #460]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a72      	ldr	r2, [pc, #456]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002896:	f043 0308 	orr.w	r3, r3, #8
 800289a:	6013      	str	r3, [r2, #0]
 800289c:	4b70      	ldr	r3, [pc, #448]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	496d      	ldr	r1, [pc, #436]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ae:	4b6c      	ldr	r3, [pc, #432]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	021b      	lsls	r3, r3, #8
 80028bc:	4968      	ldr	r1, [pc, #416]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	604b      	str	r3, [r1, #4]
 80028c2:	e025      	b.n	8002910 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028c4:	4b66      	ldr	r3, [pc, #408]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a65      	ldr	r2, [pc, #404]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028ca:	f043 0308 	orr.w	r3, r3, #8
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	4b63      	ldr	r3, [pc, #396]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	4960      	ldr	r1, [pc, #384]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	021b      	lsls	r3, r3, #8
 80028f0:	495b      	ldr	r1, [pc, #364]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	4618      	mov	r0, r3
 8002902:	f000 fcdd 	bl	80032c0 <RCC_SetFlashLatencyFromMSIRange>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e343      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002910:	f000 fc4a 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 8002914:	4602      	mov	r2, r0
 8002916:	4b52      	ldr	r3, [pc, #328]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	091b      	lsrs	r3, r3, #4
 800291c:	f003 030f 	and.w	r3, r3, #15
 8002920:	4950      	ldr	r1, [pc, #320]	@ (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002922:	5ccb      	ldrb	r3, [r1, r3]
 8002924:	f003 031f 	and.w	r3, r3, #31
 8002928:	fa22 f303 	lsr.w	r3, r2, r3
 800292c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a68 <HAL_RCC_OscConfig+0x278>)
 800292e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002930:	4b4e      	ldr	r3, [pc, #312]	@ (8002a6c <HAL_RCC_OscConfig+0x27c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4618      	mov	r0, r3
 8002936:	f7fd ff6b 	bl	8000810 <HAL_InitTick>
 800293a:	4603      	mov	r3, r0
 800293c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d052      	beq.n	80029ea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
 8002946:	e327      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d032      	beq.n	80029b6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002950:	4b43      	ldr	r3, [pc, #268]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a42      	ldr	r2, [pc, #264]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800295c:	f7fd ffa8 	bl	80008b0 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002964:	f7fd ffa4 	bl	80008b0 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e310      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002976:	4b3a      	ldr	r3, [pc, #232]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d0f0      	beq.n	8002964 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002982:	4b37      	ldr	r3, [pc, #220]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a36      	ldr	r2, [pc, #216]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002988:	f043 0308 	orr.w	r3, r3, #8
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	4b34      	ldr	r3, [pc, #208]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	4931      	ldr	r1, [pc, #196]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 800299c:	4313      	orrs	r3, r2
 800299e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	021b      	lsls	r3, r3, #8
 80029ae:	492c      	ldr	r1, [pc, #176]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	604b      	str	r3, [r1, #4]
 80029b4:	e01a      	b.n	80029ec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a29      	ldr	r2, [pc, #164]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029bc:	f023 0301 	bic.w	r3, r3, #1
 80029c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029c2:	f7fd ff75 	bl	80008b0 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029ca:	f7fd ff71 	bl	80008b0 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e2dd      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029dc:	4b20      	ldr	r3, [pc, #128]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1f0      	bne.n	80029ca <HAL_RCC_OscConfig+0x1da>
 80029e8:	e000      	b.n	80029ec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029ea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d074      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d005      	beq.n	8002a0a <HAL_RCC_OscConfig+0x21a>
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	2b0c      	cmp	r3, #12
 8002a02:	d10e      	bne.n	8002a22 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d10b      	bne.n	8002a22 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a0a:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d064      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d160      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e2ba      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a2a:	d106      	bne.n	8002a3a <HAL_RCC_OscConfig+0x24a>
 8002a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a0b      	ldr	r2, [pc, #44]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	e026      	b.n	8002a88 <HAL_RCC_OscConfig+0x298>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a42:	d115      	bne.n	8002a70 <HAL_RCC_OscConfig+0x280>
 8002a44:	4b06      	ldr	r3, [pc, #24]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a05      	ldr	r2, [pc, #20]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	4b03      	ldr	r3, [pc, #12]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a02      	ldr	r2, [pc, #8]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002a56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	e014      	b.n	8002a88 <HAL_RCC_OscConfig+0x298>
 8002a5e:	bf00      	nop
 8002a60:	40021000 	.word	0x40021000
 8002a64:	08007f6c 	.word	0x08007f6c
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	20000004 	.word	0x20000004
 8002a70:	4ba0      	ldr	r3, [pc, #640]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a9f      	ldr	r2, [pc, #636]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b9d      	ldr	r3, [pc, #628]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a9c      	ldr	r2, [pc, #624]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002a82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d013      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a90:	f7fd ff0e 	bl	80008b0 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a98:	f7fd ff0a 	bl	80008b0 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b64      	cmp	r3, #100	@ 0x64
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e276      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aaa:	4b92      	ldr	r3, [pc, #584]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0f0      	beq.n	8002a98 <HAL_RCC_OscConfig+0x2a8>
 8002ab6:	e014      	b.n	8002ae2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fd fefa 	bl	80008b0 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac0:	f7fd fef6 	bl	80008b0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	@ 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e262      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ad2:	4b88      	ldr	r3, [pc, #544]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x2d0>
 8002ade:	e000      	b.n	8002ae2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d060      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	2b04      	cmp	r3, #4
 8002af2:	d005      	beq.n	8002b00 <HAL_RCC_OscConfig+0x310>
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	2b0c      	cmp	r3, #12
 8002af8:	d119      	bne.n	8002b2e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d116      	bne.n	8002b2e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b00:	4b7c      	ldr	r3, [pc, #496]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_RCC_OscConfig+0x328>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e23f      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b18:	4b76      	ldr	r3, [pc, #472]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	061b      	lsls	r3, r3, #24
 8002b26:	4973      	ldr	r1, [pc, #460]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b2c:	e040      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d023      	beq.n	8002b7e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b36:	4b6f      	ldr	r3, [pc, #444]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b42:	f7fd feb5 	bl	80008b0 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b4a:	f7fd feb1 	bl	80008b0 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e21d      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b5c:	4b65      	ldr	r3, [pc, #404]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0f0      	beq.n	8002b4a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b68:	4b62      	ldr	r3, [pc, #392]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	061b      	lsls	r3, r3, #24
 8002b76:	495f      	ldr	r1, [pc, #380]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	604b      	str	r3, [r1, #4]
 8002b7c:	e018      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b7e:	4b5d      	ldr	r3, [pc, #372]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a5c      	ldr	r2, [pc, #368]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8a:	f7fd fe91 	bl	80008b0 <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b92:	f7fd fe8d 	bl	80008b0 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e1f9      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ba4:	4b53      	ldr	r3, [pc, #332]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f0      	bne.n	8002b92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0308 	and.w	r3, r3, #8
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d03c      	beq.n	8002c36 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d01c      	beq.n	8002bfe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bc4:	4b4b      	ldr	r3, [pc, #300]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bca:	4a4a      	ldr	r2, [pc, #296]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd4:	f7fd fe6c 	bl	80008b0 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bdc:	f7fd fe68 	bl	80008b0 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1d4      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bee:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0ef      	beq.n	8002bdc <HAL_RCC_OscConfig+0x3ec>
 8002bfc:	e01b      	b.n	8002c36 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bfe:	4b3d      	ldr	r3, [pc, #244]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c04:	4a3b      	ldr	r2, [pc, #236]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0e:	f7fd fe4f 	bl	80008b0 <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c16:	f7fd fe4b 	bl	80008b0 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e1b7      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c28:	4b32      	ldr	r3, [pc, #200]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1ef      	bne.n	8002c16 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f000 80a6 	beq.w	8002d90 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c44:	2300      	movs	r3, #0
 8002c46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c48:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10d      	bne.n	8002c70 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c54:	4b27      	ldr	r3, [pc, #156]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c58:	4a26      	ldr	r2, [pc, #152]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c60:	4b24      	ldr	r3, [pc, #144]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c70:	4b21      	ldr	r3, [pc, #132]	@ (8002cf8 <HAL_RCC_OscConfig+0x508>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d118      	bne.n	8002cae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cf8 <HAL_RCC_OscConfig+0x508>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a1d      	ldr	r2, [pc, #116]	@ (8002cf8 <HAL_RCC_OscConfig+0x508>)
 8002c82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c86:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c88:	f7fd fe12 	bl	80008b0 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c90:	f7fd fe0e 	bl	80008b0 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e17a      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca2:	4b15      	ldr	r3, [pc, #84]	@ (8002cf8 <HAL_RCC_OscConfig+0x508>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d108      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4d8>
 8002cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cc6:	e029      	b.n	8002d1c <HAL_RCC_OscConfig+0x52c>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b05      	cmp	r3, #5
 8002cce:	d115      	bne.n	8002cfc <HAL_RCC_OscConfig+0x50c>
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd6:	4a07      	ldr	r2, [pc, #28]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002cd8:	f043 0304 	orr.w	r3, r3, #4
 8002cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ce0:	4b04      	ldr	r3, [pc, #16]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce6:	4a03      	ldr	r2, [pc, #12]	@ (8002cf4 <HAL_RCC_OscConfig+0x504>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cf0:	e014      	b.n	8002d1c <HAL_RCC_OscConfig+0x52c>
 8002cf2:	bf00      	nop
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	40007000 	.word	0x40007000
 8002cfc:	4b9c      	ldr	r3, [pc, #624]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d02:	4a9b      	ldr	r2, [pc, #620]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d04:	f023 0301 	bic.w	r3, r3, #1
 8002d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d0c:	4b98      	ldr	r3, [pc, #608]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d12:	4a97      	ldr	r2, [pc, #604]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d14:	f023 0304 	bic.w	r3, r3, #4
 8002d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d016      	beq.n	8002d52 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d24:	f7fd fdc4 	bl	80008b0 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7fd fdc0 	bl	80008b0 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e12a      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d42:	4b8b      	ldr	r3, [pc, #556]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0ed      	beq.n	8002d2c <HAL_RCC_OscConfig+0x53c>
 8002d50:	e015      	b.n	8002d7e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d52:	f7fd fdad 	bl	80008b0 <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d58:	e00a      	b.n	8002d70 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5a:	f7fd fda9 	bl	80008b0 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e113      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d70:	4b7f      	ldr	r3, [pc, #508]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1ed      	bne.n	8002d5a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d7e:	7ffb      	ldrb	r3, [r7, #31]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d105      	bne.n	8002d90 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d84:	4b7a      	ldr	r3, [pc, #488]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	4a79      	ldr	r2, [pc, #484]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002d8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d8e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 80fe 	beq.w	8002f96 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	f040 80d0 	bne.w	8002f44 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002da4:	4b72      	ldr	r3, [pc, #456]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f003 0203 	and.w	r2, r3, #3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d130      	bne.n	8002e1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d127      	bne.n	8002e1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d11f      	bne.n	8002e1a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002de4:	2a07      	cmp	r2, #7
 8002de6:	bf14      	ite	ne
 8002de8:	2201      	movne	r2, #1
 8002dea:	2200      	moveq	r2, #0
 8002dec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d113      	bne.n	8002e1a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfc:	085b      	lsrs	r3, r3, #1
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d109      	bne.n	8002e1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e10:	085b      	lsrs	r3, r3, #1
 8002e12:	3b01      	subs	r3, #1
 8002e14:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d06e      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	2b0c      	cmp	r3, #12
 8002e1e:	d069      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e20:	4b53      	ldr	r3, [pc, #332]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d105      	bne.n	8002e38 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e2c:	4b50      	ldr	r3, [pc, #320]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0ad      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e3c:	4b4c      	ldr	r3, [pc, #304]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a4b      	ldr	r2, [pc, #300]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002e42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e46:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e48:	f7fd fd32 	bl	80008b0 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e50:	f7fd fd2e 	bl	80008b0 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e09a      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e62:	4b43      	ldr	r3, [pc, #268]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e6e:	4b40      	ldr	r3, [pc, #256]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	4b40      	ldr	r3, [pc, #256]	@ (8002f74 <HAL_RCC_OscConfig+0x784>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e7e:	3a01      	subs	r2, #1
 8002e80:	0112      	lsls	r2, r2, #4
 8002e82:	4311      	orrs	r1, r2
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e88:	0212      	lsls	r2, r2, #8
 8002e8a:	4311      	orrs	r1, r2
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e90:	0852      	lsrs	r2, r2, #1
 8002e92:	3a01      	subs	r2, #1
 8002e94:	0552      	lsls	r2, r2, #21
 8002e96:	4311      	orrs	r1, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e9c:	0852      	lsrs	r2, r2, #1
 8002e9e:	3a01      	subs	r2, #1
 8002ea0:	0652      	lsls	r2, r2, #25
 8002ea2:	4311      	orrs	r1, r2
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ea8:	0912      	lsrs	r2, r2, #4
 8002eaa:	0452      	lsls	r2, r2, #17
 8002eac:	430a      	orrs	r2, r1
 8002eae:	4930      	ldr	r1, [pc, #192]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a2d      	ldr	r2, [pc, #180]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002eba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ebe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002ec6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ecc:	f7fd fcf0 	bl	80008b0 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed4:	f7fd fcec 	bl	80008b0 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e058      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ee6:	4b22      	ldr	r3, [pc, #136]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0f0      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ef2:	e050      	b.n	8002f96 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e04f      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d148      	bne.n	8002f96 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f04:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f10:	4b17      	ldr	r3, [pc, #92]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	4a16      	ldr	r2, [pc, #88]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f1c:	f7fd fcc8 	bl	80008b0 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f24:	f7fd fcc4 	bl	80008b0 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e030      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f36:	4b0e      	ldr	r3, [pc, #56]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0f0      	beq.n	8002f24 <HAL_RCC_OscConfig+0x734>
 8002f42:	e028      	b.n	8002f96 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2b0c      	cmp	r3, #12
 8002f48:	d023      	beq.n	8002f92 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f4a:	4b09      	ldr	r3, [pc, #36]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a08      	ldr	r2, [pc, #32]	@ (8002f70 <HAL_RCC_OscConfig+0x780>)
 8002f50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f56:	f7fd fcab 	bl	80008b0 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f5c:	e00c      	b.n	8002f78 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f5e:	f7fd fca7 	bl	80008b0 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d905      	bls.n	8002f78 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e013      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
 8002f70:	40021000 	.word	0x40021000
 8002f74:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f78:	4b09      	ldr	r3, [pc, #36]	@ (8002fa0 <HAL_RCC_OscConfig+0x7b0>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1ec      	bne.n	8002f5e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f84:	4b06      	ldr	r3, [pc, #24]	@ (8002fa0 <HAL_RCC_OscConfig+0x7b0>)
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	4905      	ldr	r1, [pc, #20]	@ (8002fa0 <HAL_RCC_OscConfig+0x7b0>)
 8002f8a:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <HAL_RCC_OscConfig+0x7b4>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60cb      	str	r3, [r1, #12]
 8002f90:	e001      	b.n	8002f96 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3720      	adds	r7, #32
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	feeefffc 	.word	0xfeeefffc

08002fa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e0e7      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fbc:	4b75      	ldr	r3, [pc, #468]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d910      	bls.n	8002fec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fca:	4b72      	ldr	r3, [pc, #456]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f023 0207 	bic.w	r2, r3, #7
 8002fd2:	4970      	ldr	r1, [pc, #448]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fda:	4b6e      	ldr	r3, [pc, #440]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0307 	and.w	r3, r3, #7
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0cf      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d010      	beq.n	800301a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	4b66      	ldr	r3, [pc, #408]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003004:	429a      	cmp	r2, r3
 8003006:	d908      	bls.n	800301a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003008:	4b63      	ldr	r3, [pc, #396]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	4960      	ldr	r1, [pc, #384]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003016:	4313      	orrs	r3, r2
 8003018:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d04c      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b03      	cmp	r3, #3
 800302c:	d107      	bne.n	800303e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800302e:	4b5a      	ldr	r3, [pc, #360]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d121      	bne.n	800307e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e0a6      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d107      	bne.n	8003056 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003046:	4b54      	ldr	r3, [pc, #336]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d115      	bne.n	800307e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e09a      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d107      	bne.n	800306e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800305e:	4b4e      	ldr	r3, [pc, #312]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e08e      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800306e:	4b4a      	ldr	r3, [pc, #296]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e086      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800307e:	4b46      	ldr	r3, [pc, #280]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f023 0203 	bic.w	r2, r3, #3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	4943      	ldr	r1, [pc, #268]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 800308c:	4313      	orrs	r3, r2
 800308e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003090:	f7fd fc0e 	bl	80008b0 <HAL_GetTick>
 8003094:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003096:	e00a      	b.n	80030ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003098:	f7fd fc0a 	bl	80008b0 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e06e      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f003 020c 	and.w	r2, r3, #12
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	429a      	cmp	r2, r3
 80030be:	d1eb      	bne.n	8003098 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d010      	beq.n	80030ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	4b31      	ldr	r3, [pc, #196]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030d8:	429a      	cmp	r2, r3
 80030da:	d208      	bcs.n	80030ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	492b      	ldr	r1, [pc, #172]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030ee:	4b29      	ldr	r3, [pc, #164]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d210      	bcs.n	800311e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fc:	4b25      	ldr	r3, [pc, #148]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 0207 	bic.w	r2, r3, #7
 8003104:	4923      	ldr	r1, [pc, #140]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	4313      	orrs	r3, r2
 800310a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800310c:	4b21      	ldr	r3, [pc, #132]	@ (8003194 <HAL_RCC_ClockConfig+0x1ec>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	429a      	cmp	r2, r3
 8003118:	d001      	beq.n	800311e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e036      	b.n	800318c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b00      	cmp	r3, #0
 8003128:	d008      	beq.n	800313c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800312a:	4b1b      	ldr	r3, [pc, #108]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	4918      	ldr	r1, [pc, #96]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003138:	4313      	orrs	r3, r2
 800313a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0308 	and.w	r3, r3, #8
 8003144:	2b00      	cmp	r3, #0
 8003146:	d009      	beq.n	800315c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003148:	4b13      	ldr	r3, [pc, #76]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	00db      	lsls	r3, r3, #3
 8003156:	4910      	ldr	r1, [pc, #64]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003158:	4313      	orrs	r3, r2
 800315a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800315c:	f000 f824 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 8003160:	4602      	mov	r2, r0
 8003162:	4b0d      	ldr	r3, [pc, #52]	@ (8003198 <HAL_RCC_ClockConfig+0x1f0>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	091b      	lsrs	r3, r3, #4
 8003168:	f003 030f 	and.w	r3, r3, #15
 800316c:	490b      	ldr	r1, [pc, #44]	@ (800319c <HAL_RCC_ClockConfig+0x1f4>)
 800316e:	5ccb      	ldrb	r3, [r1, r3]
 8003170:	f003 031f 	and.w	r3, r3, #31
 8003174:	fa22 f303 	lsr.w	r3, r2, r3
 8003178:	4a09      	ldr	r2, [pc, #36]	@ (80031a0 <HAL_RCC_ClockConfig+0x1f8>)
 800317a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800317c:	4b09      	ldr	r3, [pc, #36]	@ (80031a4 <HAL_RCC_ClockConfig+0x1fc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4618      	mov	r0, r3
 8003182:	f7fd fb45 	bl	8000810 <HAL_InitTick>
 8003186:	4603      	mov	r3, r0
 8003188:	72fb      	strb	r3, [r7, #11]

  return status;
 800318a:	7afb      	ldrb	r3, [r7, #11]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40022000 	.word	0x40022000
 8003198:	40021000 	.word	0x40021000
 800319c:	08007f6c 	.word	0x08007f6c
 80031a0:	20000000 	.word	0x20000000
 80031a4:	20000004 	.word	0x20000004

080031a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b089      	sub	sp, #36	@ 0x24
 80031ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	61fb      	str	r3, [r7, #28]
 80031b2:	2300      	movs	r3, #0
 80031b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031b6:	4b3e      	ldr	r3, [pc, #248]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031c0:	4b3b      	ldr	r3, [pc, #236]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d005      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0x34>
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	2b0c      	cmp	r3, #12
 80031d4:	d121      	bne.n	800321a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d11e      	bne.n	800321a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80031dc:	4b34      	ldr	r3, [pc, #208]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d107      	bne.n	80031f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80031e8:	4b31      	ldr	r3, [pc, #196]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	61fb      	str	r3, [r7, #28]
 80031f6:	e005      	b.n	8003204 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80031f8:	4b2d      	ldr	r3, [pc, #180]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	f003 030f 	and.w	r3, r3, #15
 8003202:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003204:	4a2b      	ldr	r2, [pc, #172]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800320c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10d      	bne.n	8003230 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003218:	e00a      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	2b04      	cmp	r3, #4
 800321e:	d102      	bne.n	8003226 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003220:	4b25      	ldr	r3, [pc, #148]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003222:	61bb      	str	r3, [r7, #24]
 8003224:	e004      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	2b08      	cmp	r3, #8
 800322a:	d101      	bne.n	8003230 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800322c:	4b23      	ldr	r3, [pc, #140]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x114>)
 800322e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	2b0c      	cmp	r3, #12
 8003234:	d134      	bne.n	80032a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003236:	4b1e      	ldr	r3, [pc, #120]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d003      	beq.n	800324e <HAL_RCC_GetSysClockFreq+0xa6>
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b03      	cmp	r3, #3
 800324a:	d003      	beq.n	8003254 <HAL_RCC_GetSysClockFreq+0xac>
 800324c:	e005      	b.n	800325a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800324e:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003250:	617b      	str	r3, [r7, #20]
      break;
 8003252:	e005      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003254:	4b19      	ldr	r3, [pc, #100]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003256:	617b      	str	r3, [r7, #20]
      break;
 8003258:	e002      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	617b      	str	r3, [r7, #20]
      break;
 800325e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003260:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	3301      	adds	r3, #1
 800326c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800326e:	4b10      	ldr	r3, [pc, #64]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	fb03 f202 	mul.w	r2, r3, r2
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	fbb2 f3f3 	udiv	r3, r2, r3
 8003284:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003286:	4b0a      	ldr	r3, [pc, #40]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	0e5b      	lsrs	r3, r3, #25
 800328c:	f003 0303 	and.w	r3, r3, #3
 8003290:	3301      	adds	r3, #1
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	fbb2 f3f3 	udiv	r3, r2, r3
 800329e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032a0:	69bb      	ldr	r3, [r7, #24]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3724      	adds	r7, #36	@ 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40021000 	.word	0x40021000
 80032b4:	08007f7c 	.word	0x08007f7c
 80032b8:	00f42400 	.word	0x00f42400
 80032bc:	007a1200 	.word	0x007a1200

080032c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032c8:	2300      	movs	r3, #0
 80032ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032d8:	f7ff fa16 	bl	8002708 <HAL_PWREx_GetVoltageRange>
 80032dc:	6178      	str	r0, [r7, #20]
 80032de:	e014      	b.n	800330a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032e0:	4b25      	ldr	r3, [pc, #148]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e4:	4a24      	ldr	r2, [pc, #144]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80032ec:	4b22      	ldr	r3, [pc, #136]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032f8:	f7ff fa06 	bl	8002708 <HAL_PWREx_GetVoltageRange>
 80032fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003302:	4a1d      	ldr	r2, [pc, #116]	@ (8003378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003308:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003310:	d10b      	bne.n	800332a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b80      	cmp	r3, #128	@ 0x80
 8003316:	d919      	bls.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2ba0      	cmp	r3, #160	@ 0xa0
 800331c:	d902      	bls.n	8003324 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800331e:	2302      	movs	r3, #2
 8003320:	613b      	str	r3, [r7, #16]
 8003322:	e013      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003324:	2301      	movs	r3, #1
 8003326:	613b      	str	r3, [r7, #16]
 8003328:	e010      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b80      	cmp	r3, #128	@ 0x80
 800332e:	d902      	bls.n	8003336 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003330:	2303      	movs	r3, #3
 8003332:	613b      	str	r3, [r7, #16]
 8003334:	e00a      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b80      	cmp	r3, #128	@ 0x80
 800333a:	d102      	bne.n	8003342 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800333c:	2302      	movs	r3, #2
 800333e:	613b      	str	r3, [r7, #16]
 8003340:	e004      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b70      	cmp	r3, #112	@ 0x70
 8003346:	d101      	bne.n	800334c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003348:	2301      	movs	r3, #1
 800334a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800334c:	4b0b      	ldr	r3, [pc, #44]	@ (800337c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f023 0207 	bic.w	r2, r3, #7
 8003354:	4909      	ldr	r1, [pc, #36]	@ (800337c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	4313      	orrs	r3, r2
 800335a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800335c:	4b07      	ldr	r3, [pc, #28]	@ (800337c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	429a      	cmp	r2, r3
 8003368:	d001      	beq.n	800336e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e000      	b.n	8003370 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	40022000 	.word	0x40022000

08003380 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003388:	2300      	movs	r3, #0
 800338a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800338c:	2300      	movs	r3, #0
 800338e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003398:	2b00      	cmp	r3, #0
 800339a:	d041      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033a4:	d02a      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033aa:	d824      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033b0:	d008      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033b6:	d81e      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033c0:	d010      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033c2:	e018      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033c4:	4b86      	ldr	r3, [pc, #536]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a85      	ldr	r2, [pc, #532]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033d0:	e015      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	3304      	adds	r3, #4
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 facb 	bl	8003974 <RCCEx_PLLSAI1_Config>
 80033de:	4603      	mov	r3, r0
 80033e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033e2:	e00c      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3320      	adds	r3, #32
 80033e8:	2100      	movs	r1, #0
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fbb6 	bl	8003b5c <RCCEx_PLLSAI2_Config>
 80033f0:	4603      	mov	r3, r0
 80033f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033f4:	e003      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	74fb      	strb	r3, [r7, #19]
      break;
 80033fa:	e000      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80033fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033fe:	7cfb      	ldrb	r3, [r7, #19]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10b      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003404:	4b76      	ldr	r3, [pc, #472]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003412:	4973      	ldr	r1, [pc, #460]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003414:	4313      	orrs	r3, r2
 8003416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800341a:	e001      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d041      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003430:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003434:	d02a      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003436:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800343a:	d824      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800343c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003440:	d008      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003446:	d81e      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800344c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003450:	d010      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003452:	e018      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003454:	4b62      	ldr	r3, [pc, #392]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	4a61      	ldr	r2, [pc, #388]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003460:	e015      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3304      	adds	r3, #4
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f000 fa83 	bl	8003974 <RCCEx_PLLSAI1_Config>
 800346e:	4603      	mov	r3, r0
 8003470:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003472:	e00c      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3320      	adds	r3, #32
 8003478:	2100      	movs	r1, #0
 800347a:	4618      	mov	r0, r3
 800347c:	f000 fb6e 	bl	8003b5c <RCCEx_PLLSAI2_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003484:	e003      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	74fb      	strb	r3, [r7, #19]
      break;
 800348a:	e000      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800348c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800348e:	7cfb      	ldrb	r3, [r7, #19]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10b      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003494:	4b52      	ldr	r3, [pc, #328]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034a2:	494f      	ldr	r1, [pc, #316]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80034aa:	e001      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80a0 	beq.w	80035fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034be:	2300      	movs	r3, #0
 80034c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034c2:	4b47      	ldr	r3, [pc, #284]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80034d2:	2300      	movs	r3, #0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00d      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d8:	4b41      	ldr	r3, [pc, #260]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034dc:	4a40      	ldr	r2, [pc, #256]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80034e4:	4b3e      	ldr	r3, [pc, #248]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f0:	2301      	movs	r3, #1
 80034f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034f4:	4b3b      	ldr	r3, [pc, #236]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a3a      	ldr	r2, [pc, #232]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003500:	f7fd f9d6 	bl	80008b0 <HAL_GetTick>
 8003504:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003506:	e009      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003508:	f7fd f9d2 	bl	80008b0 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d902      	bls.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	74fb      	strb	r3, [r7, #19]
        break;
 800351a:	e005      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800351c:	4b31      	ldr	r3, [pc, #196]	@ (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ef      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d15c      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800352e:	4b2c      	ldr	r3, [pc, #176]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003534:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003538:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01f      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	429a      	cmp	r2, r3
 800354a:	d019      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800354c:	4b24      	ldr	r3, [pc, #144]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003556:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003558:	4b21      	ldr	r3, [pc, #132]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355e:	4a20      	ldr	r2, [pc, #128]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003568:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356e:	4a1c      	ldr	r2, [pc, #112]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003570:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003574:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003578:	4a19      	ldr	r2, [pc, #100]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d016      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358a:	f7fd f991 	bl	80008b0 <HAL_GetTick>
 800358e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003590:	e00b      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003592:	f7fd f98d 	bl	80008b0 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d902      	bls.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	74fb      	strb	r3, [r7, #19]
            break;
 80035a8:	e006      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035aa:	4b0d      	ldr	r3, [pc, #52]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0ec      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035b8:	7cfb      	ldrb	r3, [r7, #19]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035be:	4b08      	ldr	r3, [pc, #32]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035ce:	4904      	ldr	r1, [pc, #16]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80035d6:	e009      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035d8:	7cfb      	ldrb	r3, [r7, #19]
 80035da:	74bb      	strb	r3, [r7, #18]
 80035dc:	e006      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80035de:	bf00      	nop
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035ec:	7c7b      	ldrb	r3, [r7, #17]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d105      	bne.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f2:	4b9e      	ldr	r3, [pc, #632]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f6:	4a9d      	ldr	r2, [pc, #628]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800360a:	4b98      	ldr	r3, [pc, #608]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003610:	f023 0203 	bic.w	r2, r3, #3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003618:	4994      	ldr	r1, [pc, #592]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800362c:	4b8f      	ldr	r3, [pc, #572]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003632:	f023 020c 	bic.w	r2, r3, #12
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363a:	498c      	ldr	r1, [pc, #560]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800364e:	4b87      	ldr	r3, [pc, #540]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003654:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365c:	4983      	ldr	r1, [pc, #524]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003670:	4b7e      	ldr	r3, [pc, #504]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003676:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367e:	497b      	ldr	r1, [pc, #492]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003692:	4b76      	ldr	r3, [pc, #472]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003698:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a0:	4972      	ldr	r1, [pc, #456]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0320 	and.w	r3, r3, #32
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036b4:	4b6d      	ldr	r3, [pc, #436]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c2:	496a      	ldr	r1, [pc, #424]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036d6:	4b65      	ldr	r3, [pc, #404]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e4:	4961      	ldr	r1, [pc, #388]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036f8:	4b5c      	ldr	r3, [pc, #368]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003706:	4959      	ldr	r1, [pc, #356]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800371a:	4b54      	ldr	r3, [pc, #336]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003720:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003728:	4950      	ldr	r1, [pc, #320]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800373c:	4b4b      	ldr	r3, [pc, #300]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374a:	4948      	ldr	r1, [pc, #288]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800375e:	4b43      	ldr	r3, [pc, #268]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003764:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376c:	493f      	ldr	r1, [pc, #252]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d028      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003780:	4b3a      	ldr	r3, [pc, #232]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003786:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800378e:	4937      	ldr	r1, [pc, #220]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	4313      	orrs	r3, r2
 8003792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800379a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800379e:	d106      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037a0:	4b32      	ldr	r3, [pc, #200]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	4a31      	ldr	r2, [pc, #196]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037aa:	60d3      	str	r3, [r2, #12]
 80037ac:	e011      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037b6:	d10c      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3304      	adds	r3, #4
 80037bc:	2101      	movs	r1, #1
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f8d8 	bl	8003974 <RCCEx_PLLSAI1_Config>
 80037c4:	4603      	mov	r3, r0
 80037c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037c8:	7cfb      	ldrb	r3, [r7, #19]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d028      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037de:	4b23      	ldr	r3, [pc, #140]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ec:	491f      	ldr	r1, [pc, #124]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037fc:	d106      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037fe:	4b1b      	ldr	r3, [pc, #108]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	4a1a      	ldr	r2, [pc, #104]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003808:	60d3      	str	r3, [r2, #12]
 800380a:	e011      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003810:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003814:	d10c      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3304      	adds	r3, #4
 800381a:	2101      	movs	r1, #1
 800381c:	4618      	mov	r0, r3
 800381e:	f000 f8a9 	bl	8003974 <RCCEx_PLLSAI1_Config>
 8003822:	4603      	mov	r3, r0
 8003824:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003826:	7cfb      	ldrb	r3, [r7, #19]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800382c:	7cfb      	ldrb	r3, [r7, #19]
 800382e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d02b      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003842:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800384a:	4908      	ldr	r1, [pc, #32]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003856:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800385a:	d109      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800385c:	4b03      	ldr	r3, [pc, #12]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4a02      	ldr	r2, [pc, #8]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003866:	60d3      	str	r3, [r2, #12]
 8003868:	e014      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800386a:	bf00      	nop
 800386c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003874:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003878:	d10c      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3304      	adds	r3, #4
 800387e:	2101      	movs	r1, #1
 8003880:	4618      	mov	r0, r3
 8003882:	f000 f877 	bl	8003974 <RCCEx_PLLSAI1_Config>
 8003886:	4603      	mov	r3, r0
 8003888:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800388a:	7cfb      	ldrb	r3, [r7, #19]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d02f      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ae:	4928      	ldr	r1, [pc, #160]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038be:	d10d      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3304      	adds	r3, #4
 80038c4:	2102      	movs	r1, #2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 f854 	bl	8003974 <RCCEx_PLLSAI1_Config>
 80038cc:	4603      	mov	r3, r0
 80038ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038d0:	7cfb      	ldrb	r3, [r7, #19]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d014      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038d6:	7cfb      	ldrb	r3, [r7, #19]
 80038d8:	74bb      	strb	r3, [r7, #18]
 80038da:	e011      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	3320      	adds	r3, #32
 80038ea:	2102      	movs	r1, #2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f935 	bl	8003b5c <RCCEx_PLLSAI2_Config>
 80038f2:	4603      	mov	r3, r0
 80038f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038f6:	7cfb      	ldrb	r3, [r7, #19]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038fc:	7cfb      	ldrb	r3, [r7, #19]
 80038fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800390c:	4b10      	ldr	r3, [pc, #64]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800391a:	490d      	ldr	r1, [pc, #52]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00b      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800392e:	4b08      	ldr	r3, [pc, #32]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003934:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800393e:	4904      	ldr	r1, [pc, #16]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003946:	7cbb      	ldrb	r3, [r7, #18]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40021000 	.word	0x40021000

08003954 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003958:	4b05      	ldr	r3, [pc, #20]	@ (8003970 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a04      	ldr	r2, [pc, #16]	@ (8003970 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800395e:	f043 0304 	orr.w	r3, r3, #4
 8003962:	6013      	str	r3, [r2, #0]
}
 8003964:	bf00      	nop
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000

08003974 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800397e:	2300      	movs	r3, #0
 8003980:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003982:	4b75      	ldr	r3, [pc, #468]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d018      	beq.n	80039c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800398e:	4b72      	ldr	r3, [pc, #456]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f003 0203 	and.w	r2, r3, #3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d10d      	bne.n	80039ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
       ||
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d009      	beq.n	80039ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
       ||
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d047      	beq.n	8003a4a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	73fb      	strb	r3, [r7, #15]
 80039be:	e044      	b.n	8003a4a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2b03      	cmp	r3, #3
 80039c6:	d018      	beq.n	80039fa <RCCEx_PLLSAI1_Config+0x86>
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d825      	bhi.n	8003a18 <RCCEx_PLLSAI1_Config+0xa4>
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d002      	beq.n	80039d6 <RCCEx_PLLSAI1_Config+0x62>
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d009      	beq.n	80039e8 <RCCEx_PLLSAI1_Config+0x74>
 80039d4:	e020      	b.n	8003a18 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039d6:	4b60      	ldr	r3, [pc, #384]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d11d      	bne.n	8003a1e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039e6:	e01a      	b.n	8003a1e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039e8:	4b5b      	ldr	r3, [pc, #364]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d116      	bne.n	8003a22 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039f8:	e013      	b.n	8003a22 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039fa:	4b57      	ldr	r3, [pc, #348]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10f      	bne.n	8003a26 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a06:	4b54      	ldr	r3, [pc, #336]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d109      	bne.n	8003a26 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a16:	e006      	b.n	8003a26 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a1c:	e004      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a1e:	bf00      	nop
 8003a20:	e002      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a22:	bf00      	nop
 8003a24:	e000      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a26:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10d      	bne.n	8003a4a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a2e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6819      	ldr	r1, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	011b      	lsls	r3, r3, #4
 8003a42:	430b      	orrs	r3, r1
 8003a44:	4944      	ldr	r1, [pc, #272]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d17d      	bne.n	8003b4c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a50:	4b41      	ldr	r3, [pc, #260]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a40      	ldr	r2, [pc, #256]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a5c:	f7fc ff28 	bl	80008b0 <HAL_GetTick>
 8003a60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a62:	e009      	b.n	8003a78 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a64:	f7fc ff24 	bl	80008b0 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d902      	bls.n	8003a78 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	73fb      	strb	r3, [r7, #15]
        break;
 8003a76:	e005      	b.n	8003a84 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a78:	4b37      	ldr	r3, [pc, #220]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1ef      	bne.n	8003a64 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d160      	bne.n	8003b4c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d111      	bne.n	8003ab4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a90:	4b31      	ldr	r3, [pc, #196]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6892      	ldr	r2, [r2, #8]
 8003aa0:	0211      	lsls	r1, r2, #8
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	68d2      	ldr	r2, [r2, #12]
 8003aa6:	0912      	lsrs	r2, r2, #4
 8003aa8:	0452      	lsls	r2, r2, #17
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	492a      	ldr	r1, [pc, #168]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	610b      	str	r3, [r1, #16]
 8003ab2:	e027      	b.n	8003b04 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d112      	bne.n	8003ae0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aba:	4b27      	ldr	r3, [pc, #156]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003ac2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6892      	ldr	r2, [r2, #8]
 8003aca:	0211      	lsls	r1, r2, #8
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6912      	ldr	r2, [r2, #16]
 8003ad0:	0852      	lsrs	r2, r2, #1
 8003ad2:	3a01      	subs	r2, #1
 8003ad4:	0552      	lsls	r2, r2, #21
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	491f      	ldr	r1, [pc, #124]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	610b      	str	r3, [r1, #16]
 8003ade:	e011      	b.n	8003b04 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ae8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6892      	ldr	r2, [r2, #8]
 8003af0:	0211      	lsls	r1, r2, #8
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6952      	ldr	r2, [r2, #20]
 8003af6:	0852      	lsrs	r2, r2, #1
 8003af8:	3a01      	subs	r2, #1
 8003afa:	0652      	lsls	r2, r2, #25
 8003afc:	430a      	orrs	r2, r1
 8003afe:	4916      	ldr	r1, [pc, #88]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b04:	4b14      	ldr	r3, [pc, #80]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a13      	ldr	r2, [pc, #76]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b10:	f7fc fece 	bl	80008b0 <HAL_GetTick>
 8003b14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b16:	e009      	b.n	8003b2c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b18:	f7fc feca 	bl	80008b0 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d902      	bls.n	8003b2c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	73fb      	strb	r3, [r7, #15]
          break;
 8003b2a:	e005      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0ef      	beq.n	8003b18 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d106      	bne.n	8003b4c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b3e:	4b06      	ldr	r3, [pc, #24]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b40:	691a      	ldr	r2, [r3, #16]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	4904      	ldr	r1, [pc, #16]	@ (8003b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40021000 	.word	0x40021000

08003b5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b66:	2300      	movs	r3, #0
 8003b68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b6a:	4b6a      	ldr	r3, [pc, #424]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d018      	beq.n	8003ba8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b76:	4b67      	ldr	r3, [pc, #412]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f003 0203 	and.w	r2, r3, #3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d10d      	bne.n	8003ba2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
       ||
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d009      	beq.n	8003ba2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b8e:	4b61      	ldr	r3, [pc, #388]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	091b      	lsrs	r3, r3, #4
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	1c5a      	adds	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d047      	beq.n	8003c32 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	73fb      	strb	r3, [r7, #15]
 8003ba6:	e044      	b.n	8003c32 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d018      	beq.n	8003be2 <RCCEx_PLLSAI2_Config+0x86>
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d825      	bhi.n	8003c00 <RCCEx_PLLSAI2_Config+0xa4>
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d002      	beq.n	8003bbe <RCCEx_PLLSAI2_Config+0x62>
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d009      	beq.n	8003bd0 <RCCEx_PLLSAI2_Config+0x74>
 8003bbc:	e020      	b.n	8003c00 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bbe:	4b55      	ldr	r3, [pc, #340]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d11d      	bne.n	8003c06 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bce:	e01a      	b.n	8003c06 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bd0:	4b50      	ldr	r3, [pc, #320]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d116      	bne.n	8003c0a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be0:	e013      	b.n	8003c0a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003be2:	4b4c      	ldr	r3, [pc, #304]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10f      	bne.n	8003c0e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bee:	4b49      	ldr	r3, [pc, #292]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d109      	bne.n	8003c0e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bfe:	e006      	b.n	8003c0e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
      break;
 8003c04:	e004      	b.n	8003c10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c06:	bf00      	nop
 8003c08:	e002      	b.n	8003c10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c0a:	bf00      	nop
 8003c0c:	e000      	b.n	8003c10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10d      	bne.n	8003c32 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c16:	4b3f      	ldr	r3, [pc, #252]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6819      	ldr	r1, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	4939      	ldr	r1, [pc, #228]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d167      	bne.n	8003d08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c38:	4b36      	ldr	r3, [pc, #216]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a35      	ldr	r2, [pc, #212]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c44:	f7fc fe34 	bl	80008b0 <HAL_GetTick>
 8003c48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c4a:	e009      	b.n	8003c60 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c4c:	f7fc fe30 	bl	80008b0 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d902      	bls.n	8003c60 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c5e:	e005      	b.n	8003c6c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c60:	4b2c      	ldr	r3, [pc, #176]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1ef      	bne.n	8003c4c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d14a      	bne.n	8003d08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d111      	bne.n	8003c9c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c78:	4b26      	ldr	r3, [pc, #152]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6892      	ldr	r2, [r2, #8]
 8003c88:	0211      	lsls	r1, r2, #8
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	68d2      	ldr	r2, [r2, #12]
 8003c8e:	0912      	lsrs	r2, r2, #4
 8003c90:	0452      	lsls	r2, r2, #17
 8003c92:	430a      	orrs	r2, r1
 8003c94:	491f      	ldr	r1, [pc, #124]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	614b      	str	r3, [r1, #20]
 8003c9a:	e011      	b.n	8003cc0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ca4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6892      	ldr	r2, [r2, #8]
 8003cac:	0211      	lsls	r1, r2, #8
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6912      	ldr	r2, [r2, #16]
 8003cb2:	0852      	lsrs	r2, r2, #1
 8003cb4:	3a01      	subs	r2, #1
 8003cb6:	0652      	lsls	r2, r2, #25
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	4916      	ldr	r1, [pc, #88]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cc0:	4b14      	ldr	r3, [pc, #80]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a13      	ldr	r2, [pc, #76]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ccc:	f7fc fdf0 	bl	80008b0 <HAL_GetTick>
 8003cd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cd2:	e009      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cd4:	f7fc fdec 	bl	80008b0 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d902      	bls.n	8003ce8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ce6:	e005      	b.n	8003cf4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0ef      	beq.n	8003cd4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003cf4:	7bfb      	ldrb	r3, [r7, #15]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d106      	bne.n	8003d08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cfa:	4b06      	ldr	r3, [pc, #24]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfc:	695a      	ldr	r2, [r3, #20]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	4904      	ldr	r1, [pc, #16]	@ (8003d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	40021000 	.word	0x40021000

08003d18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d18:	b084      	sub	sp, #16
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b084      	sub	sp, #16
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	f107 001c 	add.w	r0, r7, #28
 8003d26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f9bd 	bl	80040b6 <USB_CoreReset>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003d40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d106      	bne.n	8003d56 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d54:	e005      	b.n	8003d62 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8003d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d6e:	b004      	add	sp, #16
 8003d70:	4770      	bx	lr

08003d72 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f043 0201 	orr.w	r2, r3, #1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f023 0201 	bic.w	r2, r3, #1
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003dd2:	78fb      	ldrb	r3, [r7, #3]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d115      	bne.n	8003e04 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003de4:	200a      	movs	r0, #10
 8003de6:	f7fc fd6f 	bl	80008c8 <HAL_Delay>
      ms += 10U;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	330a      	adds	r3, #10
 8003dee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f952 	bl	800409a <USB_GetMode>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d01e      	beq.n	8003e3a <USB_SetCurrentMode+0x84>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e00:	d9f0      	bls.n	8003de4 <USB_SetCurrentMode+0x2e>
 8003e02:	e01a      	b.n	8003e3a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d115      	bne.n	8003e36 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e16:	200a      	movs	r0, #10
 8003e18:	f7fc fd56 	bl	80008c8 <HAL_Delay>
      ms += 10U;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	330a      	adds	r3, #10
 8003e20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f939 	bl	800409a <USB_GetMode>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d005      	beq.n	8003e3a <USB_SetCurrentMode+0x84>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e32:	d9f0      	bls.n	8003e16 <USB_SetCurrentMode+0x60>
 8003e34:	e001      	b.n	8003e3a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e005      	b.n	8003e46 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e3e:	d101      	bne.n	8003e44 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b085      	sub	sp, #20
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e68:	d901      	bls.n	8003e6e <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e01b      	b.n	8003ea6 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	daf2      	bge.n	8003e5c <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	019b      	lsls	r3, r3, #6
 8003e7e:	f043 0220 	orr.w	r2, r3, #32
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e92:	d901      	bls.n	8003e98 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e006      	b.n	8003ea6 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b20      	cmp	r3, #32
 8003ea2:	d0f0      	beq.n	8003e86 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b085      	sub	sp, #20
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003eca:	d901      	bls.n	8003ed0 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e018      	b.n	8003f02 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	daf2      	bge.n	8003ebe <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2210      	movs	r2, #16
 8003ee0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003eee:	d901      	bls.n	8003ef4 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e006      	b.n	8003f02 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	2b10      	cmp	r3, #16
 8003efe:	d0f0      	beq.n	8003ee2 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b089      	sub	sp, #36	@ 0x24
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	60f8      	str	r0, [r7, #12]
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	4611      	mov	r1, r2
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	71fb      	strb	r3, [r7, #7]
 8003f20:	4613      	mov	r3, r2
 8003f22:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8003f2c:	88bb      	ldrh	r3, [r7, #4]
 8003f2e:	3303      	adds	r3, #3
 8003f30:	089b      	lsrs	r3, r3, #2
 8003f32:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8003f34:	2300      	movs	r3, #0
 8003f36:	61bb      	str	r3, [r7, #24]
 8003f38:	e018      	b.n	8003f6c <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	031a      	lsls	r2, r3, #12
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f46:	461a      	mov	r2, r3
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6013      	str	r3, [r2, #0]
    pSrc++;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	3301      	adds	r3, #1
 8003f52:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	3301      	adds	r3, #1
 8003f58:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	3301      	adds	r3, #1
 8003f64:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	61bb      	str	r3, [r7, #24]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d3e2      	bcc.n	8003f3a <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3724      	adds	r7, #36	@ 0x24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b08b      	sub	sp, #44	@ 0x2c
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	60f8      	str	r0, [r7, #12]
 8003f8a:	60b9      	str	r1, [r7, #8]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8003f98:	88fb      	ldrh	r3, [r7, #6]
 8003f9a:	089b      	lsrs	r3, r3, #2
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8003fa0:	88fb      	ldrh	r3, [r7, #6]
 8003fa2:	f003 0303 	and.w	r3, r3, #3
 8003fa6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8003fa8:	2300      	movs	r3, #0
 8003faa:	623b      	str	r3, [r7, #32]
 8003fac:	e014      	b.n	8003fd8 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	601a      	str	r2, [r3, #0]
    pDest++;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	3301      	adds	r3, #1
 8003fca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fce:	3301      	adds	r3, #1
 8003fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	623b      	str	r3, [r7, #32]
 8003fd8:	6a3a      	ldr	r2, [r7, #32]
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d3e6      	bcc.n	8003fae <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8003fe0:	8bfb      	ldrh	r3, [r7, #30]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d01e      	beq.n	8004024 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	f107 0310 	add.w	r3, r7, #16
 8003ff6:	6812      	ldr	r2, [r2, #0]
 8003ff8:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	fa22 f303 	lsr.w	r3, r2, r3
 8004006:	b2da      	uxtb	r2, r3
 8004008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400a:	701a      	strb	r2, [r3, #0]
      i++;
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	3301      	adds	r3, #1
 8004010:	623b      	str	r3, [r7, #32]
      pDest++;
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004014:	3301      	adds	r3, #1
 8004016:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004018:	8bfb      	ldrh	r3, [r7, #30]
 800401a:	3b01      	subs	r3, #1
 800401c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800401e:	8bfb      	ldrh	r3, [r7, #30]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1ea      	bne.n	8003ffa <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004026:	4618      	mov	r0, r3
 8004028:	372c      	adds	r7, #44	@ 0x2c
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004032:	b480      	push	{r7}
 8004034:	b085      	sub	sp, #20
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	4013      	ands	r3, r2
 8004048:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800404a:	68fb      	ldr	r3, [r7, #12]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3714      	adds	r7, #20
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	460b      	mov	r3, r1
 8004062:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	015a      	lsls	r2, r3, #5
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8004078:	78fb      	ldrb	r3, [r7, #3]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4413      	add	r3, r2
 8004080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	4013      	ands	r3, r2
 800408a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800408c:	68bb      	ldr	r3, [r7, #8]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3714      	adds	r7, #20
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f003 0301 	and.w	r3, r3, #1
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b085      	sub	sp, #20
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	3301      	adds	r3, #1
 80040c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040ce:	d901      	bls.n	80040d4 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e022      	b.n	800411a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	daf2      	bge.n	80040c2 <USB_CoreReset+0xc>

  count = 10U;
 80040dc:	230a      	movs	r3, #10
 80040de:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80040e0:	e002      	b.n	80040e8 <USB_CoreReset+0x32>
  {
    count--;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	3b01      	subs	r3, #1
 80040e6:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f9      	bne.n	80040e2 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	f043 0201 	orr.w	r2, r3, #1
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	3301      	adds	r3, #1
 80040fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004106:	d901      	bls.n	800410c <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e006      	b.n	800411a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b01      	cmp	r3, #1
 8004116:	d0f0      	beq.n	80040fa <USB_CoreReset+0x44>

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3714      	adds	r7, #20
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
	...

08004128 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004128:	b084      	sub	sp, #16
 800412a:	b580      	push	{r7, lr}
 800412c:	b086      	sub	sp, #24
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
 8004132:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004136:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004148:	461a      	mov	r2, r3
 800414a:	2300      	movs	r3, #0
 800414c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004152:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800415e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004174:	f023 0304 	bic.w	r3, r3, #4
 8004178:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800417a:	2110      	movs	r1, #16
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff fe66 	bl	8003e4e <USB_FlushTxFifo>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff fe90 	bl	8003eb2 <USB_FlushRxFifo>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800419c:	2300      	movs	r3, #0
 800419e:	613b      	str	r3, [r7, #16]
 80041a0:	e015      	b.n	80041ce <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	015a      	lsls	r2, r3, #5
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	4413      	add	r3, r2
 80041aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ae:	461a      	mov	r2, r3
 80041b0:	f04f 33ff 	mov.w	r3, #4294967295
 80041b4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	015a      	lsls	r2, r3, #5
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4413      	add	r3, r2
 80041be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c2:	461a      	mov	r2, r3
 80041c4:	2300      	movs	r3, #0
 80041c6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	3301      	adds	r3, #1
 80041cc:	613b      	str	r3, [r7, #16]
 80041ce:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80041d2:	461a      	mov	r2, r3
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d3e3      	bcc.n	80041a2 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f04f 32ff 	mov.w	r2, #4294967295
 80041e6:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2280      	movs	r2, #128	@ 0x80
 80041ec:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004224 <USB_HostInit+0xfc>)
 80041f2:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004228 <USB_HostInit+0x100>)
 80041f8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	f043 0210 	orr.w	r2, r3, #16
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	699a      	ldr	r2, [r3, #24]
 800420c:	4b07      	ldr	r3, [pc, #28]	@ (800422c <USB_HostInit+0x104>)
 800420e:	4313      	orrs	r3, r2
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004214:	7dfb      	ldrb	r3, [r7, #23]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004220:	b004      	add	sp, #16
 8004222:	4770      	bx	lr
 8004224:	00600080 	.word	0x00600080
 8004228:	004000e0 	.word	0x004000e0
 800422c:	a3200008 	.word	0xa3200008

08004230 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800424e:	f023 0303 	bic.w	r3, r3, #3
 8004252:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	78fb      	ldrb	r3, [r7, #3]
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	68f9      	ldr	r1, [r7, #12]
 8004264:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004268:	4313      	orrs	r3, r2
 800426a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800426c:	78fb      	ldrb	r3, [r7, #3]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d107      	bne.n	8004282 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004278:	461a      	mov	r2, r3
 800427a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800427e:	6053      	str	r3, [r2, #4]
 8004280:	e00c      	b.n	800429c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8004282:	78fb      	ldrb	r3, [r7, #3]
 8004284:	2b02      	cmp	r3, #2
 8004286:	d107      	bne.n	8004298 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800428e:	461a      	mov	r2, r3
 8004290:	f241 7370 	movw	r3, #6000	@ 0x1770
 8004294:	6053      	str	r3, [r2, #4]
 8004296:	e001      	b.n	800429c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e000      	b.n	800429e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80042ca:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80042d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80042da:	2064      	movs	r0, #100	@ 0x64
 80042dc:	f7fc faf4 	bl	80008c8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80042e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042ec:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80042ee:	200a      	movs	r0, #10
 80042f0:	f7fc faea 	bl	80008c8 <HAL_Delay>

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	460b      	mov	r3, r1
 8004308:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800430e:	2300      	movs	r3, #0
 8004310:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004322:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d109      	bne.n	8004342 <USB_DriveVbus+0x44>
 800432e:	78fb      	ldrb	r3, [r7, #3]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d106      	bne.n	8004342 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800433c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004340:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800434c:	d109      	bne.n	8004362 <USB_DriveVbus+0x64>
 800434e:	78fb      	ldrb	r3, [r7, #3]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d106      	bne.n	8004362 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800435c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004360:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800437c:	2300      	movs	r3, #0
 800437e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	0c5b      	lsrs	r3, r3, #17
 800438e:	f003 0303 	and.w	r3, r3, #3
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800439e:	b480      	push	{r7}
 80043a0:	b085      	sub	sp, #20
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	b29b      	uxth	r3, r3
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	4608      	mov	r0, r1
 80043ca:	4611      	mov	r1, r2
 80043cc:	461a      	mov	r2, r3
 80043ce:	4603      	mov	r3, r0
 80043d0:	70fb      	strb	r3, [r7, #3]
 80043d2:	460b      	mov	r3, r1
 80043d4:	70bb      	strb	r3, [r7, #2]
 80043d6:	4613      	mov	r3, r2
 80043d8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80043e2:	78fb      	ldrb	r3, [r7, #3]
 80043e4:	015a      	lsls	r2, r3, #5
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	4413      	add	r3, r2
 80043ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043ee:	461a      	mov	r2, r3
 80043f0:	f04f 33ff 	mov.w	r3, #4294967295
 80043f4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80043f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80043fa:	2b03      	cmp	r3, #3
 80043fc:	d867      	bhi.n	80044ce <USB_HC_Init+0x10e>
 80043fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004404 <USB_HC_Init+0x44>)
 8004400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004404:	08004415 	.word	0x08004415
 8004408:	08004491 	.word	0x08004491
 800440c:	08004415 	.word	0x08004415
 8004410:	08004453 	.word	0x08004453
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004414:	78fb      	ldrb	r3, [r7, #3]
 8004416:	015a      	lsls	r2, r3, #5
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	4413      	add	r3, r2
 800441c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004420:	461a      	mov	r2, r3
 8004422:	f240 439d 	movw	r3, #1181	@ 0x49d
 8004426:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004428:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800442c:	2b00      	cmp	r3, #0
 800442e:	da51      	bge.n	80044d4 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004430:	78fb      	ldrb	r3, [r7, #3]
 8004432:	015a      	lsls	r2, r3, #5
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	4413      	add	r3, r2
 8004438:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	0151      	lsls	r1, r2, #5
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	440a      	add	r2, r1
 8004446:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800444a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444e:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004450:	e040      	b.n	80044d4 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4413      	add	r3, r2
 800445a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800445e:	461a      	mov	r2, r3
 8004460:	f240 639d 	movw	r3, #1693	@ 0x69d
 8004464:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004466:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800446a:	2b00      	cmp	r3, #0
 800446c:	da34      	bge.n	80044d8 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800446e:	78fb      	ldrb	r3, [r7, #3]
 8004470:	015a      	lsls	r2, r3, #5
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4413      	add	r3, r2
 8004476:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	78fa      	ldrb	r2, [r7, #3]
 800447e:	0151      	lsls	r1, r2, #5
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	440a      	add	r2, r1
 8004484:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800448c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800448e:	e023      	b.n	80044d8 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004490:	78fb      	ldrb	r3, [r7, #3]
 8004492:	015a      	lsls	r2, r3, #5
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	4413      	add	r3, r2
 8004498:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800449c:	461a      	mov	r2, r3
 800449e:	f240 2325 	movw	r3, #549	@ 0x225
 80044a2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80044a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	da17      	bge.n	80044dc <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	015a      	lsls	r2, r3, #5
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	4413      	add	r3, r2
 80044b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	0151      	lsls	r1, r2, #5
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	440a      	add	r2, r1
 80044c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044c6:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80044ca:	60d3      	str	r3, [r2, #12]
      }
      break;
 80044cc:	e006      	b.n	80044dc <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	77fb      	strb	r3, [r7, #31]
      break;
 80044d2:	e004      	b.n	80044de <USB_HC_Init+0x11e>
      break;
 80044d4:	bf00      	nop
 80044d6:	e002      	b.n	80044de <USB_HC_Init+0x11e>
      break;
 80044d8:	bf00      	nop
 80044da:	e000      	b.n	80044de <USB_HC_Init+0x11e>
      break;
 80044dc:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80044de:	78fb      	ldrb	r3, [r7, #3]
 80044e0:	015a      	lsls	r2, r3, #5
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4413      	add	r3, r2
 80044e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	78fa      	ldrb	r2, [r7, #3]
 80044ee:	0151      	lsls	r1, r2, #5
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	440a      	add	r2, r1
 80044f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044f8:	f043 0302 	orr.w	r3, r3, #2
 80044fc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004504:	699a      	ldr	r2, [r3, #24]
 8004506:	78fb      	ldrb	r3, [r7, #3]
 8004508:	f003 030f 	and.w	r3, r3, #15
 800450c:	2101      	movs	r1, #1
 800450e:	fa01 f303 	lsl.w	r3, r1, r3
 8004512:	6939      	ldr	r1, [r7, #16]
 8004514:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004518:	4313      	orrs	r3, r2
 800451a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004528:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800452c:	2b00      	cmp	r3, #0
 800452e:	da03      	bge.n	8004538 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8004530:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004534:	61bb      	str	r3, [r7, #24]
 8004536:	e001      	b.n	800453c <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8004538:	2300      	movs	r3, #0
 800453a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7ff ff17 	bl	8004370 <USB_GetHostSpeed>
 8004542:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004544:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004548:	2b02      	cmp	r3, #2
 800454a:	d106      	bne.n	800455a <USB_HC_Init+0x19a>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b02      	cmp	r3, #2
 8004550:	d003      	beq.n	800455a <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 8004552:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004556:	617b      	str	r3, [r7, #20]
 8004558:	e001      	b.n	800455e <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800455e:	787b      	ldrb	r3, [r7, #1]
 8004560:	059b      	lsls	r3, r3, #22
 8004562:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004566:	78bb      	ldrb	r3, [r7, #2]
 8004568:	02db      	lsls	r3, r3, #11
 800456a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800456e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004570:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004574:	049b      	lsls	r3, r3, #18
 8004576:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800457a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800457c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800457e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004582:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	431a      	orrs	r2, r3
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800458c:	78fa      	ldrb	r2, [r7, #3]
 800458e:	0151      	lsls	r1, r2, #5
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	440a      	add	r2, r1
 8004594:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8004598:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800459c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800459e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d003      	beq.n	80045ae <USB_HC_Init+0x1ee>
 80045a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d10f      	bne.n	80045ce <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80045ae:	78fb      	ldrb	r3, [r7, #3]
 80045b0:	015a      	lsls	r2, r3, #5
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	78fa      	ldrb	r2, [r7, #3]
 80045be:	0151      	lsls	r1, r2, #5
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	440a      	add	r2, r1
 80045c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80045cc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80045ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3720      	adds	r7, #32
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b088      	sub	sp, #32
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	785b      	ldrb	r3, [r3, #1]
 80045ea:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80045ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045f0:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d018      	beq.n	800462c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	8952      	ldrh	r2, [r2, #10]
 8004602:	4413      	add	r3, r2
 8004604:	3b01      	subs	r3, #1
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	8952      	ldrh	r2, [r2, #10]
 800460a:	fbb3 f3f2 	udiv	r3, r3, r2
 800460e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8004610:	8bfa      	ldrh	r2, [r7, #30]
 8004612:	8a7b      	ldrh	r3, [r7, #18]
 8004614:	429a      	cmp	r2, r3
 8004616:	d90b      	bls.n	8004630 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8004618:	8a7b      	ldrh	r3, [r7, #18]
 800461a:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800461c:	8bfb      	ldrh	r3, [r7, #30]
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	8952      	ldrh	r2, [r2, #10]
 8004622:	fb03 f202 	mul.w	r2, r3, r2
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	615a      	str	r2, [r3, #20]
 800462a:	e001      	b.n	8004630 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800462c:	2301      	movs	r3, #1
 800462e:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	78db      	ldrb	r3, [r3, #3]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d007      	beq.n	8004648 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004638:	8bfb      	ldrh	r3, [r7, #30]
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	8952      	ldrh	r2, [r2, #10]
 800463e:	fb03 f202 	mul.w	r2, r3, r2
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	615a      	str	r2, [r3, #20]
 8004646:	e003      	b.n	8004650 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	699a      	ldr	r2, [r3, #24]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004658:	8bfb      	ldrh	r3, [r7, #30]
 800465a:	04d9      	lsls	r1, r3, #19
 800465c:	4b59      	ldr	r3, [pc, #356]	@ (80047c4 <USB_HC_StartXfer+0x1ec>)
 800465e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004660:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	7b1b      	ldrb	r3, [r3, #12]
 8004666:	075b      	lsls	r3, r3, #29
 8004668:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800466c:	6979      	ldr	r1, [r7, #20]
 800466e:	0148      	lsls	r0, r1, #5
 8004670:	69b9      	ldr	r1, [r7, #24]
 8004672:	4401      	add	r1, r0
 8004674:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004678:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800467a:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	bf0c      	ite	eq
 800468c:	2301      	moveq	r3, #1
 800468e:	2300      	movne	r3, #0
 8004690:	b2db      	uxtb	r3, r3
 8004692:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	015a      	lsls	r2, r3, #5
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	4413      	add	r3, r2
 800469c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	0151      	lsls	r1, r2, #5
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	440a      	add	r2, r1
 80046aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80046b2:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	015a      	lsls	r2, r3, #5
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	4413      	add	r3, r2
 80046bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	7c7b      	ldrb	r3, [r7, #17]
 80046c4:	075b      	lsls	r3, r3, #29
 80046c6:	6979      	ldr	r1, [r7, #20]
 80046c8:	0148      	lsls	r0, r1, #5
 80046ca:	69b9      	ldr	r1, [r7, #24]
 80046cc:	4401      	add	r1, r0
 80046ce:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80046d2:	4313      	orrs	r3, r2
 80046d4:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80046ec:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	78db      	ldrb	r3, [r3, #3]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d004      	beq.n	8004700 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	e003      	b.n	8004708 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004706:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800470e:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	015a      	lsls	r2, r3, #5
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	4413      	add	r3, r2
 8004718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800471c:	461a      	mov	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	78db      	ldrb	r3, [r3, #3]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d147      	bne.n	80047ba <USB_HC_StartXfer+0x1e2>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d043      	beq.n	80047ba <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	7a5b      	ldrb	r3, [r3, #9]
 8004736:	2b03      	cmp	r3, #3
 8004738:	d830      	bhi.n	800479c <USB_HC_StartXfer+0x1c4>
 800473a:	a201      	add	r2, pc, #4	@ (adr r2, 8004740 <USB_HC_StartXfer+0x168>)
 800473c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004740:	08004751 	.word	0x08004751
 8004744:	08004775 	.word	0x08004775
 8004748:	08004751 	.word	0x08004751
 800474c:	08004775 	.word	0x08004775
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	3303      	adds	r3, #3
 8004756:	089b      	lsrs	r3, r3, #2
 8004758:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800475a:	89fa      	ldrh	r2, [r7, #14]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004760:	b29b      	uxth	r3, r3
 8004762:	429a      	cmp	r2, r3
 8004764:	d91c      	bls.n	80047a0 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	f043 0220 	orr.w	r2, r3, #32
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	619a      	str	r2, [r3, #24]
        }
        break;
 8004772:	e015      	b.n	80047a0 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	3303      	adds	r3, #3
 800477a:	089b      	lsrs	r3, r3, #2
 800477c:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800477e:	89fa      	ldrh	r2, [r7, #14]
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	b29b      	uxth	r3, r3
 800478a:	429a      	cmp	r2, r3
 800478c:	d90a      	bls.n	80047a4 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	619a      	str	r2, [r3, #24]
        }
        break;
 800479a:	e003      	b.n	80047a4 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 800479c:	bf00      	nop
 800479e:	e002      	b.n	80047a6 <USB_HC_StartXfer+0x1ce>
        break;
 80047a0:	bf00      	nop
 80047a2:	e000      	b.n	80047a6 <USB_HC_StartXfer+0x1ce>
        break;
 80047a4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6919      	ldr	r1, [r3, #16]
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	785a      	ldrb	r2, [r3, #1]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7ff fbaa 	bl	8003f0e <USB_WritePacket>
  }

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3720      	adds	r7, #32
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	1ff80000 	.word	0x1ff80000

080047c8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	b29b      	uxth	r3, r3
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr

080047ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b089      	sub	sp, #36	@ 0x24
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
 80047f2:	460b      	mov	r3, r1
 80047f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80047fa:	78fb      	ldrb	r3, [r7, #3]
 80047fc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80047fe:	2300      	movs	r3, #0
 8004800:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	015a      	lsls	r2, r3, #5
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	4413      	add	r3, r2
 800480a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	0c9b      	lsrs	r3, r3, #18
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	015a      	lsls	r2, r3, #5
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	4413      	add	r3, r2
 8004820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	0fdb      	lsrs	r3, r3, #31
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	015a      	lsls	r2, r3, #5
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	4413      	add	r3, r2
 8004836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	0fdb      	lsrs	r3, r3, #31
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b20      	cmp	r3, #32
 800484e:	d10d      	bne.n	800486c <USB_HC_Halt+0x82>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10a      	bne.n	800486c <USB_HC_Halt+0x82>
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d005      	beq.n	8004868 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d002      	beq.n	8004868 <USB_HC_Halt+0x7e>
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b03      	cmp	r3, #3
 8004866:	d101      	bne.n	800486c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8004868:	2300      	movs	r3, #0
 800486a:	e0d8      	b.n	8004a1e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <USB_HC_Halt+0x8e>
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	2b02      	cmp	r3, #2
 8004876:	d173      	bne.n	8004960 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	015a      	lsls	r2, r3, #5
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	4413      	add	r3, r2
 8004880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69ba      	ldr	r2, [r7, #24]
 8004888:	0151      	lsls	r1, r2, #5
 800488a:	69fa      	ldr	r2, [r7, #28]
 800488c:	440a      	add	r2, r1
 800488e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004892:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004896:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f003 0320 	and.w	r3, r3, #32
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d14a      	bne.n	800493a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d133      	bne.n	8004918 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	0151      	lsls	r1, r2, #5
 80048c2:	69fa      	ldr	r2, [r7, #28]
 80048c4:	440a      	add	r2, r1
 80048c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048ce:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	015a      	lsls	r2, r3, #5
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	4413      	add	r3, r2
 80048d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	0151      	lsls	r1, r2, #5
 80048e2:	69fa      	ldr	r2, [r7, #28]
 80048e4:	440a      	add	r2, r1
 80048e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80048ee:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	3301      	adds	r3, #1
 80048f4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048fc:	d82e      	bhi.n	800495c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	015a      	lsls	r2, r3, #5
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	4413      	add	r3, r2
 8004906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004910:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004914:	d0ec      	beq.n	80048f0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004916:	e081      	b.n	8004a1c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	015a      	lsls	r2, r3, #5
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	4413      	add	r3, r2
 8004920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	69ba      	ldr	r2, [r7, #24]
 8004928:	0151      	lsls	r1, r2, #5
 800492a:	69fa      	ldr	r2, [r7, #28]
 800492c:	440a      	add	r2, r1
 800492e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004932:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004936:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004938:	e070      	b.n	8004a1c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	4413      	add	r3, r2
 8004942:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	0151      	lsls	r1, r2, #5
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	440a      	add	r2, r1
 8004950:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004954:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004958:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800495a:	e05f      	b.n	8004a1c <USB_HC_Halt+0x232>
            break;
 800495c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800495e:	e05d      	b.n	8004a1c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	015a      	lsls	r2, r3, #5
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	4413      	add	r3, r2
 8004968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	0151      	lsls	r1, r2, #5
 8004972:	69fa      	ldr	r2, [r7, #28]
 8004974:	440a      	add	r2, r1
 8004976:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800497a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800497e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d133      	bne.n	80049f8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	015a      	lsls	r2, r3, #5
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	4413      	add	r3, r2
 8004998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	0151      	lsls	r1, r2, #5
 80049a2:	69fa      	ldr	r2, [r7, #28]
 80049a4:	440a      	add	r2, r1
 80049a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049ae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	0151      	lsls	r1, r2, #5
 80049c2:	69fa      	ldr	r2, [r7, #28]
 80049c4:	440a      	add	r2, r1
 80049c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80049ce:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	3301      	adds	r3, #1
 80049d4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049dc:	d81d      	bhi.n	8004a1a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	015a      	lsls	r2, r3, #5
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	4413      	add	r3, r2
 80049e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049f4:	d0ec      	beq.n	80049d0 <USB_HC_Halt+0x1e6>
 80049f6:	e011      	b.n	8004a1c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	015a      	lsls	r2, r3, #5
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	4413      	add	r3, r2
 8004a00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	0151      	lsls	r1, r2, #5
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	440a      	add	r2, r1
 8004a0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a16:	6013      	str	r3, [r2, #0]
 8004a18:	e000      	b.n	8004a1c <USB_HC_Halt+0x232>
          break;
 8004a1a:	bf00      	nop
    }
  }

  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3724      	adds	r7, #36	@ 0x24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b088      	sub	sp, #32
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8004a32:	2300      	movs	r3, #0
 8004a34:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7ff f9a8 	bl	8003d94 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004a44:	2110      	movs	r1, #16
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7ff fa01 	bl	8003e4e <USB_FlushTxFifo>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff fa2b 	bl	8003eb2 <USB_FlushRxFifo>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8004a66:	2300      	movs	r3, #0
 8004a68:	61bb      	str	r3, [r7, #24]
 8004a6a:	e01f      	b.n	8004aac <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a82:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a8a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004a92:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	2b0f      	cmp	r3, #15
 8004ab0:	d9dc      	bls.n	8004a6c <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61bb      	str	r3, [r7, #24]
 8004ab6:	e034      	b.n	8004b22 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ace:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ad6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ade:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	015a      	lsls	r2, r3, #5
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004aec:	461a      	mov	r2, r3
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3301      	adds	r3, #1
 8004af6:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004afe:	d80c      	bhi.n	8004b1a <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	015a      	lsls	r2, r3, #5
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	4413      	add	r3, r2
 8004b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b16:	d0ec      	beq.n	8004af2 <USB_StopHost+0xc8>
 8004b18:	e000      	b.n	8004b1c <USB_StopHost+0xf2>
        break;
 8004b1a:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	61bb      	str	r3, [r7, #24]
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	2b0f      	cmp	r3, #15
 8004b26:	d9c7      	bls.n	8004ab8 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f04f 33ff 	mov.w	r3, #4294967295
 8004b34:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3c:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7ff f917 	bl	8003d72 <USB_EnableGlobalInt>

  return ret;
 8004b44:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3720      	adds	r7, #32
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <USBH_MIDI_Init>:
  *         Initializes the USB MIDI class on device connection.
  * @param  phost: pointer to the USB host handle
  * @retval USBH_StatusTypeDef: USBH_OK if successful, otherwise USBH_FAIL
  */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 8004b4e:	b590      	push	{r4, r7, lr}
 8004b50:	b08d      	sub	sp, #52	@ 0x34
 8004b52:	af04      	add	r7, sp, #16
 8004b54:	6078      	str	r0, [r7, #4]
    USBH_StatusTypeDef status = USBH_FAIL;
 8004b56:	2302      	movs	r3, #2
 8004b58:	773b      	strb	r3, [r7, #28]
    MIDI_HandleTypeDef *MIDI_Handle;

    /* Allocate memory for MIDI class handle */
    MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 8004b5a:	208e      	movs	r0, #142	@ 0x8e
 8004b5c:	f002 f9a4 	bl	8006ea8 <malloc>
 8004b60:	4603      	mov	r3, r0
 8004b62:	61bb      	str	r3, [r7, #24]
    if (MIDI_Handle == NULL) {
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <USBH_MIDI_Init+0x20>
        return USBH_FAIL;  /* Allocation failed */
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e0d1      	b.n	8004d12 <USBH_MIDI_Init+0x1c4>
    }
    /* Clear the allocated handle structure */
    memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 8004b6e:	228e      	movs	r2, #142	@ 0x8e
 8004b70:	2100      	movs	r1, #0
 8004b72:	69b8      	ldr	r0, [r7, #24]
 8004b74:	f002 fc60 	bl	8007438 <memset>

    /* Assign the class-specific handle to the host's active class data pointer */
    phost->pActiveClass->pData = (void *)MIDI_Handle;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004b7e:	69ba      	ldr	r2, [r7, #24]
 8004b80:	61da      	str	r2, [r3, #28]

    /* The device may have multiple interfaces (Audio Control and MIDI Streaming).
       We need to find the MIDI Streaming interface (Audio subclass 0x03). */
    uint8_t interface = 0xFF;
 8004b82:	23ff      	movs	r3, #255	@ 0xff
 8004b84:	77fb      	strb	r3, [r7, #31]
    for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++) {
 8004b86:	2300      	movs	r3, #0
 8004b88:	77bb      	strb	r3, [r7, #30]
 8004b8a:	e01b      	b.n	8004bc4 <USBH_MIDI_Init+0x76>
        /* Check for Audio class (0x01) and MIDI Streaming subclass (0x03) */
        if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8004b8c:	7fbb      	ldrb	r3, [r7, #30]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	211a      	movs	r1, #26
 8004b92:	fb01 f303 	mul.w	r3, r1, r3
 8004b96:	4413      	add	r3, r2
 8004b98:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d10d      	bne.n	8004bbe <USBH_MIDI_Init+0x70>
            (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING)) {
 8004ba2:	7fbb      	ldrb	r3, [r7, #30]
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	211a      	movs	r1, #26
 8004ba8:	fb01 f303 	mul.w	r3, r1, r3
 8004bac:	4413      	add	r3, r2
 8004bae:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 8004bb2:	781b      	ldrb	r3, [r3, #0]
        if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8004bb4:	2b03      	cmp	r3, #3
 8004bb6:	d102      	bne.n	8004bbe <USBH_MIDI_Init+0x70>
            interface = idx;
 8004bb8:	7fbb      	ldrb	r3, [r7, #30]
 8004bba:	77fb      	strb	r3, [r7, #31]
            break;
 8004bbc:	e008      	b.n	8004bd0 <USBH_MIDI_Init+0x82>
    for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++) {
 8004bbe:	7fbb      	ldrb	r3, [r7, #30]
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	77bb      	strb	r3, [r7, #30]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8004bca:	7fba      	ldrb	r2, [r7, #30]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d3dd      	bcc.n	8004b8c <USBH_MIDI_Init+0x3e>
        }
    }
    if (interface == 0xFF) {
 8004bd0:	7ffb      	ldrb	r3, [r7, #31]
 8004bd2:	2bff      	cmp	r3, #255	@ 0xff
 8004bd4:	d101      	bne.n	8004bda <USBH_MIDI_Init+0x8c>
        /* No MIDI Streaming interface found, return failure */
        return USBH_FAIL;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e09b      	b.n	8004d12 <USBH_MIDI_Init+0x1c4>
    }

    /* Get interface descriptor for the MIDI Streaming interface */
    USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8004bda:	7ffb      	ldrb	r3, [r7, #31]
 8004bdc:	221a      	movs	r2, #26
 8004bde:	fb02 f303 	mul.w	r3, r2, r3
 8004be2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	4413      	add	r3, r2
 8004bea:	330a      	adds	r3, #10
 8004bec:	617b      	str	r3, [r7, #20]
    /* Parse endpoints for this interface */
    for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++) {
 8004bee:	2300      	movs	r3, #0
 8004bf0:	777b      	strb	r3, [r7, #29]
 8004bf2:	e07a      	b.n	8004cea <USBH_MIDI_Init+0x19c>
        USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 8004bf4:	7f7b      	ldrb	r3, [r7, #29]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	00db      	lsls	r3, r3, #3
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	3302      	adds	r3, #2
 8004c00:	613b      	str	r3, [r7, #16]
        uint8_t ep_addr = ep_desc->bEndpointAddress;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	789b      	ldrb	r3, [r3, #2]
 8004c06:	73fb      	strb	r3, [r7, #15]
        uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  /* Mask to get EP transfer type (bits 1..0) */
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	78db      	ldrb	r3, [r3, #3]
 8004c0c:	f003 0303 	and.w	r3, r3, #3
 8004c10:	73bb      	strb	r3, [r7, #14]

        if ((ep_addr & 0x80U) && (ep_type == 0x02U)) {
 8004c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	da30      	bge.n	8004c7c <USBH_MIDI_Init+0x12e>
 8004c1a:	7bbb      	ldrb	r3, [r7, #14]
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d12d      	bne.n	8004c7c <USBH_MIDI_Init+0x12e>
            /* IN endpoint found. MIDI uses Bulk (0x02) for IN according to spec.
               Here we handle both as IN data source for MIDI messages. */
            MIDI_Handle->InEp = ep_addr;
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	709a      	strb	r2, [r3, #2]
            MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	889a      	ldrh	r2, [r3, #4]
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	809a      	strh	r2, [r3, #4]
            /* Allocate a pipe for IN endpoint and open it as BULK */
            MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	789b      	ldrb	r3, [r3, #2]
 8004c32:	4619      	mov	r1, r3
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f001 fdc1 	bl	80067bc <USBH_AllocPipe>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	701a      	strb	r2, [r3, #0]
            USBH_OpenPipe(phost,
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	7819      	ldrb	r1, [r3, #0]
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	7898      	ldrb	r0, [r3, #2]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8004c56:	69ba      	ldr	r2, [r7, #24]
 8004c58:	8892      	ldrh	r2, [r2, #4]
 8004c5a:	9202      	str	r2, [sp, #8]
 8004c5c:	2202      	movs	r2, #2
 8004c5e:	9201      	str	r2, [sp, #4]
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	4623      	mov	r3, r4
 8004c64:	4602      	mov	r2, r0
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f001 fd79 	bl	800675e <USBH_OpenPipe>
						  MIDI_Handle->InEp,
						  phost->device.address,
						  phost->device.speed,
						  USBH_EP_BULK,              /* <--- only BULK */
						  MIDI_Handle->InEpSize);
            USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);  /* Initialize data toggle for IN pipe to 0 */
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	2200      	movs	r2, #0
 8004c72:	4619      	mov	r1, r3
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f002 f8b0 	bl	8006dda <USBH_LL_SetToggle>
 8004c7a:	e033      	b.n	8004ce4 <USBH_MIDI_Init+0x196>
        }
        else if (!(ep_addr & 0x80U) && (ep_type == 0x02U)) {
 8004c7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	db2f      	blt.n	8004ce4 <USBH_MIDI_Init+0x196>
 8004c84:	7bbb      	ldrb	r3, [r7, #14]
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d12c      	bne.n	8004ce4 <USBH_MIDI_Init+0x196>
            /* OUT endpoint found (host-to-device MIDI OUT, not used in this minimal driver) */
            MIDI_Handle->OutEp = ep_addr;
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	7bfa      	ldrb	r2, [r7, #15]
 8004c8e:	70da      	strb	r2, [r3, #3]
            MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	889a      	ldrh	r2, [r3, #4]
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	80da      	strh	r2, [r3, #6]
            /* Allocate and open pipe for OUT endpoint as BULK */
            MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	78db      	ldrb	r3, [r3, #3]
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f001 fd8c 	bl	80067bc <USBH_AllocPipe>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	705a      	strb	r2, [r3, #1]
            USBH_OpenPipe(phost,
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	7859      	ldrb	r1, [r3, #1]
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	78d8      	ldrb	r0, [r3, #3]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	88d2      	ldrh	r2, [r2, #6]
 8004cc4:	9202      	str	r2, [sp, #8]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	9201      	str	r2, [sp, #4]
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	4623      	mov	r3, r4
 8004cce:	4602      	mov	r2, r0
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f001 fd44 	bl	800675e <USBH_OpenPipe>
                          MIDI_Handle->OutEp,
                          phost->device.address,
                          phost->device.speed,
                          USBH_EP_BULK,              /* <--- only BULK */
                          MIDI_Handle->OutEpSize);
            USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0); /* Initialize data toggle for OUT pipe to 0 */
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	785b      	ldrb	r3, [r3, #1]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	4619      	mov	r1, r3
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f002 f87b 	bl	8006dda <USBH_LL_SetToggle>
    for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++) {
 8004ce4:	7f7b      	ldrb	r3, [r7, #29]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	777b      	strb	r3, [r7, #29]
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	791b      	ldrb	r3, [r3, #4]
 8004cee:	7f7a      	ldrb	r2, [r7, #29]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	f4ff af7f 	bcc.w	8004bf4 <USBH_MIDI_Init+0xa6>
        }
    }

    /* Initialize FIFO indices */
    MIDI_Handle->EventFIFOHead = 0;
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
    MIDI_Handle->EventFIFOTail = 0;
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
    MIDI_Handle->state = MIDI_IDLE;
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	721a      	strb	r2, [r3, #8]

    /* Indicate successful initialization */
    status = USBH_OK;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	773b      	strb	r3, [r7, #28]
    return status;
 8004d10:	7f3b      	ldrb	r3, [r7, #28]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3724      	adds	r7, #36	@ 0x24
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd90      	pop	{r4, r7, pc}

08004d1a <USBH_MIDI_DeInit>:
  *         De-initializes the USB MIDI class when the device is disconnected.
  * @param  phost: pointer to the USB host handle
  * @retval USBH_StatusTypeDef: USBH_OK (de-init always succeeds)
  */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b084      	sub	sp, #16
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
    MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *) phost->pActiveClass->pData;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	60fb      	str	r3, [r7, #12]

    if (MIDI_Handle != NULL) {
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d02d      	beq.n	8004d8e <USBH_MIDI_DeInit+0x74>
        /* Close open pipes */
        if (MIDI_Handle->InPipe) {
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00e      	beq.n	8004d58 <USBH_MIDI_DeInit+0x3e>
            USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f001 fd2b 	bl	800679c <USBH_ClosePipe>
            USBH_FreePipe(phost, MIDI_Handle->InPipe);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f001 fd56 	bl	80067fe <USBH_FreePipe>
            MIDI_Handle->InPipe = 0;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	701a      	strb	r2, [r3, #0]
        }
        if (MIDI_Handle->OutPipe) {
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	785b      	ldrb	r3, [r3, #1]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00e      	beq.n	8004d7e <USBH_MIDI_DeInit+0x64>
            USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	785b      	ldrb	r3, [r3, #1]
 8004d64:	4619      	mov	r1, r3
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f001 fd18 	bl	800679c <USBH_ClosePipe>
            USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	785b      	ldrb	r3, [r3, #1]
 8004d70:	4619      	mov	r1, r3
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f001 fd43 	bl	80067fe <USBH_FreePipe>
            MIDI_Handle->OutPipe = 0;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	705a      	strb	r2, [r3, #1]
        }

        /* Free the MIDI class handle memory */
        USBH_free(MIDI_Handle);
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f002 f89a 	bl	8006eb8 <free>
        phost->pActiveClass->pData = NULL;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	61da      	str	r2, [r3, #28]
    }
    return USBH_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3710      	adds	r7, #16
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <USBH_MIDI_ClassRequest>:
  *         Handles MIDI class-specific requests (none needed for basic MIDI).
  * @param  phost: pointer to the USB host handle
  * @retval USBH_StatusTypeDef: USBH_OK (since no class requests are required)
  */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
    /* No specific class requests (like SetInterface) are needed for MIDI in this minimal implementation.
       Simply return OK to proceed with enumeration. */
    return USBH_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <USBH_MIDI_Process>:
  *         Polling process for receiving MIDI data from the device.
  * @param  phost: pointer to the USB host handle
  * @retval USBH_StatusTypeDef: USBH_OK or USBH_BUSY depending on processing
  */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b088      	sub	sp, #32
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
    MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *) phost->pActiveClass->pData;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	617b      	str	r3, [r7, #20]
    USBH_StatusTypeDef status = USBH_OK;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	77fb      	strb	r3, [r7, #31]
    uint32_t urb_state;
    uint32_t length;

    if (MIDI_Handle == NULL) {
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <USBH_MIDI_Process+0x20>
        return USBH_FAIL;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e09f      	b.n	8004f0e <USBH_MIDI_Process+0x160>
    }

    switch (MIDI_Handle->state) {
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	7a1b      	ldrb	r3, [r3, #8]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	f000 8094 	beq.w	8004f00 <USBH_MIDI_Process+0x152>
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	f300 8094 	bgt.w	8004f06 <USBH_MIDI_Process+0x158>
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d002      	beq.n	8004de8 <USBH_MIDI_Process+0x3a>
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d010      	beq.n	8004e08 <USBH_MIDI_Process+0x5a>
 8004de6:	e08e      	b.n	8004f06 <USBH_MIDI_Process+0x158>
    case MIDI_IDLE:
        /* No ongoing transfer, initiate a new IN transfer to read MIDI data */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer, MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f103 0109 	add.w	r1, r3, #9
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	889a      	ldrh	r2, [r3, #4]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f001 fc93 	bl	8006722 <USBH_BulkReceiveData>
        MIDI_Handle->state = MIDI_TRANSFER;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	721a      	strb	r2, [r3, #8]
        status = USBH_BUSY;
 8004e02:	2301      	movs	r3, #1
 8004e04:	77fb      	strb	r3, [r7, #31]
        break;
 8004e06:	e081      	b.n	8004f0c <USBH_MIDI_Process+0x15e>

    case MIDI_TRANSFER:
        /* Check the state of the last USB transfer */
        urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f001 ffc2 	bl	8006d98 <USBH_LL_GetURBState>
 8004e14:	4603      	mov	r3, r0
 8004e16:	613b      	str	r3, [r7, #16]
        if (urb_state == USBH_URB_DONE) {
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d14e      	bne.n	8004ebc <USBH_MIDI_Process+0x10e>
            /* Data packet received successfully */
            length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	4619      	mov	r1, r3
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f001 ff25 	bl	8006c74 <USBH_LL_GetLastXferSize>
 8004e2a:	60f8      	str	r0, [r7, #12]
            if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE) {
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d037      	beq.n	8004ea2 <USBH_MIDI_Process+0xf4>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b40      	cmp	r3, #64	@ 0x40
 8004e36:	d834      	bhi.n	8004ea2 <USBH_MIDI_Process+0xf4>
                /* Copy received data (one or multiple MIDI events) into the FIFO */
                uint32_t i = 0;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	61bb      	str	r3, [r7, #24]
                while (i < length && (length - i) >= 4) {
 8004e3c:	e026      	b.n	8004e8c <USBH_MIDI_Process+0xde>
                    /* Ensure we have space for 4 bytes (one MIDI event) in the FIFO */
                    uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8004e44:	3304      	adds	r3, #4
 8004e46:	425a      	negs	r2, r3
 8004e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e4c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8004e50:	bf58      	it	pl
 8004e52:	4253      	negpl	r3, r2
 8004e54:	817b      	strh	r3, [r7, #10]
                    if (nextHead == MIDI_Handle->EventFIFOTail) {
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8004e5c:	897a      	ldrh	r2, [r7, #10]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d01e      	beq.n	8004ea0 <USBH_MIDI_Process+0xf2>
                        // Optionally, one could overwrite oldest data by advancing tail.
                        // Here we simply break to avoid overflow.
                        break;
                    }
                    /* Copy 4 bytes of one MIDI event from RxBuffer into the FIFO */
                    memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8004e68:	3348      	adds	r3, #72	@ 0x48
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	3301      	adds	r3, #1
                           &MIDI_Handle->RxBuffer[i],
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	3208      	adds	r2, #8
 8004e74:	6979      	ldr	r1, [r7, #20]
 8004e76:	440a      	add	r2, r1
 8004e78:	3201      	adds	r2, #1
                    memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	601a      	str	r2, [r3, #0]
                           4);
                    /* Update head index to next position */
                    MIDI_Handle->EventFIFOHead = nextHead;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	897a      	ldrh	r2, [r7, #10]
 8004e82:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
                    i += 4;  /* Move to the next 4-byte event in the received packet */
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	3304      	adds	r3, #4
 8004e8a:	61bb      	str	r3, [r7, #24]
                while (i < length && (length - i) >= 4) {
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d206      	bcs.n	8004ea2 <USBH_MIDI_Process+0xf4>
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d8cf      	bhi.n	8004e3e <USBH_MIDI_Process+0x90>
 8004e9e:	e000      	b.n	8004ea2 <USBH_MIDI_Process+0xf4>
                        break;
 8004ea0:	bf00      	nop
                }
            }
            /* Prepare to receive the next packet immediately */
            USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer, MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f103 0109 	add.w	r1, r3, #9
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	889a      	ldrh	r2, [r3, #4]
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f001 fc36 	bl	8006722 <USBH_BulkReceiveData>
            /* Stay in TRANSFER state (continuous polling) */
            status = USBH_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	77fb      	strb	r3, [r7, #31]
        }
        else {
            /* Transfer not yet complete (USBH_URB_BUSY), keep waiting */
            status = USBH_BUSY;
        }
        break;
 8004eba:	e027      	b.n	8004f0c <USBH_MIDI_Process+0x15e>
        else if (urb_state == USBH_URB_STALL) {
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	d112      	bne.n	8004ee8 <USBH_MIDI_Process+0x13a>
            USBH_ClrFeature(phost, MIDI_Handle->InEp);
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	789b      	ldrb	r3, [r3, #2]
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 fee5 	bl	8005c98 <USBH_ClrFeature>
            USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer, MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f103 0109 	add.w	r1, r3, #9
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	889a      	ldrh	r2, [r3, #4]
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f001 fc20 	bl	8006722 <USBH_BulkReceiveData>
            status = USBH_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	77fb      	strb	r3, [r7, #31]
        break;
 8004ee6:	e011      	b.n	8004f0c <USBH_MIDI_Process+0x15e>
        else if (urb_state == USBH_URB_ERROR) {
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	2b04      	cmp	r3, #4
 8004eec:	d105      	bne.n	8004efa <USBH_MIDI_Process+0x14c>
            MIDI_Handle->state = MIDI_ERROR;
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	721a      	strb	r2, [r3, #8]
            status = USBH_FAIL;
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	77fb      	strb	r3, [r7, #31]
        break;
 8004ef8:	e008      	b.n	8004f0c <USBH_MIDI_Process+0x15e>
            status = USBH_BUSY;
 8004efa:	2301      	movs	r3, #1
 8004efc:	77fb      	strb	r3, [r7, #31]
        break;
 8004efe:	e005      	b.n	8004f0c <USBH_MIDI_Process+0x15e>

    case MIDI_ERROR:
        /* In case of error, try to reinitialize or just report fail */
        // For simplicity, we do not implement recovery here.
        status = USBH_FAIL;
 8004f00:	2302      	movs	r3, #2
 8004f02:	77fb      	strb	r3, [r7, #31]
        break;
 8004f04:	e002      	b.n	8004f0c <USBH_MIDI_Process+0x15e>

    default:
        status = USBH_FAIL;
 8004f06:	2302      	movs	r3, #2
 8004f08:	77fb      	strb	r3, [r7, #31]
        break;
 8004f0a:	bf00      	nop
    }

    return status;
 8004f0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3720      	adds	r7, #32
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <USBH_MIDI_SOFProcess>:
  *         Start-of-Frame process callback (not used in this driver, provided for completeness).
  * @param  phost: pointer to the USB host handle
  * @retval USBH_StatusTypeDef: always USBH_OK in this implementation
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b083      	sub	sp, #12
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
    /* No periodic SOF processing is needed for this polling driver */
    return USBH_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <USBH_MIDI_GetEvent>:
  * @param  phost: pointer to the USB host handle
  * @param  event_buf: pointer to a buffer (at least 4 bytes) to store the MIDI event
  * @retval USBH_StatusTypeDef: USBH_OK if an event was retrieved, USBH_FAIL if no event is available
  */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
    MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *) phost->pActiveClass->pData;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	60bb      	str	r3, [r7, #8]
    if (MIDI_Handle == NULL) {
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <USBH_MIDI_GetEvent+0x1e>
        return USBH_FAIL;  /* Class not initialized or device not connected */
 8004f46:	2302      	movs	r3, #2
 8004f48:	e030      	b.n	8004fac <USBH_MIDI_GetEvent+0x80>
    }
    /* Check if FIFO has data */
    if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail) {
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d101      	bne.n	8004f5e <USBH_MIDI_GetEvent+0x32>
        /* FIFO is empty, no MIDI event available */
        return USBH_FAIL;
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	e026      	b.n	8004fac <USBH_MIDI_GetEvent+0x80>
    }

    /* Copy one 4-byte event from FIFO to user buffer */
    for (uint8_t j = 0; j < 4; j++) {
 8004f5e:	2300      	movs	r3, #0
 8004f60:	73fb      	strb	r3, [r7, #15]
 8004f62:	e010      	b.n	8004f86 <USBH_MIDI_GetEvent+0x5a>
        event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
 8004f6e:	441a      	add	r2, r3
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	6839      	ldr	r1, [r7, #0]
 8004f74:	440b      	add	r3, r1
 8004f76:	68b9      	ldr	r1, [r7, #8]
 8004f78:	440a      	add	r2, r1
 8004f7a:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8004f7e:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 4; j++) {
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
 8004f82:	3301      	adds	r3, #1
 8004f84:	73fb      	strb	r3, [r7, #15]
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	2b03      	cmp	r3, #3
 8004f8a:	d9eb      	bls.n	8004f64 <USBH_MIDI_GetEvent+0x38>
    }
    /* Advance the tail index by 4 bytes (one event) */
    MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8004f92:	3304      	adds	r3, #4
 8004f94:	425a      	negs	r2, r3
 8004f96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f9a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8004f9e:	bf58      	it	pl
 8004fa0:	4253      	negpl	r3, r2
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c

    return USBH_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d101      	bne.n	8004fd0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e029      	b.n	8005024 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	79fa      	ldrb	r2, [r7, #7]
 8004fd4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 f81f 	bl	800502c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d003      	beq.n	800501c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f001 fd75 	bl	8006b0c <USBH_LL_Init>

  return USBH_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005034:	2300      	movs	r3, #0
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	e009      	b.n	800504e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	33e0      	adds	r3, #224	@ 0xe0
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	2200      	movs	r2, #0
 8005046:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3301      	adds	r3, #1
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b0f      	cmp	r3, #15
 8005052:	d9f2      	bls.n	800503a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005054:	2300      	movs	r3, #0
 8005056:	60fb      	str	r3, [r7, #12]
 8005058:	e009      	b.n	800506e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005064:	2200      	movs	r2, #0
 8005066:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	3301      	adds	r3, #1
 800506c:	60fb      	str	r3, [r7, #12]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005074:	d3f1      	bcc.n	800505a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2240      	movs	r2, #64	@ 0x40
 800509a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	331c      	adds	r3, #28
 80050c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80050ca:	2100      	movs	r1, #0
 80050cc:	4618      	mov	r0, r3
 80050ce:	f002 f9b3 	bl	8007438 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80050d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050dc:	2100      	movs	r1, #0
 80050de:	4618      	mov	r0, r3
 80050e0:	f002 f9aa 	bl	8007438 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80050ea:	2212      	movs	r2, #18
 80050ec:	2100      	movs	r1, #0
 80050ee:	4618      	mov	r0, r3
 80050f0:	f002 f9a2 	bl	8007438 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80050fa:	223e      	movs	r2, #62	@ 0x3e
 80050fc:	2100      	movs	r1, #0
 80050fe:	4618      	mov	r0, r3
 8005100:	f002 f99a 	bl	8007438 <memset>

  return USBH_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800510e:	b480      	push	{r7}
 8005110:	b085      	sub	sp, #20
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d016      	beq.n	8005150 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10e      	bne.n	800514a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005132:	1c59      	adds	r1, r3, #1
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	33de      	adds	r3, #222	@ 0xde
 800513e:	6839      	ldr	r1, [r7, #0]
 8005140:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005144:	2300      	movs	r3, #0
 8005146:	73fb      	strb	r3, [r7, #15]
 8005148:	e004      	b.n	8005154 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800514a:	2302      	movs	r3, #2
 800514c:	73fb      	strb	r3, [r7, #15]
 800514e:	e001      	b.n	8005154 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005150:	2302      	movs	r3, #2
 8005152:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005154:	7bfb      	ldrb	r3, [r7, #15]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b082      	sub	sp, #8
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f001 fd0a 	bl	8006b84 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005170:	2101      	movs	r1, #1
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f001 fe23 	bl	8006dbe <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
	...

08005184 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af04      	add	r7, sp, #16
 800518a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800518c:	2302      	movs	r3, #2
 800518e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b01      	cmp	r3, #1
 800519e:	d005      	beq.n	80051ac <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d102      	bne.n	80051b2 <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2203      	movs	r2, #3
 80051b0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b0b      	cmp	r3, #11
 80051ba:	f200 81bc 	bhi.w	8005536 <USBH_Process+0x3b2>
 80051be:	a201      	add	r2, pc, #4	@ (adr r2, 80051c4 <USBH_Process+0x40>)
 80051c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c4:	080051f5 	.word	0x080051f5
 80051c8:	08005227 	.word	0x08005227
 80051cc:	08005291 	.word	0x08005291
 80051d0:	080054d1 	.word	0x080054d1
 80051d4:	08005537 	.word	0x08005537
 80051d8:	08005331 	.word	0x08005331
 80051dc:	08005477 	.word	0x08005477
 80051e0:	08005367 	.word	0x08005367
 80051e4:	08005387 	.word	0x08005387
 80051e8:	080053a5 	.word	0x080053a5
 80051ec:	080053e9 	.word	0x080053e9
 80051f0:	080054b9 	.word	0x080054b9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 819c 	beq.w	800553a <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005208:	20c8      	movs	r0, #200	@ 0xc8
 800520a:	f001 fe16 	bl	8006e3a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f001 fd15 	bl	8006c3e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005224:	e189      	b.n	800553a <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b01      	cmp	r3, #1
 8005230:	d107      	bne.n	8005242 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2202      	movs	r2, #2
 800523e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005240:	e18a      	b.n	8005558 <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005248:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800524c:	d914      	bls.n	8005278 <USBH_Process+0xf4>
          phost->device.RstCnt++;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005254:	3301      	adds	r3, #1
 8005256:	b2da      	uxtb	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005264:	2b03      	cmp	r3, #3
 8005266:	d903      	bls.n	8005270 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	220d      	movs	r2, #13
 800526c:	701a      	strb	r2, [r3, #0]
      break;
 800526e:	e173      	b.n	8005558 <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	701a      	strb	r2, [r3, #0]
      break;
 8005276:	e16f      	b.n	8005558 <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800527e:	f103 020a 	add.w	r2, r3, #10
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8005288:	200a      	movs	r0, #10
 800528a:	f001 fdd6 	bl	8006e3a <USBH_Delay>
      break;
 800528e:	e163      	b.n	8005558 <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005296:	2b00      	cmp	r3, #0
 8005298:	d005      	beq.n	80052a6 <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80052a0:	2104      	movs	r1, #4
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80052a6:	2064      	movs	r0, #100	@ 0x64
 80052a8:	f001 fdc7 	bl	8006e3a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f001 fc9f 	bl	8006bf0 <USBH_LL_GetSpeed>
 80052b2:	4603      	mov	r3, r0
 80052b4:	461a      	mov	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2205      	movs	r2, #5
 80052c0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80052c2:	2100      	movs	r1, #0
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f001 fa79 	bl	80067bc <USBH_AllocPipe>
 80052ca:	4603      	mov	r3, r0
 80052cc:	461a      	mov	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80052d2:	2180      	movs	r1, #128	@ 0x80
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f001 fa71 	bl	80067bc <USBH_AllocPipe>
 80052da:	4603      	mov	r3, r0
 80052dc:	461a      	mov	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	7919      	ldrb	r1, [r3, #4]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80052f6:	9202      	str	r2, [sp, #8]
 80052f8:	2200      	movs	r2, #0
 80052fa:	9201      	str	r2, [sp, #4]
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	4603      	mov	r3, r0
 8005300:	2280      	movs	r2, #128	@ 0x80
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f001 fa2b 	bl	800675e <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	7959      	ldrb	r1, [r3, #5]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800531c:	9202      	str	r2, [sp, #8]
 800531e:	2200      	movs	r2, #0
 8005320:	9201      	str	r2, [sp, #4]
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	4603      	mov	r3, r0
 8005326:	2200      	movs	r2, #0
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f001 fa18 	bl	800675e <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800532e:	e113      	b.n	8005558 <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f917 	bl	8005564 <USBH_HandleEnum>
 8005336:	4603      	mov	r3, r0
 8005338:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800533a:	7bbb      	ldrb	r3, [r7, #14]
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	f040 80fd 	bne.w	800553e <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8005352:	2b01      	cmp	r3, #1
 8005354:	d103      	bne.n	800535e <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2208      	movs	r2, #8
 800535a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800535c:	e0ef      	b.n	800553e <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2207      	movs	r2, #7
 8005362:	701a      	strb	r2, [r3, #0]
      break;
 8005364:	e0eb      	b.n	800553e <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 80e8 	beq.w	8005542 <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005378:	2101      	movs	r1, #1
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2208      	movs	r2, #8
 8005382:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8005384:	e0dd      	b.n	8005542 <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800538c:	4619      	mov	r1, r3
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 fc3b 	bl	8005c0a <USBH_SetCfg>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	f040 80d5 	bne.w	8005546 <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2209      	movs	r2, #9
 80053a0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80053a2:	e0d0      	b.n	8005546 <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d016      	beq.n	80053e0 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80053b2:	2101      	movs	r1, #1
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 fc4b 	bl	8005c50 <USBH_SetFeature>
 80053ba:	4603      	mov	r3, r0
 80053bc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80053be:	7bbb      	ldrb	r3, [r7, #14]
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d103      	bne.n	80053ce <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	220a      	movs	r2, #10
 80053ca:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80053cc:	e0bd      	b.n	800554a <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 80053ce:	7bbb      	ldrb	r3, [r7, #14]
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b03      	cmp	r3, #3
 80053d4:	f040 80b9 	bne.w	800554a <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	220a      	movs	r2, #10
 80053dc:	701a      	strb	r2, [r3, #0]
      break;
 80053de:	e0b4      	b.n	800554a <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	220a      	movs	r2, #10
 80053e4:	701a      	strb	r2, [r3, #0]
      break;
 80053e6:	e0b0      	b.n	800554a <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	f000 80ad 	beq.w	800554e <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80053fc:	2300      	movs	r3, #0
 80053fe:	73fb      	strb	r3, [r7, #15]
 8005400:	e016      	b.n	8005430 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005402:	7bfa      	ldrb	r2, [r7, #15]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	32de      	adds	r2, #222	@ 0xde
 8005408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800540c:	791a      	ldrb	r2, [r3, #4]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8005414:	429a      	cmp	r2, r3
 8005416:	d108      	bne.n	800542a <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005418:	7bfa      	ldrb	r2, [r7, #15]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	32de      	adds	r2, #222	@ 0xde
 800541e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8005428:	e005      	b.n	8005436 <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800542a:	7bfb      	ldrb	r3, [r7, #15]
 800542c:	3301      	adds	r3, #1
 800542e:	73fb      	strb	r3, [r7, #15]
 8005430:	7bfb      	ldrb	r3, [r7, #15]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0e5      	beq.n	8005402 <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800543c:	2b00      	cmp	r3, #0
 800543e:	d016      	beq.n	800546e <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	4798      	blx	r3
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d109      	bne.n	8005466 <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2206      	movs	r2, #6
 8005456:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800545e:	2103      	movs	r1, #3
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005464:	e073      	b.n	800554e <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	220d      	movs	r2, #13
 800546a:	701a      	strb	r2, [r3, #0]
      break;
 800546c:	e06f      	b.n	800554e <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	220d      	movs	r2, #13
 8005472:	701a      	strb	r2, [r3, #0]
      break;
 8005474:	e06b      	b.n	800554e <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800547c:	2b00      	cmp	r3, #0
 800547e:	d017      	beq.n	80054b0 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	4798      	blx	r3
 800548c:	4603      	mov	r3, r0
 800548e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005490:	7bbb      	ldrb	r3, [r7, #14]
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d103      	bne.n	80054a0 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	220b      	movs	r2, #11
 800549c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800549e:	e058      	b.n	8005552 <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 80054a0:	7bbb      	ldrb	r3, [r7, #14]
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d154      	bne.n	8005552 <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	220d      	movs	r2, #13
 80054ac:	701a      	strb	r2, [r3, #0]
      break;
 80054ae:	e050      	b.n	8005552 <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	220d      	movs	r2, #13
 80054b4:	701a      	strb	r2, [r3, #0]
      break;
 80054b6:	e04c      	b.n	8005552 <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d049      	beq.n	8005556 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	4798      	blx	r3
      }
      break;
 80054ce:	e042      	b.n	8005556 <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d009      	beq.n	80054f6 <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff fd98 	bl	800502c <DeInitStateMachine>

      if (phost->pUser != NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005502:	2b00      	cmp	r3, #0
 8005504:	d005      	beq.n	8005512 <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800550c:	2105      	movs	r1, #5
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b01      	cmp	r3, #1
 800551c:	d107      	bne.n	800552e <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7ff fe1b 	bl	8005162 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800552c:	e014      	b.n	8005558 <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f001 fb28 	bl	8006b84 <USBH_LL_Start>
      break;
 8005534:	e010      	b.n	8005558 <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 8005536:	bf00      	nop
 8005538:	e00e      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 800553a:	bf00      	nop
 800553c:	e00c      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 800553e:	bf00      	nop
 8005540:	e00a      	b.n	8005558 <USBH_Process+0x3d4>
    break;
 8005542:	bf00      	nop
 8005544:	e008      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 8005546:	bf00      	nop
 8005548:	e006      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 800554a:	bf00      	nop
 800554c:	e004      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 800554e:	bf00      	nop
 8005550:	e002      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 8005552:	bf00      	nop
 8005554:	e000      	b.n	8005558 <USBH_Process+0x3d4>
      break;
 8005556:	bf00      	nop
  }
  return USBH_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop

08005564 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b088      	sub	sp, #32
 8005568:	af04      	add	r7, sp, #16
 800556a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800556c:	2301      	movs	r3, #1
 800556e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8005570:	2301      	movs	r3, #1
 8005572:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	785b      	ldrb	r3, [r3, #1]
 8005578:	2b07      	cmp	r3, #7
 800557a:	f200 81bd 	bhi.w	80058f8 <USBH_HandleEnum+0x394>
 800557e:	a201      	add	r2, pc, #4	@ (adr r2, 8005584 <USBH_HandleEnum+0x20>)
 8005580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005584:	080055a5 	.word	0x080055a5
 8005588:	0800565f 	.word	0x0800565f
 800558c:	080056c9 	.word	0x080056c9
 8005590:	08005753 	.word	0x08005753
 8005594:	080057bd 	.word	0x080057bd
 8005598:	0800582d 	.word	0x0800582d
 800559c:	08005873 	.word	0x08005873
 80055a0:	080058b9 	.word	0x080058b9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80055a4:	2108      	movs	r1, #8
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 fa4c 	bl	8005a44 <USBH_Get_DevDesc>
 80055ac:	4603      	mov	r3, r0
 80055ae:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80055b0:	7bbb      	ldrb	r3, [r7, #14]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d12e      	bne.n	8005614 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	7919      	ldrb	r1, [r3, #4]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80055da:	9202      	str	r2, [sp, #8]
 80055dc:	2200      	movs	r2, #0
 80055de:	9201      	str	r2, [sp, #4]
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	4603      	mov	r3, r0
 80055e4:	2280      	movs	r2, #128	@ 0x80
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f001 f8b9 	bl	800675e <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	7959      	ldrb	r1, [r3, #5]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005600:	9202      	str	r2, [sp, #8]
 8005602:	2200      	movs	r2, #0
 8005604:	9201      	str	r2, [sp, #4]
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	4603      	mov	r3, r0
 800560a:	2200      	movs	r2, #0
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f001 f8a6 	bl	800675e <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8005612:	e173      	b.n	80058fc <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005614:	7bbb      	ldrb	r3, [r7, #14]
 8005616:	2b03      	cmp	r3, #3
 8005618:	f040 8170 	bne.w	80058fc <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005622:	3301      	adds	r3, #1
 8005624:	b2da      	uxtb	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005632:	2b03      	cmp	r3, #3
 8005634:	d903      	bls.n	800563e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	220d      	movs	r2, #13
 800563a:	701a      	strb	r2, [r3, #0]
      break;
 800563c:	e15e      	b.n	80058fc <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	795b      	ldrb	r3, [r3, #5]
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f001 f8da 	bl	80067fe <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	791b      	ldrb	r3, [r3, #4]
 800564e:	4619      	mov	r1, r3
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f001 f8d4 	bl	80067fe <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	701a      	strb	r2, [r3, #0]
      break;
 800565c:	e14e      	b.n	80058fc <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800565e:	2112      	movs	r1, #18
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f9ef 	bl	8005a44 <USBH_Get_DevDesc>
 8005666:	4603      	mov	r3, r0
 8005668:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800566a:	7bbb      	ldrb	r3, [r7, #14]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005676:	e143      	b.n	8005900 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005678:	7bbb      	ldrb	r3, [r7, #14]
 800567a:	2b03      	cmp	r3, #3
 800567c:	f040 8140 	bne.w	8005900 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005686:	3301      	adds	r3, #1
 8005688:	b2da      	uxtb	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005696:	2b03      	cmp	r3, #3
 8005698:	d903      	bls.n	80056a2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	220d      	movs	r2, #13
 800569e:	701a      	strb	r2, [r3, #0]
      break;
 80056a0:	e12e      	b.n	8005900 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	795b      	ldrb	r3, [r3, #5]
 80056a6:	4619      	mov	r1, r3
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f001 f8a8 	bl	80067fe <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	791b      	ldrb	r3, [r3, #4]
 80056b2:	4619      	mov	r1, r3
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f001 f8a2 	bl	80067fe <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	701a      	strb	r2, [r3, #0]
      break;
 80056c6:	e11b      	b.n	8005900 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80056c8:	2101      	movs	r1, #1
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 fa79 	bl	8005bc2 <USBH_SetAddress>
 80056d0:	4603      	mov	r3, r0
 80056d2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80056d4:	7bbb      	ldrb	r3, [r7, #14]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d130      	bne.n	800573c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80056da:	2002      	movs	r0, #2
 80056dc:	f001 fbad 	bl	8006e3a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2203      	movs	r2, #3
 80056ec:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	7919      	ldrb	r1, [r3, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8005702:	9202      	str	r2, [sp, #8]
 8005704:	2200      	movs	r2, #0
 8005706:	9201      	str	r2, [sp, #4]
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	4603      	mov	r3, r0
 800570c:	2280      	movs	r2, #128	@ 0x80
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f001 f825 	bl	800675e <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	7959      	ldrb	r1, [r3, #5]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005728:	9202      	str	r2, [sp, #8]
 800572a:	2200      	movs	r2, #0
 800572c:	9201      	str	r2, [sp, #4]
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	4603      	mov	r3, r0
 8005732:	2200      	movs	r2, #0
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f001 f812 	bl	800675e <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800573a:	e0e3      	b.n	8005904 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800573c:	7bbb      	ldrb	r3, [r7, #14]
 800573e:	2b03      	cmp	r3, #3
 8005740:	f040 80e0 	bne.w	8005904 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	220d      	movs	r2, #13
 8005748:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	705a      	strb	r2, [r3, #1]
      break;
 8005750:	e0d8      	b.n	8005904 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8005752:	2109      	movs	r1, #9
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f9a1 	bl	8005a9c <USBH_Get_CfgDesc>
 800575a:	4603      	mov	r3, r0
 800575c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800575e:	7bbb      	ldrb	r3, [r7, #14]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d103      	bne.n	800576c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2204      	movs	r2, #4
 8005768:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800576a:	e0cd      	b.n	8005908 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800576c:	7bbb      	ldrb	r3, [r7, #14]
 800576e:	2b03      	cmp	r3, #3
 8005770:	f040 80ca 	bne.w	8005908 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800577a:	3301      	adds	r3, #1
 800577c:	b2da      	uxtb	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800578a:	2b03      	cmp	r3, #3
 800578c:	d903      	bls.n	8005796 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	220d      	movs	r2, #13
 8005792:	701a      	strb	r2, [r3, #0]
      break;
 8005794:	e0b8      	b.n	8005908 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	795b      	ldrb	r3, [r3, #5]
 800579a:	4619      	mov	r1, r3
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f001 f82e 	bl	80067fe <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	791b      	ldrb	r3, [r3, #4]
 80057a6:	4619      	mov	r1, r3
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f001 f828 	bl	80067fe <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	701a      	strb	r2, [r3, #0]
      break;
 80057ba:	e0a5      	b.n	8005908 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80057c2:	4619      	mov	r1, r3
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f969 	bl	8005a9c <USBH_Get_CfgDesc>
 80057ca:	4603      	mov	r3, r0
 80057cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80057ce:	7bbb      	ldrb	r3, [r7, #14]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d103      	bne.n	80057dc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2205      	movs	r2, #5
 80057d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80057da:	e097      	b.n	800590c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80057dc:	7bbb      	ldrb	r3, [r7, #14]
 80057de:	2b03      	cmp	r3, #3
 80057e0:	f040 8094 	bne.w	800590c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80057ea:	3301      	adds	r3, #1
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	d903      	bls.n	8005806 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	220d      	movs	r2, #13
 8005802:	701a      	strb	r2, [r3, #0]
      break;
 8005804:	e082      	b.n	800590c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	795b      	ldrb	r3, [r3, #5]
 800580a:	4619      	mov	r1, r3
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 fff6 	bl	80067fe <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	791b      	ldrb	r3, [r3, #4]
 8005816:	4619      	mov	r1, r3
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 fff0 	bl	80067fe <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	701a      	strb	r2, [r3, #0]
      break;
 800582a:	e06f      	b.n	800590c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8005832:	2b00      	cmp	r3, #0
 8005834:	d019      	beq.n	800586a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8005842:	23ff      	movs	r3, #255	@ 0xff
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 f953 	bl	8005af0 <USBH_Get_StringDesc>
 800584a:	4603      	mov	r3, r0
 800584c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800584e:	7bbb      	ldrb	r3, [r7, #14]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d103      	bne.n	800585c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2206      	movs	r2, #6
 8005858:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800585a:	e059      	b.n	8005910 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800585c:	7bbb      	ldrb	r3, [r7, #14]
 800585e:	2b03      	cmp	r3, #3
 8005860:	d156      	bne.n	8005910 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2206      	movs	r2, #6
 8005866:	705a      	strb	r2, [r3, #1]
      break;
 8005868:	e052      	b.n	8005910 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2206      	movs	r2, #6
 800586e:	705a      	strb	r2, [r3, #1]
      break;
 8005870:	e04e      	b.n	8005910 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8005878:	2b00      	cmp	r3, #0
 800587a:	d019      	beq.n	80058b0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8005888:	23ff      	movs	r3, #255	@ 0xff
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f930 	bl	8005af0 <USBH_Get_StringDesc>
 8005890:	4603      	mov	r3, r0
 8005892:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8005894:	7bbb      	ldrb	r3, [r7, #14]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d103      	bne.n	80058a2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2207      	movs	r2, #7
 800589e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80058a0:	e038      	b.n	8005914 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80058a2:	7bbb      	ldrb	r3, [r7, #14]
 80058a4:	2b03      	cmp	r3, #3
 80058a6:	d135      	bne.n	8005914 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2207      	movs	r2, #7
 80058ac:	705a      	strb	r2, [r3, #1]
      break;
 80058ae:	e031      	b.n	8005914 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2207      	movs	r2, #7
 80058b4:	705a      	strb	r2, [r3, #1]
      break;
 80058b6:	e02d      	b.n	8005914 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d017      	beq.n	80058f2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80058ce:	23ff      	movs	r3, #255	@ 0xff
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 f90d 	bl	8005af0 <USBH_Get_StringDesc>
 80058d6:	4603      	mov	r3, r0
 80058d8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80058da:	7bbb      	ldrb	r3, [r7, #14]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d102      	bne.n	80058e6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80058e0:	2300      	movs	r3, #0
 80058e2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80058e4:	e018      	b.n	8005918 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80058e6:	7bbb      	ldrb	r3, [r7, #14]
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	d115      	bne.n	8005918 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	73fb      	strb	r3, [r7, #15]
      break;
 80058f0:	e012      	b.n	8005918 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80058f2:	2300      	movs	r3, #0
 80058f4:	73fb      	strb	r3, [r7, #15]
      break;
 80058f6:	e00f      	b.n	8005918 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80058f8:	bf00      	nop
 80058fa:	e00e      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 80058fc:	bf00      	nop
 80058fe:	e00c      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 8005900:	bf00      	nop
 8005902:	e00a      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 8005904:	bf00      	nop
 8005906:	e008      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 8005908:	bf00      	nop
 800590a:	e006      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 800590c:	bf00      	nop
 800590e:	e004      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 8005910:	bf00      	nop
 8005912:	e002      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 8005914:	bf00      	nop
 8005916:	e000      	b.n	800591a <USBH_HandleEnum+0x3b6>
      break;
 8005918:	bf00      	nop
  }
  return Status;
 800591a:	7bfb      	ldrb	r3, [r7, #15]
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b082      	sub	sp, #8
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 f804 	bl	8005966 <USBH_HandleSof>
}
 800595e:	bf00      	nop
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b082      	sub	sp, #8
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b0b      	cmp	r3, #11
 8005976:	d10a      	bne.n	800598e <USBH_HandleSof+0x28>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800597e:	2b00      	cmp	r3, #0
 8005980:	d005      	beq.n	800598e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	4798      	blx	r3
  }
}
 800598e:	bf00      	nop
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}

08005996 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8005996:	b480      	push	{r7}
 8005998:	b083      	sub	sp, #12
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80059a6:	bf00      	nop
}
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80059c2:	bf00      	nop
}
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr

080059ce <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b083      	sub	sp, #12
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f001 f8cc 	bl	8006bba <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	791b      	ldrb	r3, [r3, #4]
 8005a26:	4619      	mov	r1, r3
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 fee8 	bl	80067fe <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	795b      	ldrb	r3, [r3, #5]
 8005a32:	4619      	mov	r1, r3
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 fee2 	bl	80067fe <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af02      	add	r7, sp, #8
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8005a50:	887b      	ldrh	r3, [r7, #2]
 8005a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a56:	d901      	bls.n	8005a5c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e01b      	b.n	8005a94 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8005a62:	887b      	ldrh	r3, [r7, #2]
 8005a64:	9300      	str	r3, [sp, #0]
 8005a66:	4613      	mov	r3, r2
 8005a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f872 	bl	8005b58 <USBH_GetDescriptor>
 8005a74:	4603      	mov	r3, r0
 8005a76:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8005a78:	7bfb      	ldrb	r3, [r7, #15]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d109      	bne.n	8005a92 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005a84:	887a      	ldrh	r2, [r7, #2]
 8005a86:	4619      	mov	r1, r3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f929 	bl	8005ce0 <USBH_ParseDevDesc>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af02      	add	r7, sp, #8
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	331c      	adds	r3, #28
 8005aac:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8005aae:	887b      	ldrh	r3, [r7, #2]
 8005ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ab4:	d901      	bls.n	8005aba <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e016      	b.n	8005ae8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8005aba:	887b      	ldrh	r3, [r7, #2]
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f846 	bl	8005b58 <USBH_GetDescriptor>
 8005acc:	4603      	mov	r3, r0
 8005ace:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8005ad0:	7bfb      	ldrb	r3, [r7, #15]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d107      	bne.n	8005ae6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8005ad6:	887b      	ldrh	r3, [r7, #2]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	68b9      	ldr	r1, [r7, #8]
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f9af 	bl	8005e40 <USBH_ParseCfgDesc>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b088      	sub	sp, #32
 8005af4:	af02      	add	r7, sp, #8
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	607a      	str	r2, [r7, #4]
 8005afa:	461a      	mov	r2, r3
 8005afc:	460b      	mov	r3, r1
 8005afe:	72fb      	strb	r3, [r7, #11]
 8005b00:	4613      	mov	r3, r2
 8005b02:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8005b04:	893b      	ldrh	r3, [r7, #8]
 8005b06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b0a:	d802      	bhi.n	8005b12 <USBH_Get_StringDesc+0x22>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e01c      	b.n	8005b50 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8005b16:	7afb      	ldrb	r3, [r7, #11]
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8005b1e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8005b26:	893b      	ldrh	r3, [r7, #8]
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f812 	bl	8005b58 <USBH_GetDescriptor>
 8005b34:	4603      	mov	r3, r0
 8005b36:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8005b38:	7dfb      	ldrb	r3, [r7, #23]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d107      	bne.n	8005b4e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005b44:	893a      	ldrh	r2, [r7, #8]
 8005b46:	6879      	ldr	r1, [r7, #4]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f000 fb8c 	bl	8006266 <USBH_ParseStringDesc>
  }

  return status;
 8005b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	607b      	str	r3, [r7, #4]
 8005b62:	460b      	mov	r3, r1
 8005b64:	72fb      	strb	r3, [r7, #11]
 8005b66:	4613      	mov	r3, r2
 8005b68:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	789b      	ldrb	r3, [r3, #2]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d11c      	bne.n	8005bac <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8005b72:	7afb      	ldrb	r3, [r7, #11]
 8005b74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b78:	b2da      	uxtb	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2206      	movs	r2, #6
 8005b82:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	893a      	ldrh	r2, [r7, #8]
 8005b88:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8005b8a:	893b      	ldrh	r3, [r7, #8]
 8005b8c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005b90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b94:	d104      	bne.n	8005ba0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f240 4209 	movw	r2, #1033	@ 0x409
 8005b9c:	829a      	strh	r2, [r3, #20]
 8005b9e:	e002      	b.n	8005ba6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8b3a      	ldrh	r2, [r7, #24]
 8005baa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8005bac:	8b3b      	ldrh	r3, [r7, #24]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	6879      	ldr	r1, [r7, #4]
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f000 fba4 	bl	8006300 <USBH_CtlReq>
 8005bb8:	4603      	mov	r3, r0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b082      	sub	sp, #8
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
 8005bca:	460b      	mov	r3, r1
 8005bcc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	789b      	ldrb	r3, [r3, #2]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d10f      	bne.n	8005bf6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2205      	movs	r2, #5
 8005be0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8005be2:	78fb      	ldrb	r3, [r7, #3]
 8005be4:	b29a      	uxth	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 fb80 	bl	8006300 <USBH_CtlReq>
 8005c00:	4603      	mov	r3, r0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b082      	sub	sp, #8
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
 8005c12:	460b      	mov	r3, r1
 8005c14:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	789b      	ldrb	r3, [r3, #2]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d10e      	bne.n	8005c3c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2209      	movs	r2, #9
 8005c28:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	887a      	ldrh	r2, [r7, #2]
 8005c2e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2100      	movs	r1, #0
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 fb5d 	bl	8006300 <USBH_CtlReq>
 8005c46:	4603      	mov	r3, r0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	460b      	mov	r3, r1
 8005c5a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	789b      	ldrb	r3, [r3, #2]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d10f      	bne.n	8005c84 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2203      	movs	r2, #3
 8005c6e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8005c70:	78fb      	ldrb	r3, [r7, #3]
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005c84:	2200      	movs	r2, #0
 8005c86:	2100      	movs	r1, #0
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fb39 	bl	8006300 <USBH_CtlReq>
 8005c8e:	4603      	mov	r3, r0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3708      	adds	r7, #8
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	789b      	ldrb	r3, [r3, #2]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d10f      	bne.n	8005ccc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8005cbe:	78fb      	ldrb	r3, [r7, #3]
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2100      	movs	r1, #0
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 fb15 	bl	8006300 <USBH_CtlReq>
 8005cd6:	4603      	mov	r3, r0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b087      	sub	sp, #28
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	4613      	mov	r3, r2
 8005cec:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005cf4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8005d00:	2302      	movs	r3, #2
 8005d02:	e094      	b.n	8005e2e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	781a      	ldrb	r2, [r3, #0]
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	785a      	ldrb	r2, [r3, #1]
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	3302      	adds	r3, #2
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	3303      	adds	r3, #3
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	021b      	lsls	r3, r3, #8
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	4313      	orrs	r3, r2
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	791a      	ldrb	r2, [r3, #4]
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	795a      	ldrb	r2, [r3, #5]
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	799a      	ldrb	r2, [r3, #6]
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	79da      	ldrb	r2, [r3, #7]
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d004      	beq.n	8005d62 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d11b      	bne.n	8005d9a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	79db      	ldrb	r3, [r3, #7]
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	dc0f      	bgt.n	8005d8a <USBH_ParseDevDesc+0xaa>
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	db0f      	blt.n	8005d8e <USBH_ParseDevDesc+0xae>
 8005d6e:	3b08      	subs	r3, #8
 8005d70:	4a32      	ldr	r2, [pc, #200]	@ (8005e3c <USBH_ParseDevDesc+0x15c>)
 8005d72:	fa22 f303 	lsr.w	r3, r2, r3
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	bf14      	ite	ne
 8005d7e:	2301      	movne	r3, #1
 8005d80:	2300      	moveq	r3, #0
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d106      	bne.n	8005d96 <USBH_ParseDevDesc+0xb6>
 8005d88:	e001      	b.n	8005d8e <USBH_ParseDevDesc+0xae>
 8005d8a:	2b40      	cmp	r3, #64	@ 0x40
 8005d8c:	d003      	beq.n	8005d96 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	2208      	movs	r2, #8
 8005d92:	71da      	strb	r2, [r3, #7]
        break;
 8005d94:	e000      	b.n	8005d98 <USBH_ParseDevDesc+0xb8>
        break;
 8005d96:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8005d98:	e00e      	b.n	8005db8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d107      	bne.n	8005db4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	79db      	ldrb	r3, [r3, #7]
 8005da8:	2b08      	cmp	r3, #8
 8005daa:	d005      	beq.n	8005db8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	2208      	movs	r2, #8
 8005db0:	71da      	strb	r2, [r3, #7]
 8005db2:	e001      	b.n	8005db8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8005db4:	2303      	movs	r3, #3
 8005db6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8005db8:	88fb      	ldrh	r3, [r7, #6]
 8005dba:	2b08      	cmp	r3, #8
 8005dbc:	d936      	bls.n	8005e2c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	3308      	adds	r3, #8
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	3309      	adds	r3, #9
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	021b      	lsls	r3, r3, #8
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	330a      	adds	r3, #10
 8005ddc:	781b      	ldrb	r3, [r3, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	330b      	adds	r3, #11
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	021b      	lsls	r3, r3, #8
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	4313      	orrs	r3, r2
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	330c      	adds	r3, #12
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	330d      	adds	r3, #13
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	021b      	lsls	r3, r3, #8
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	4313      	orrs	r3, r2
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	7b9a      	ldrb	r2, [r3, #14]
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	7bda      	ldrb	r2, [r3, #15]
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	7c1a      	ldrb	r2, [r3, #16]
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	7c5a      	ldrb	r2, [r3, #17]
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8005e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	371c      	adds	r7, #28
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	01000101 	.word	0x01000101

08005e40 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08c      	sub	sp, #48	@ 0x30
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005e54:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8005e56:	2300      	movs	r3, #0
 8005e58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8005e6e:	2302      	movs	r3, #2
 8005e70:	e0de      	b.n	8006030 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8005e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	2b09      	cmp	r3, #9
 8005e7c:	d002      	beq.n	8005e84 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8005e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e80:	2209      	movs	r2, #9
 8005e82:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	781a      	ldrb	r2, [r3, #0]
 8005e88:	6a3b      	ldr	r3, [r7, #32]
 8005e8a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	785a      	ldrb	r2, [r3, #1]
 8005e90:	6a3b      	ldr	r3, [r7, #32]
 8005e92:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	3302      	adds	r3, #2
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	3303      	adds	r3, #3
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	021b      	lsls	r3, r3, #8
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eae:	bf28      	it	cs
 8005eb0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	6a3b      	ldr	r3, [r7, #32]
 8005eb8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	791a      	ldrb	r2, [r3, #4]
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	795a      	ldrb	r2, [r3, #5]
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	799a      	ldrb	r2, [r3, #6]
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	79da      	ldrb	r2, [r3, #7]
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	7a1a      	ldrb	r2, [r3, #8]
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8005ee2:	88fb      	ldrh	r3, [r7, #6]
 8005ee4:	2b09      	cmp	r3, #9
 8005ee6:	f240 80a1 	bls.w	800602c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8005eea:	2309      	movs	r3, #9
 8005eec:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8005ef2:	e085      	b.n	8006000 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8005ef4:	f107 0316 	add.w	r3, r7, #22
 8005ef8:	4619      	mov	r1, r3
 8005efa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005efc:	f000 f9e6 	bl	80062cc <USBH_GetNextDesc>
 8005f00:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8005f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f04:	785b      	ldrb	r3, [r3, #1]
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	d17a      	bne.n	8006000 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8005f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	2b09      	cmp	r3, #9
 8005f10:	d002      	beq.n	8005f18 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8005f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f14:	2209      	movs	r2, #9
 8005f16:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8005f18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f1c:	221a      	movs	r2, #26
 8005f1e:	fb02 f303 	mul.w	r3, r2, r3
 8005f22:	3308      	adds	r3, #8
 8005f24:	6a3a      	ldr	r2, [r7, #32]
 8005f26:	4413      	add	r3, r2
 8005f28:	3302      	adds	r3, #2
 8005f2a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8005f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f2e:	69f8      	ldr	r0, [r7, #28]
 8005f30:	f000 f882 	bl	8006038 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8005f3e:	e043      	b.n	8005fc8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8005f40:	f107 0316 	add.w	r3, r7, #22
 8005f44:	4619      	mov	r1, r3
 8005f46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f48:	f000 f9c0 	bl	80062cc <USBH_GetNextDesc>
 8005f4c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f50:	785b      	ldrb	r3, [r3, #1]
 8005f52:	2b05      	cmp	r3, #5
 8005f54:	d138      	bne.n	8005fc8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	795b      	ldrb	r3, [r3, #5]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d113      	bne.n	8005f86 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d003      	beq.n	8005f6e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	799b      	ldrb	r3, [r3, #6]
 8005f6a:	2b03      	cmp	r3, #3
 8005f6c:	d10b      	bne.n	8005f86 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	79db      	ldrb	r3, [r3, #7]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10b      	bne.n	8005f8e <USBH_ParseCfgDesc+0x14e>
 8005f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	2b09      	cmp	r3, #9
 8005f7c:	d007      	beq.n	8005f8e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8005f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f80:	2209      	movs	r2, #9
 8005f82:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8005f84:	e003      	b.n	8005f8e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8005f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f88:	2207      	movs	r2, #7
 8005f8a:	701a      	strb	r2, [r3, #0]
 8005f8c:	e000      	b.n	8005f90 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8005f8e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8005f90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f94:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005f98:	3201      	adds	r2, #1
 8005f9a:	00d2      	lsls	r2, r2, #3
 8005f9c:	211a      	movs	r1, #26
 8005f9e:	fb01 f303 	mul.w	r3, r1, r3
 8005fa2:	4413      	add	r3, r2
 8005fa4:	3308      	adds	r3, #8
 8005fa6:	6a3a      	ldr	r2, [r7, #32]
 8005fa8:	4413      	add	r3, r2
 8005faa:	3304      	adds	r3, #4
 8005fac:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8005fae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fb0:	69b9      	ldr	r1, [r7, #24]
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f86f 	bl	8006096 <USBH_ParseEPDesc>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8005fbe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8005fc8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d80a      	bhi.n	8005fe6 <USBH_ParseCfgDesc+0x1a6>
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	791b      	ldrb	r3, [r3, #4]
 8005fd4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d204      	bcs.n	8005fe6 <USBH_ParseCfgDesc+0x1a6>
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	885a      	ldrh	r2, [r3, #2]
 8005fe0:	8afb      	ldrh	r3, [r7, #22]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d8ac      	bhi.n	8005f40 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	791b      	ldrb	r3, [r3, #4]
 8005fea:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d201      	bcs.n	8005ff6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e01c      	b.n	8006030 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8005ff6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006000:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006004:	2b01      	cmp	r3, #1
 8006006:	d805      	bhi.n	8006014 <USBH_ParseCfgDesc+0x1d4>
 8006008:	6a3b      	ldr	r3, [r7, #32]
 800600a:	885a      	ldrh	r2, [r3, #2]
 800600c:	8afb      	ldrh	r3, [r7, #22]
 800600e:	429a      	cmp	r2, r3
 8006010:	f63f af70 	bhi.w	8005ef4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006014:	6a3b      	ldr	r3, [r7, #32]
 8006016:	791b      	ldrb	r3, [r3, #4]
 8006018:	2b02      	cmp	r3, #2
 800601a:	bf28      	it	cs
 800601c:	2302      	movcs	r3, #2
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006024:	429a      	cmp	r2, r3
 8006026:	d201      	bcs.n	800602c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8006028:	2303      	movs	r3, #3
 800602a:	e001      	b.n	8006030 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800602c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006030:	4618      	mov	r0, r3
 8006032:	3730      	adds	r7, #48	@ 0x30
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	781a      	ldrb	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	785a      	ldrb	r2, [r3, #1]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	789a      	ldrb	r2, [r3, #2]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	78da      	ldrb	r2, [r3, #3]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	791a      	ldrb	r2, [r3, #4]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	795a      	ldrb	r2, [r3, #5]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	799a      	ldrb	r2, [r3, #6]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	79da      	ldrb	r2, [r3, #7]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	7a1a      	ldrb	r2, [r3, #8]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	721a      	strb	r2, [r3, #8]
}
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8006096:	b480      	push	{r7}
 8006098:	b087      	sub	sp, #28
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80060a2:	2300      	movs	r3, #0
 80060a4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	781a      	ldrb	r2, [r3, #0]
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	785a      	ldrb	r2, [r3, #1]
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	789a      	ldrb	r2, [r3, #2]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	78da      	ldrb	r2, [r3, #3]
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	3304      	adds	r3, #4
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	461a      	mov	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	3305      	adds	r3, #5
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	021b      	lsls	r3, r3, #8
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	4313      	orrs	r3, r2
 80060da:	b29a      	uxth	r2, r3
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	799a      	ldrb	r2, [r3, #6]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	889b      	ldrh	r3, [r3, #4]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d009      	beq.n	8006104 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80060f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f8:	d804      	bhi.n	8006104 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80060fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006102:	d901      	bls.n	8006108 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8006104:	2303      	movs	r3, #3
 8006106:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800610e:	2b00      	cmp	r3, #0
 8006110:	d136      	bne.n	8006180 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	78db      	ldrb	r3, [r3, #3]
 8006116:	f003 0303 	and.w	r3, r3, #3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d108      	bne.n	8006130 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	889b      	ldrh	r3, [r3, #4]
 8006122:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006126:	f240 8097 	bls.w	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800612a:	2303      	movs	r3, #3
 800612c:	75fb      	strb	r3, [r7, #23]
 800612e:	e093      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	78db      	ldrb	r3, [r3, #3]
 8006134:	f003 0303 	and.w	r3, r3, #3
 8006138:	2b00      	cmp	r3, #0
 800613a:	d107      	bne.n	800614c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	889b      	ldrh	r3, [r3, #4]
 8006140:	2b40      	cmp	r3, #64	@ 0x40
 8006142:	f240 8089 	bls.w	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006146:	2303      	movs	r3, #3
 8006148:	75fb      	strb	r3, [r7, #23]
 800614a:	e085      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	78db      	ldrb	r3, [r3, #3]
 8006150:	f003 0303 	and.w	r3, r3, #3
 8006154:	2b01      	cmp	r3, #1
 8006156:	d005      	beq.n	8006164 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	78db      	ldrb	r3, [r3, #3]
 800615c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006160:	2b03      	cmp	r3, #3
 8006162:	d10a      	bne.n	800617a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	799b      	ldrb	r3, [r3, #6]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <USBH_ParseEPDesc+0xde>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	799b      	ldrb	r3, [r3, #6]
 8006170:	2b10      	cmp	r3, #16
 8006172:	d970      	bls.n	8006256 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8006174:	2303      	movs	r3, #3
 8006176:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006178:	e06d      	b.n	8006256 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800617a:	2303      	movs	r3, #3
 800617c:	75fb      	strb	r3, [r7, #23]
 800617e:	e06b      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006186:	2b01      	cmp	r3, #1
 8006188:	d13c      	bne.n	8006204 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	78db      	ldrb	r3, [r3, #3]
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	2b02      	cmp	r3, #2
 8006194:	d005      	beq.n	80061a2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	78db      	ldrb	r3, [r3, #3]
 800619a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d106      	bne.n	80061b0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	889b      	ldrh	r3, [r3, #4]
 80061a6:	2b40      	cmp	r3, #64	@ 0x40
 80061a8:	d956      	bls.n	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80061aa:	2303      	movs	r3, #3
 80061ac:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80061ae:	e053      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	78db      	ldrb	r3, [r3, #3]
 80061b4:	f003 0303 	and.w	r3, r3, #3
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d10e      	bne.n	80061da <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	799b      	ldrb	r3, [r3, #6]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d007      	beq.n	80061d4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80061c8:	2b10      	cmp	r3, #16
 80061ca:	d803      	bhi.n	80061d4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80061d0:	2b40      	cmp	r3, #64	@ 0x40
 80061d2:	d941      	bls.n	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80061d4:	2303      	movs	r3, #3
 80061d6:	75fb      	strb	r3, [r7, #23]
 80061d8:	e03e      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	78db      	ldrb	r3, [r3, #3]
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	2b03      	cmp	r3, #3
 80061e4:	d10b      	bne.n	80061fe <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	799b      	ldrb	r3, [r3, #6]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d004      	beq.n	80061f8 <USBH_ParseEPDesc+0x162>
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	889b      	ldrh	r3, [r3, #4]
 80061f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061f6:	d32f      	bcc.n	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80061f8:	2303      	movs	r3, #3
 80061fa:	75fb      	strb	r3, [r7, #23]
 80061fc:	e02c      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80061fe:	2303      	movs	r3, #3
 8006200:	75fb      	strb	r3, [r7, #23]
 8006202:	e029      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800620a:	2b02      	cmp	r3, #2
 800620c:	d120      	bne.n	8006250 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	78db      	ldrb	r3, [r3, #3]
 8006212:	f003 0303 	and.w	r3, r3, #3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d106      	bne.n	8006228 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	889b      	ldrh	r3, [r3, #4]
 800621e:	2b08      	cmp	r3, #8
 8006220:	d01a      	beq.n	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006222:	2303      	movs	r3, #3
 8006224:	75fb      	strb	r3, [r7, #23]
 8006226:	e017      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	78db      	ldrb	r3, [r3, #3]
 800622c:	f003 0303 	and.w	r3, r3, #3
 8006230:	2b03      	cmp	r3, #3
 8006232:	d10a      	bne.n	800624a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	799b      	ldrb	r3, [r3, #6]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d003      	beq.n	8006244 <USBH_ParseEPDesc+0x1ae>
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	889b      	ldrh	r3, [r3, #4]
 8006240:	2b08      	cmp	r3, #8
 8006242:	d909      	bls.n	8006258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006244:	2303      	movs	r3, #3
 8006246:	75fb      	strb	r3, [r7, #23]
 8006248:	e006      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800624a:	2303      	movs	r3, #3
 800624c:	75fb      	strb	r3, [r7, #23]
 800624e:	e003      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006250:	2303      	movs	r3, #3
 8006252:	75fb      	strb	r3, [r7, #23]
 8006254:	e000      	b.n	8006258 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006256:	bf00      	nop
  }

  return status;
 8006258:	7dfb      	ldrb	r3, [r7, #23]
}
 800625a:	4618      	mov	r0, r3
 800625c:	371c      	adds	r7, #28
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006266:	b480      	push	{r7}
 8006268:	b087      	sub	sp, #28
 800626a:	af00      	add	r7, sp, #0
 800626c:	60f8      	str	r0, [r7, #12]
 800626e:	60b9      	str	r1, [r7, #8]
 8006270:	4613      	mov	r3, r2
 8006272:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	3301      	adds	r3, #1
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	2b03      	cmp	r3, #3
 800627c:	d120      	bne.n	80062c0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	781b      	ldrb	r3, [r3, #0]
 8006282:	1e9a      	subs	r2, r3, #2
 8006284:	88fb      	ldrh	r3, [r7, #6]
 8006286:	4293      	cmp	r3, r2
 8006288:	bf28      	it	cs
 800628a:	4613      	movcs	r3, r2
 800628c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	3302      	adds	r3, #2
 8006292:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006294:	2300      	movs	r3, #0
 8006296:	82fb      	strh	r3, [r7, #22]
 8006298:	e00b      	b.n	80062b2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800629a:	8afb      	ldrh	r3, [r7, #22]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	4413      	add	r3, r2
 80062a0:	781a      	ldrb	r2, [r3, #0]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	701a      	strb	r2, [r3, #0]
      pdest++;
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	3301      	adds	r3, #1
 80062aa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80062ac:	8afb      	ldrh	r3, [r7, #22]
 80062ae:	3302      	adds	r3, #2
 80062b0:	82fb      	strh	r3, [r7, #22]
 80062b2:	8afa      	ldrh	r2, [r7, #22]
 80062b4:	8abb      	ldrh	r3, [r7, #20]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d3ef      	bcc.n	800629a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2200      	movs	r2, #0
 80062be:	701a      	strb	r2, [r3, #0]
  }
}
 80062c0:	bf00      	nop
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	881b      	ldrh	r3, [r3, #0]
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	7812      	ldrb	r2, [r2, #0]
 80062de:	4413      	add	r3, r2
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4413      	add	r3, r2
 80062f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80062f2:	68fb      	ldr	r3, [r7, #12]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3714      	adds	r7, #20
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	4613      	mov	r3, r2
 800630c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800630e:	2301      	movs	r3, #1
 8006310:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	789b      	ldrb	r3, [r3, #2]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d002      	beq.n	8006320 <USBH_CtlReq+0x20>
 800631a:	2b02      	cmp	r3, #2
 800631c:	d00f      	beq.n	800633e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800631e:	e027      	b.n	8006370 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	88fa      	ldrh	r2, [r7, #6]
 800632a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2201      	movs	r2, #1
 8006330:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2202      	movs	r2, #2
 8006336:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006338:	2301      	movs	r3, #1
 800633a:	75fb      	strb	r3, [r7, #23]
      break;
 800633c:	e018      	b.n	8006370 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f000 f81c 	bl	800637c <USBH_HandleControl>
 8006344:	4603      	mov	r3, r0
 8006346:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006348:	7dfb      	ldrb	r3, [r7, #23]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d002      	beq.n	8006354 <USBH_CtlReq+0x54>
 800634e:	7dfb      	ldrb	r3, [r7, #23]
 8006350:	2b03      	cmp	r3, #3
 8006352:	d106      	bne.n	8006362 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2201      	movs	r2, #1
 8006358:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	761a      	strb	r2, [r3, #24]
      break;
 8006360:	e005      	b.n	800636e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006362:	7dfb      	ldrb	r3, [r7, #23]
 8006364:	2b02      	cmp	r3, #2
 8006366:	d102      	bne.n	800636e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2201      	movs	r2, #1
 800636c:	709a      	strb	r2, [r3, #2]
      break;
 800636e:	bf00      	nop
  }
  return status;
 8006370:	7dfb      	ldrb	r3, [r7, #23]
}
 8006372:	4618      	mov	r0, r3
 8006374:	3718      	adds	r7, #24
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
	...

0800637c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af02      	add	r7, sp, #8
 8006382:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006384:	2301      	movs	r3, #1
 8006386:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006388:	2300      	movs	r3, #0
 800638a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	7e1b      	ldrb	r3, [r3, #24]
 8006390:	3b01      	subs	r3, #1
 8006392:	2b0a      	cmp	r3, #10
 8006394:	f200 8157 	bhi.w	8006646 <USBH_HandleControl+0x2ca>
 8006398:	a201      	add	r2, pc, #4	@ (adr r2, 80063a0 <USBH_HandleControl+0x24>)
 800639a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639e:	bf00      	nop
 80063a0:	080063cd 	.word	0x080063cd
 80063a4:	080063e7 	.word	0x080063e7
 80063a8:	08006451 	.word	0x08006451
 80063ac:	08006477 	.word	0x08006477
 80063b0:	080064b1 	.word	0x080064b1
 80063b4:	080064db 	.word	0x080064db
 80063b8:	0800652d 	.word	0x0800652d
 80063bc:	0800654f 	.word	0x0800654f
 80063c0:	0800658b 	.word	0x0800658b
 80063c4:	080065b1 	.word	0x080065b1
 80063c8:	080065ef 	.word	0x080065ef
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f103 0110 	add.w	r1, r3, #16
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	795b      	ldrb	r3, [r3, #5]
 80063d6:	461a      	mov	r2, r3
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f945 	bl	8006668 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2202      	movs	r2, #2
 80063e2:	761a      	strb	r2, [r3, #24]
      break;
 80063e4:	e13a      	b.n	800665c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	795b      	ldrb	r3, [r3, #5]
 80063ea:	4619      	mov	r1, r3
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 fcd3 	bl	8006d98 <USBH_LL_GetURBState>
 80063f2:	4603      	mov	r3, r0
 80063f4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80063f6:	7bbb      	ldrb	r3, [r7, #14]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d11e      	bne.n	800643a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	7c1b      	ldrb	r3, [r3, #16]
 8006400:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006404:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	8adb      	ldrh	r3, [r3, #22]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800640e:	7b7b      	ldrb	r3, [r7, #13]
 8006410:	2b80      	cmp	r3, #128	@ 0x80
 8006412:	d103      	bne.n	800641c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2203      	movs	r2, #3
 8006418:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800641a:	e116      	b.n	800664a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2205      	movs	r2, #5
 8006420:	761a      	strb	r2, [r3, #24]
      break;
 8006422:	e112      	b.n	800664a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8006424:	7b7b      	ldrb	r3, [r7, #13]
 8006426:	2b80      	cmp	r3, #128	@ 0x80
 8006428:	d103      	bne.n	8006432 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2209      	movs	r2, #9
 800642e:	761a      	strb	r2, [r3, #24]
      break;
 8006430:	e10b      	b.n	800664a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2207      	movs	r2, #7
 8006436:	761a      	strb	r2, [r3, #24]
      break;
 8006438:	e107      	b.n	800664a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800643a:	7bbb      	ldrb	r3, [r7, #14]
 800643c:	2b04      	cmp	r3, #4
 800643e:	d003      	beq.n	8006448 <USBH_HandleControl+0xcc>
 8006440:	7bbb      	ldrb	r3, [r7, #14]
 8006442:	2b02      	cmp	r3, #2
 8006444:	f040 8101 	bne.w	800664a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	220b      	movs	r2, #11
 800644c:	761a      	strb	r2, [r3, #24]
      break;
 800644e:	e0fc      	b.n	800664a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006456:	b29a      	uxth	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6899      	ldr	r1, [r3, #8]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	899a      	ldrh	r2, [r3, #12]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	791b      	ldrb	r3, [r3, #4]
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f93c 	bl	80066e6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2204      	movs	r2, #4
 8006472:	761a      	strb	r2, [r3, #24]
      break;
 8006474:	e0f2      	b.n	800665c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	791b      	ldrb	r3, [r3, #4]
 800647a:	4619      	mov	r1, r3
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 fc8b 	bl	8006d98 <USBH_LL_GetURBState>
 8006482:	4603      	mov	r3, r0
 8006484:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006486:	7bbb      	ldrb	r3, [r7, #14]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d103      	bne.n	8006494 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2209      	movs	r2, #9
 8006490:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006492:	e0dc      	b.n	800664e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8006494:	7bbb      	ldrb	r3, [r7, #14]
 8006496:	2b05      	cmp	r3, #5
 8006498:	d102      	bne.n	80064a0 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800649a:	2303      	movs	r3, #3
 800649c:	73fb      	strb	r3, [r7, #15]
      break;
 800649e:	e0d6      	b.n	800664e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 80064a0:	7bbb      	ldrb	r3, [r7, #14]
 80064a2:	2b04      	cmp	r3, #4
 80064a4:	f040 80d3 	bne.w	800664e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	220b      	movs	r2, #11
 80064ac:	761a      	strb	r2, [r3, #24]
      break;
 80064ae:	e0ce      	b.n	800664e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6899      	ldr	r1, [r3, #8]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	899a      	ldrh	r2, [r3, #12]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	795b      	ldrb	r3, [r3, #5]
 80064bc:	2001      	movs	r0, #1
 80064be:	9000      	str	r0, [sp, #0]
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f8eb 	bl	800669c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2206      	movs	r2, #6
 80064d6:	761a      	strb	r2, [r3, #24]
      break;
 80064d8:	e0c0      	b.n	800665c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	795b      	ldrb	r3, [r3, #5]
 80064de:	4619      	mov	r1, r3
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 fc59 	bl	8006d98 <USBH_LL_GetURBState>
 80064e6:	4603      	mov	r3, r0
 80064e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80064ea:	7bbb      	ldrb	r3, [r7, #14]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d103      	bne.n	80064f8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2207      	movs	r2, #7
 80064f4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80064f6:	e0ac      	b.n	8006652 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80064f8:	7bbb      	ldrb	r3, [r7, #14]
 80064fa:	2b05      	cmp	r3, #5
 80064fc:	d105      	bne.n	800650a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	220c      	movs	r2, #12
 8006502:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006504:	2303      	movs	r3, #3
 8006506:	73fb      	strb	r3, [r7, #15]
      break;
 8006508:	e0a3      	b.n	8006652 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800650a:	7bbb      	ldrb	r3, [r7, #14]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d103      	bne.n	8006518 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2205      	movs	r2, #5
 8006514:	761a      	strb	r2, [r3, #24]
      break;
 8006516:	e09c      	b.n	8006652 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8006518:	7bbb      	ldrb	r3, [r7, #14]
 800651a:	2b04      	cmp	r3, #4
 800651c:	f040 8099 	bne.w	8006652 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	220b      	movs	r2, #11
 8006524:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006526:	2302      	movs	r3, #2
 8006528:	73fb      	strb	r3, [r7, #15]
      break;
 800652a:	e092      	b.n	8006652 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	791b      	ldrb	r3, [r3, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	2100      	movs	r1, #0
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f8d6 	bl	80066e6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006540:	b29a      	uxth	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2208      	movs	r2, #8
 800654a:	761a      	strb	r2, [r3, #24]

      break;
 800654c:	e086      	b.n	800665c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	791b      	ldrb	r3, [r3, #4]
 8006552:	4619      	mov	r1, r3
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 fc1f 	bl	8006d98 <USBH_LL_GetURBState>
 800655a:	4603      	mov	r3, r0
 800655c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800655e:	7bbb      	ldrb	r3, [r7, #14]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d105      	bne.n	8006570 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	220d      	movs	r2, #13
 8006568:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800656a:	2300      	movs	r3, #0
 800656c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800656e:	e072      	b.n	8006656 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8006570:	7bbb      	ldrb	r3, [r7, #14]
 8006572:	2b04      	cmp	r3, #4
 8006574:	d103      	bne.n	800657e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	220b      	movs	r2, #11
 800657a:	761a      	strb	r2, [r3, #24]
      break;
 800657c:	e06b      	b.n	8006656 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800657e:	7bbb      	ldrb	r3, [r7, #14]
 8006580:	2b05      	cmp	r3, #5
 8006582:	d168      	bne.n	8006656 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8006584:	2303      	movs	r3, #3
 8006586:	73fb      	strb	r3, [r7, #15]
      break;
 8006588:	e065      	b.n	8006656 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	795b      	ldrb	r3, [r3, #5]
 800658e:	2201      	movs	r2, #1
 8006590:	9200      	str	r2, [sp, #0]
 8006592:	2200      	movs	r2, #0
 8006594:	2100      	movs	r1, #0
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f880 	bl	800669c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	220a      	movs	r2, #10
 80065ac:	761a      	strb	r2, [r3, #24]
      break;
 80065ae:	e055      	b.n	800665c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	795b      	ldrb	r3, [r3, #5]
 80065b4:	4619      	mov	r1, r3
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fbee 	bl	8006d98 <USBH_LL_GetURBState>
 80065bc:	4603      	mov	r3, r0
 80065be:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80065c0:	7bbb      	ldrb	r3, [r7, #14]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d105      	bne.n	80065d2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	220d      	movs	r2, #13
 80065ce:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80065d0:	e043      	b.n	800665a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 80065d2:	7bbb      	ldrb	r3, [r7, #14]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d103      	bne.n	80065e0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2209      	movs	r2, #9
 80065dc:	761a      	strb	r2, [r3, #24]
      break;
 80065de:	e03c      	b.n	800665a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 80065e0:	7bbb      	ldrb	r3, [r7, #14]
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d139      	bne.n	800665a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	220b      	movs	r2, #11
 80065ea:	761a      	strb	r2, [r3, #24]
      break;
 80065ec:	e035      	b.n	800665a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	7e5b      	ldrb	r3, [r3, #25]
 80065f2:	3301      	adds	r3, #1
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	765a      	strb	r2, [r3, #25]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	7e5b      	ldrb	r3, [r3, #25]
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d806      	bhi.n	8006610 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800660e:	e025      	b.n	800665c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006616:	2106      	movs	r1, #6
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	795b      	ldrb	r3, [r3, #5]
 8006626:	4619      	mov	r1, r3
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f8e8 	bl	80067fe <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	791b      	ldrb	r3, [r3, #4]
 8006632:	4619      	mov	r1, r3
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f8e2 	bl	80067fe <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006640:	2302      	movs	r3, #2
 8006642:	73fb      	strb	r3, [r7, #15]
      break;
 8006644:	e00a      	b.n	800665c <USBH_HandleControl+0x2e0>

    default:
      break;
 8006646:	bf00      	nop
 8006648:	e008      	b.n	800665c <USBH_HandleControl+0x2e0>
      break;
 800664a:	bf00      	nop
 800664c:	e006      	b.n	800665c <USBH_HandleControl+0x2e0>
      break;
 800664e:	bf00      	nop
 8006650:	e004      	b.n	800665c <USBH_HandleControl+0x2e0>
      break;
 8006652:	bf00      	nop
 8006654:	e002      	b.n	800665c <USBH_HandleControl+0x2e0>
      break;
 8006656:	bf00      	nop
 8006658:	e000      	b.n	800665c <USBH_HandleControl+0x2e0>
      break;
 800665a:	bf00      	nop
  }

  return status;
 800665c:	7bfb      	ldrb	r3, [r7, #15]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop

08006668 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b088      	sub	sp, #32
 800666c:	af04      	add	r7, sp, #16
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006676:	79f9      	ldrb	r1, [r7, #7]
 8006678:	2300      	movs	r3, #0
 800667a:	9303      	str	r3, [sp, #12]
 800667c:	2308      	movs	r3, #8
 800667e:	9302      	str	r3, [sp, #8]
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	9301      	str	r3, [sp, #4]
 8006684:	2300      	movs	r3, #0
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	2300      	movs	r3, #0
 800668a:	2200      	movs	r2, #0
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 fb52 	bl	8006d36 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3710      	adds	r7, #16
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b088      	sub	sp, #32
 80066a0:	af04      	add	r7, sp, #16
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	4611      	mov	r1, r2
 80066a8:	461a      	mov	r2, r3
 80066aa:	460b      	mov	r3, r1
 80066ac:	80fb      	strh	r3, [r7, #6]
 80066ae:	4613      	mov	r3, r2
 80066b0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80066bc:	2300      	movs	r3, #0
 80066be:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80066c0:	7979      	ldrb	r1, [r7, #5]
 80066c2:	7e3b      	ldrb	r3, [r7, #24]
 80066c4:	9303      	str	r3, [sp, #12]
 80066c6:	88fb      	ldrh	r3, [r7, #6]
 80066c8:	9302      	str	r3, [sp, #8]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	9301      	str	r3, [sp, #4]
 80066ce:	2301      	movs	r3, #1
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	2300      	movs	r3, #0
 80066d4:	2200      	movs	r2, #0
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f000 fb2d 	bl	8006d36 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}

080066e6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80066e6:	b580      	push	{r7, lr}
 80066e8:	b088      	sub	sp, #32
 80066ea:	af04      	add	r7, sp, #16
 80066ec:	60f8      	str	r0, [r7, #12]
 80066ee:	60b9      	str	r1, [r7, #8]
 80066f0:	4611      	mov	r1, r2
 80066f2:	461a      	mov	r2, r3
 80066f4:	460b      	mov	r3, r1
 80066f6:	80fb      	strh	r3, [r7, #6]
 80066f8:	4613      	mov	r3, r2
 80066fa:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80066fc:	7979      	ldrb	r1, [r7, #5]
 80066fe:	2300      	movs	r3, #0
 8006700:	9303      	str	r3, [sp, #12]
 8006702:	88fb      	ldrh	r3, [r7, #6]
 8006704:	9302      	str	r3, [sp, #8]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	9301      	str	r3, [sp, #4]
 800670a:	2301      	movs	r3, #1
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	2300      	movs	r3, #0
 8006710:	2201      	movs	r2, #1
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f000 fb0f 	bl	8006d36 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006718:	2300      	movs	r3, #0

}
 800671a:	4618      	mov	r0, r3
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}

08006722 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b088      	sub	sp, #32
 8006726:	af04      	add	r7, sp, #16
 8006728:	60f8      	str	r0, [r7, #12]
 800672a:	60b9      	str	r1, [r7, #8]
 800672c:	4611      	mov	r1, r2
 800672e:	461a      	mov	r2, r3
 8006730:	460b      	mov	r3, r1
 8006732:	80fb      	strh	r3, [r7, #6]
 8006734:	4613      	mov	r3, r2
 8006736:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006738:	7979      	ldrb	r1, [r7, #5]
 800673a:	2300      	movs	r3, #0
 800673c:	9303      	str	r3, [sp, #12]
 800673e:	88fb      	ldrh	r3, [r7, #6]
 8006740:	9302      	str	r3, [sp, #8]
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	9301      	str	r3, [sp, #4]
 8006746:	2301      	movs	r3, #1
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	2302      	movs	r3, #2
 800674c:	2201      	movs	r2, #1
 800674e:	68f8      	ldr	r0, [r7, #12]
 8006750:	f000 faf1 	bl	8006d36 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b086      	sub	sp, #24
 8006762:	af04      	add	r7, sp, #16
 8006764:	6078      	str	r0, [r7, #4]
 8006766:	4608      	mov	r0, r1
 8006768:	4611      	mov	r1, r2
 800676a:	461a      	mov	r2, r3
 800676c:	4603      	mov	r3, r0
 800676e:	70fb      	strb	r3, [r7, #3]
 8006770:	460b      	mov	r3, r1
 8006772:	70bb      	strb	r3, [r7, #2]
 8006774:	4613      	mov	r3, r2
 8006776:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8006778:	7878      	ldrb	r0, [r7, #1]
 800677a:	78ba      	ldrb	r2, [r7, #2]
 800677c:	78f9      	ldrb	r1, [r7, #3]
 800677e:	8b3b      	ldrh	r3, [r7, #24]
 8006780:	9302      	str	r3, [sp, #8]
 8006782:	7d3b      	ldrb	r3, [r7, #20]
 8006784:	9301      	str	r3, [sp, #4]
 8006786:	7c3b      	ldrb	r3, [r7, #16]
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	4603      	mov	r3, r0
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f000 fa84 	bl	8006c9a <USBH_LL_OpenPipe>

  return USBH_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b082      	sub	sp, #8
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	460b      	mov	r3, r1
 80067a6:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80067a8:	78fb      	ldrb	r3, [r7, #3]
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 faa3 	bl	8006cf8 <USBH_LL_ClosePipe>

  return USBH_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3708      	adds	r7, #8
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	460b      	mov	r3, r1
 80067c6:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f836 	bl	800683a <USBH_GetFreePipe>
 80067ce:	4603      	mov	r3, r0
 80067d0:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80067d2:	89fb      	ldrh	r3, [r7, #14]
 80067d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80067d8:	4293      	cmp	r3, r2
 80067da:	d00a      	beq.n	80067f2 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80067dc:	78fa      	ldrb	r2, [r7, #3]
 80067de:	89fb      	ldrh	r3, [r7, #14]
 80067e0:	f003 030f 	and.w	r3, r3, #15
 80067e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067e8:	6879      	ldr	r1, [r7, #4]
 80067ea:	33e0      	adds	r3, #224	@ 0xe0
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	440b      	add	r3, r1
 80067f0:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80067f2:	89fb      	ldrh	r3, [r7, #14]
 80067f4:	b2db      	uxtb	r3, r3
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80067fe:	b480      	push	{r7}
 8006800:	b083      	sub	sp, #12
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
 8006806:	460b      	mov	r3, r1
 8006808:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800680a:	78fb      	ldrb	r3, [r7, #3]
 800680c:	2b0f      	cmp	r3, #15
 800680e:	d80d      	bhi.n	800682c <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8006810:	78fb      	ldrb	r3, [r7, #3]
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	33e0      	adds	r3, #224	@ 0xe0
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	4413      	add	r3, r2
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	78fb      	ldrb	r3, [r7, #3]
 800681e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006822:	6879      	ldr	r1, [r7, #4]
 8006824:	33e0      	adds	r3, #224	@ 0xe0
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	440b      	add	r3, r1
 800682a:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	370c      	adds	r7, #12
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr

0800683a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800683a:	b480      	push	{r7}
 800683c:	b085      	sub	sp, #20
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8006842:	2300      	movs	r3, #0
 8006844:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8006846:	2300      	movs	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
 800684a:	e00f      	b.n	800686c <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800684c:	7bfb      	ldrb	r3, [r7, #15]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	33e0      	adds	r3, #224	@ 0xe0
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	4413      	add	r3, r2
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d102      	bne.n	8006866 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	b29b      	uxth	r3, r3
 8006864:	e007      	b.n	8006876 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8006866:	7bfb      	ldrb	r3, [r7, #15]
 8006868:	3301      	adds	r3, #1
 800686a:	73fb      	strb	r3, [r7, #15]
 800686c:	7bfb      	ldrb	r3, [r7, #15]
 800686e:	2b0f      	cmp	r3, #15
 8006870:	d9ec      	bls.n	800684c <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8006872:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
	...

08006884 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8006888:	2201      	movs	r2, #1
 800688a:	490e      	ldr	r1, [pc, #56]	@ (80068c4 <MX_USB_HOST_Init+0x40>)
 800688c:	480e      	ldr	r0, [pc, #56]	@ (80068c8 <MX_USB_HOST_Init+0x44>)
 800688e:	f7fe fb93 	bl	8004fb8 <USBH_Init>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8006898:	f7f9 fe55 	bl	8000546 <Error_Handler>
  }
  // Remember to change it everytime the code is autogenerated again, at default its changing to USBH_HID_CLASS
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 800689c:	490b      	ldr	r1, [pc, #44]	@ (80068cc <MX_USB_HOST_Init+0x48>)
 800689e:	480a      	ldr	r0, [pc, #40]	@ (80068c8 <MX_USB_HOST_Init+0x44>)
 80068a0:	f7fe fc35 	bl	800510e <USBH_RegisterClass>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80068aa:	f7f9 fe4c 	bl	8000546 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80068ae:	4806      	ldr	r0, [pc, #24]	@ (80068c8 <MX_USB_HOST_Init+0x44>)
 80068b0:	f7fe fc57 	bl	8005162 <USBH_Start>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d001      	beq.n	80068be <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80068ba:	f7f9 fe44 	bl	8000546 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80068be:	bf00      	nop
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	080068e5 	.word	0x080068e5
 80068c8:	200000b0 	.word	0x200000b0
 80068cc:	2000000c 	.word	0x2000000c

080068d0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80068d4:	4802      	ldr	r0, [pc, #8]	@ (80068e0 <MX_USB_HOST_Process+0x10>)
 80068d6:	f7fe fc55 	bl	8005184 <USBH_Process>
}
 80068da:	bf00      	nop
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	200000b0 	.word	0x200000b0

080068e4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	460b      	mov	r3, r1
 80068ee:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80068f0:	78fb      	ldrb	r3, [r7, #3]
 80068f2:	3b01      	subs	r3, #1
 80068f4:	2b04      	cmp	r3, #4
 80068f6:	d819      	bhi.n	800692c <USBH_UserProcess+0x48>
 80068f8:	a201      	add	r2, pc, #4	@ (adr r2, 8006900 <USBH_UserProcess+0x1c>)
 80068fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fe:	bf00      	nop
 8006900:	0800692d 	.word	0x0800692d
 8006904:	0800691d 	.word	0x0800691d
 8006908:	0800692d 	.word	0x0800692d
 800690c:	08006925 	.word	0x08006925
 8006910:	08006915 	.word	0x08006915
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8006914:	4b09      	ldr	r3, [pc, #36]	@ (800693c <USBH_UserProcess+0x58>)
 8006916:	2203      	movs	r2, #3
 8006918:	701a      	strb	r2, [r3, #0]
  break;
 800691a:	e008      	b.n	800692e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800691c:	4b07      	ldr	r3, [pc, #28]	@ (800693c <USBH_UserProcess+0x58>)
 800691e:	2202      	movs	r2, #2
 8006920:	701a      	strb	r2, [r3, #0]
  break;
 8006922:	e004      	b.n	800692e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8006924:	4b05      	ldr	r3, [pc, #20]	@ (800693c <USBH_UserProcess+0x58>)
 8006926:	2201      	movs	r2, #1
 8006928:	701a      	strb	r2, [r3, #0]
  break;
 800692a:	e000      	b.n	800692e <USBH_UserProcess+0x4a>

  default:
  break;
 800692c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	20000488 	.word	0x20000488

08006940 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b0ac      	sub	sp, #176	@ 0xb0
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006948:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800694c:	2200      	movs	r2, #0
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	605a      	str	r2, [r3, #4]
 8006952:	609a      	str	r2, [r3, #8]
 8006954:	60da      	str	r2, [r3, #12]
 8006956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006958:	f107 0314 	add.w	r3, r7, #20
 800695c:	2288      	movs	r2, #136	@ 0x88
 800695e:	2100      	movs	r1, #0
 8006960:	4618      	mov	r0, r3
 8006962:	f000 fd69 	bl	8007438 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800696e:	d173      	bne.n	8006a58 <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006970:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006974:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8006976:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800697a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800697e:	2301      	movs	r3, #1
 8006980:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006982:	2301      	movs	r3, #1
 8006984:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8006986:	2318      	movs	r3, #24
 8006988:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800698a:	2307      	movs	r3, #7
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800698e:	2302      	movs	r3, #2
 8006990:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006992:	2302      	movs	r3, #2
 8006994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8006996:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800699a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800699c:	f107 0314 	add.w	r3, r7, #20
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7fc fced 	bl	8003380 <HAL_RCCEx_PeriphCLKConfig>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 80069ac:	f7f9 fdcb 	bl	8000546 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 80069b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069b4:	4a2a      	ldr	r2, [pc, #168]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 80069b6:	f043 0301 	orr.w	r3, r3, #1
 80069ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80069bc:	4b28      	ldr	r3, [pc, #160]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 80069be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	613b      	str	r3, [r7, #16]
 80069c6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80069c8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80069cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069d0:	2302      	movs	r3, #2
 80069d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069d6:	2300      	movs	r3, #0
 80069d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069dc:	2303      	movs	r3, #3
 80069de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80069e2:	230a      	movs	r3, #10
 80069e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80069ec:	4619      	mov	r1, r3
 80069ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069f2:	f7fa f89f 	bl	8000b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80069f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 80069f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069fa:	4a19      	ldr	r2, [pc, #100]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 80069fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a02:	4b17      	ldr	r3, [pc, #92]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a0a:	60fb      	str	r3, [r7, #12]
 8006a0c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a0e:	4b14      	ldr	r3, [pc, #80]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d114      	bne.n	8006a44 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a1a:	4b11      	ldr	r3, [pc, #68]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1e:	4a10      	ldr	r2, [pc, #64]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a26:	4b0e      	ldr	r3, [pc, #56]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a2e:	60bb      	str	r3, [r7, #8]
 8006a30:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8006a32:	f7fb fecd 	bl	80027d0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a36:	4b0a      	ldr	r3, [pc, #40]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a3a:	4a09      	ldr	r2, [pc, #36]	@ (8006a60 <HAL_HCD_MspInit+0x120>)
 8006a3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a40:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a42:	e001      	b.n	8006a48 <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8006a44:	f7fb fec4 	bl	80027d0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2100      	movs	r1, #0
 8006a4c:	2043      	movs	r0, #67	@ 0x43
 8006a4e:	f7fa f83a 	bl	8000ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006a52:	2043      	movs	r0, #67	@ 0x43
 8006a54:	f7fa f853 	bl	8000afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006a58:	bf00      	nop
 8006a5a:	37b0      	adds	r7, #176	@ 0xb0
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	40021000 	.word	0x40021000

08006a64 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7fe ff65 	bl	8005942 <USBH_LL_IncTimer>
}
 8006a78:	bf00      	nop
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7fe ff9d 	bl	80059ce <USBH_LL_Connect>
}
 8006a94:	bf00      	nop
 8006a96:	3708      	adds	r7, #8
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7fe ffa6 	bl	80059fc <USBH_LL_Disconnect>
}
 8006ab0:	bf00      	nop
 8006ab2:	3708      	adds	r7, #8
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	70fb      	strb	r3, [r7, #3]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b082      	sub	sp, #8
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7fe ff57 	bl	8005996 <USBH_LL_PortEnabled>
}
 8006ae8:	bf00      	nop
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fe ff57 	bl	80059b2 <USBH_LL_PortDisabled>
}
 8006b04:	bf00      	nop
 8006b06:	3708      	adds	r7, #8
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d12a      	bne.n	8006b74 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8006b1e:	4a18      	ldr	r2, [pc, #96]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a15      	ldr	r2, [pc, #84]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b2a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006b2e:	4b14      	ldr	r3, [pc, #80]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b30:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8006b34:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8006b36:	4b12      	ldr	r3, [pc, #72]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b38:	2208      	movs	r2, #8
 8006b3a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8006b3c:	4b10      	ldr	r3, [pc, #64]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b3e:	2201      	movs	r2, #1
 8006b40:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006b42:	4b0f      	ldr	r3, [pc, #60]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8006b48:	4b0d      	ldr	r3, [pc, #52]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b50:	2200      	movs	r2, #0
 8006b52:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8006b54:	480a      	ldr	r0, [pc, #40]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b56:	f7fa f997 	bl	8000e88 <HAL_HCD_Init>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d001      	beq.n	8006b64 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8006b60:	f7f9 fcf1 	bl	8000546 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8006b64:	4806      	ldr	r0, [pc, #24]	@ (8006b80 <USBH_LL_Init+0x74>)
 8006b66:	f7fa fd85 	bl	8001674 <HAL_HCD_GetCurrentFrame>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7fe fed8 	bl	8005924 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3708      	adds	r7, #8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	2000048c 	.word	0x2000048c

08006b84 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006b90:	2300      	movs	r3, #0
 8006b92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7fa fcf4 	bl	8001588 <HAL_HCD_Start>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006ba4:	7bfb      	ldrb	r3, [r7, #15]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f000 f952 	bl	8006e50 <USBH_Get_USB_Status>
 8006bac:	4603      	mov	r3, r0
 8006bae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006bb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}

08006bba <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b084      	sub	sp, #16
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7fa fcfc 	bl	80015ce <HAL_HCD_Stop>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006bda:	7bfb      	ldrb	r3, [r7, #15]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f000 f937 	bl	8006e50 <USBH_Get_USB_Status>
 8006be2:	4603      	mov	r3, r0
 8006be4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006be6:	7bbb      	ldrb	r3, [r7, #14]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fa fd44 	bl	8001690 <HAL_HCD_GetCurrentSpeed>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d00c      	beq.n	8006c28 <USBH_LL_GetSpeed+0x38>
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d80d      	bhi.n	8006c2e <USBH_LL_GetSpeed+0x3e>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <USBH_LL_GetSpeed+0x2c>
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d003      	beq.n	8006c22 <USBH_LL_GetSpeed+0x32>
 8006c1a:	e008      	b.n	8006c2e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8006c20:	e008      	b.n	8006c34 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8006c22:	2301      	movs	r3, #1
 8006c24:	73fb      	strb	r3, [r7, #15]
    break;
 8006c26:	e005      	b.n	8006c34 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8006c28:	2302      	movs	r3, #2
 8006c2a:	73fb      	strb	r3, [r7, #15]
    break;
 8006c2c:	e002      	b.n	8006c34 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	73fb      	strb	r3, [r7, #15]
    break;
 8006c32:	bf00      	nop
  }
  return  speed;
 8006c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b084      	sub	sp, #16
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c46:	2300      	movs	r3, #0
 8006c48:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7fa fcd7 	bl	8001608 <HAL_HCD_ResetPort>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006c5e:	7bfb      	ldrb	r3, [r7, #15]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f000 f8f5 	bl	8006e50 <USBH_Get_USB_Status>
 8006c66:	4603      	mov	r3, r0
 8006c68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006c6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006c86:	78fa      	ldrb	r2, [r7, #3]
 8006c88:	4611      	mov	r1, r2
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7fa fcde 	bl	800164c <HAL_HCD_HC_GetXferCount>
 8006c90:	4603      	mov	r3, r0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3708      	adds	r7, #8
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006c9a:	b590      	push	{r4, r7, lr}
 8006c9c:	b089      	sub	sp, #36	@ 0x24
 8006c9e:	af04      	add	r7, sp, #16
 8006ca0:	6078      	str	r0, [r7, #4]
 8006ca2:	4608      	mov	r0, r1
 8006ca4:	4611      	mov	r1, r2
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	4603      	mov	r3, r0
 8006caa:	70fb      	strb	r3, [r7, #3]
 8006cac:	460b      	mov	r3, r1
 8006cae:	70bb      	strb	r3, [r7, #2]
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8006cc2:	787c      	ldrb	r4, [r7, #1]
 8006cc4:	78ba      	ldrb	r2, [r7, #2]
 8006cc6:	78f9      	ldrb	r1, [r7, #3]
 8006cc8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006cca:	9302      	str	r3, [sp, #8]
 8006ccc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006cd0:	9301      	str	r3, [sp, #4]
 8006cd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	4623      	mov	r3, r4
 8006cda:	f7fa f935 	bl	8000f48 <HAL_HCD_HC_Init>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f000 f8b3 	bl	8006e50 <USBH_Get_USB_Status>
 8006cea:	4603      	mov	r3, r0
 8006cec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006cee:	7bbb      	ldrb	r3, [r7, #14]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd90      	pop	{r4, r7, pc}

08006cf8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	460b      	mov	r3, r1
 8006d02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d04:	2300      	movs	r3, #0
 8006d06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006d12:	78fa      	ldrb	r2, [r7, #3]
 8006d14:	4611      	mov	r1, r2
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fa f9af 	bl	800107a <HAL_HCD_HC_Halt>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 f894 	bl	8006e50 <USBH_Get_USB_Status>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006d2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8006d36:	b590      	push	{r4, r7, lr}
 8006d38:	b089      	sub	sp, #36	@ 0x24
 8006d3a:	af04      	add	r7, sp, #16
 8006d3c:	6078      	str	r0, [r7, #4]
 8006d3e:	4608      	mov	r0, r1
 8006d40:	4611      	mov	r1, r2
 8006d42:	461a      	mov	r2, r3
 8006d44:	4603      	mov	r3, r0
 8006d46:	70fb      	strb	r3, [r7, #3]
 8006d48:	460b      	mov	r3, r1
 8006d4a:	70bb      	strb	r3, [r7, #2]
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d50:	2300      	movs	r3, #0
 8006d52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006d54:	2300      	movs	r3, #0
 8006d56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8006d5e:	787c      	ldrb	r4, [r7, #1]
 8006d60:	78ba      	ldrb	r2, [r7, #2]
 8006d62:	78f9      	ldrb	r1, [r7, #3]
 8006d64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006d68:	9303      	str	r3, [sp, #12]
 8006d6a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006d6c:	9302      	str	r3, [sp, #8]
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	9301      	str	r3, [sp, #4]
 8006d72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006d76:	9300      	str	r3, [sp, #0]
 8006d78:	4623      	mov	r3, r4
 8006d7a:	f7fa f9a1 	bl	80010c0 <HAL_HCD_HC_SubmitRequest>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
 8006d84:	4618      	mov	r0, r3
 8006d86:	f000 f863 	bl	8006e50 <USBH_Get_USB_Status>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006d8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3714      	adds	r7, #20
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd90      	pop	{r4, r7, pc}

08006d98 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	460b      	mov	r3, r1
 8006da2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006daa:	78fa      	ldrb	r2, [r7, #3]
 8006dac:	4611      	mov	r1, r2
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fa fc38 	bl	8001624 <HAL_HCD_HC_GetURBState>
 8006db4:	4603      	mov	r3, r0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3708      	adds	r7, #8
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b082      	sub	sp, #8
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8006dca:	20c8      	movs	r0, #200	@ 0xc8
 8006dcc:	f7f9 fd7c 	bl	80008c8 <HAL_Delay>
  return USBH_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b085      	sub	sp, #20
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
 8006de2:	460b      	mov	r3, r1
 8006de4:	70fb      	strb	r3, [r7, #3]
 8006de6:	4613      	mov	r3, r2
 8006de8:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006df0:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8006df2:	78fb      	ldrb	r3, [r7, #3]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	2134      	movs	r1, #52	@ 0x34
 8006df8:	fb01 f303 	mul.w	r3, r1, r3
 8006dfc:	4413      	add	r3, r2
 8006dfe:	3317      	adds	r3, #23
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d009      	beq.n	8006e1a <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8006e06:	78fb      	ldrb	r3, [r7, #3]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	2134      	movs	r1, #52	@ 0x34
 8006e0c:	fb01 f303 	mul.w	r3, r1, r3
 8006e10:	4413      	add	r3, r2
 8006e12:	3334      	adds	r3, #52	@ 0x34
 8006e14:	78ba      	ldrb	r2, [r7, #2]
 8006e16:	701a      	strb	r2, [r3, #0]
 8006e18:	e008      	b.n	8006e2c <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8006e1a:	78fb      	ldrb	r3, [r7, #3]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	2134      	movs	r1, #52	@ 0x34
 8006e20:	fb01 f303 	mul.w	r3, r1, r3
 8006e24:	4413      	add	r3, r2
 8006e26:	3335      	adds	r3, #53	@ 0x35
 8006e28:	78ba      	ldrb	r2, [r7, #2]
 8006e2a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b082      	sub	sp, #8
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7f9 fd40 	bl	80008c8 <HAL_Delay>
}
 8006e48:	bf00      	nop
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006e5e:	79fb      	ldrb	r3, [r7, #7]
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	d817      	bhi.n	8006e94 <USBH_Get_USB_Status+0x44>
 8006e64:	a201      	add	r2, pc, #4	@ (adr r2, 8006e6c <USBH_Get_USB_Status+0x1c>)
 8006e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6a:	bf00      	nop
 8006e6c:	08006e7d 	.word	0x08006e7d
 8006e70:	08006e83 	.word	0x08006e83
 8006e74:	08006e89 	.word	0x08006e89
 8006e78:	08006e8f 	.word	0x08006e8f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	73fb      	strb	r3, [r7, #15]
    break;
 8006e80:	e00b      	b.n	8006e9a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8006e82:	2302      	movs	r3, #2
 8006e84:	73fb      	strb	r3, [r7, #15]
    break;
 8006e86:	e008      	b.n	8006e9a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	73fb      	strb	r3, [r7, #15]
    break;
 8006e8c:	e005      	b.n	8006e9a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8006e8e:	2302      	movs	r3, #2
 8006e90:	73fb      	strb	r3, [r7, #15]
    break;
 8006e92:	e002      	b.n	8006e9a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8006e94:	2302      	movs	r3, #2
 8006e96:	73fb      	strb	r3, [r7, #15]
    break;
 8006e98:	bf00      	nop
  }
  return usb_status;
 8006e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <malloc>:
 8006ea8:	4b02      	ldr	r3, [pc, #8]	@ (8006eb4 <malloc+0xc>)
 8006eaa:	4601      	mov	r1, r0
 8006eac:	6818      	ldr	r0, [r3, #0]
 8006eae:	f000 b82d 	b.w	8006f0c <_malloc_r>
 8006eb2:	bf00      	nop
 8006eb4:	20000038 	.word	0x20000038

08006eb8 <free>:
 8006eb8:	4b02      	ldr	r3, [pc, #8]	@ (8006ec4 <free+0xc>)
 8006eba:	4601      	mov	r1, r0
 8006ebc:	6818      	ldr	r0, [r3, #0]
 8006ebe:	f000 bb47 	b.w	8007550 <_free_r>
 8006ec2:	bf00      	nop
 8006ec4:	20000038 	.word	0x20000038

08006ec8 <sbrk_aligned>:
 8006ec8:	b570      	push	{r4, r5, r6, lr}
 8006eca:	4e0f      	ldr	r6, [pc, #60]	@ (8006f08 <sbrk_aligned+0x40>)
 8006ecc:	460c      	mov	r4, r1
 8006ece:	6831      	ldr	r1, [r6, #0]
 8006ed0:	4605      	mov	r5, r0
 8006ed2:	b911      	cbnz	r1, 8006eda <sbrk_aligned+0x12>
 8006ed4:	f000 faec 	bl	80074b0 <_sbrk_r>
 8006ed8:	6030      	str	r0, [r6, #0]
 8006eda:	4621      	mov	r1, r4
 8006edc:	4628      	mov	r0, r5
 8006ede:	f000 fae7 	bl	80074b0 <_sbrk_r>
 8006ee2:	1c43      	adds	r3, r0, #1
 8006ee4:	d103      	bne.n	8006eee <sbrk_aligned+0x26>
 8006ee6:	f04f 34ff 	mov.w	r4, #4294967295
 8006eea:	4620      	mov	r0, r4
 8006eec:	bd70      	pop	{r4, r5, r6, pc}
 8006eee:	1cc4      	adds	r4, r0, #3
 8006ef0:	f024 0403 	bic.w	r4, r4, #3
 8006ef4:	42a0      	cmp	r0, r4
 8006ef6:	d0f8      	beq.n	8006eea <sbrk_aligned+0x22>
 8006ef8:	1a21      	subs	r1, r4, r0
 8006efa:	4628      	mov	r0, r5
 8006efc:	f000 fad8 	bl	80074b0 <_sbrk_r>
 8006f00:	3001      	adds	r0, #1
 8006f02:	d1f2      	bne.n	8006eea <sbrk_aligned+0x22>
 8006f04:	e7ef      	b.n	8006ee6 <sbrk_aligned+0x1e>
 8006f06:	bf00      	nop
 8006f08:	200007ec 	.word	0x200007ec

08006f0c <_malloc_r>:
 8006f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f10:	1ccd      	adds	r5, r1, #3
 8006f12:	f025 0503 	bic.w	r5, r5, #3
 8006f16:	3508      	adds	r5, #8
 8006f18:	2d0c      	cmp	r5, #12
 8006f1a:	bf38      	it	cc
 8006f1c:	250c      	movcc	r5, #12
 8006f1e:	2d00      	cmp	r5, #0
 8006f20:	4606      	mov	r6, r0
 8006f22:	db01      	blt.n	8006f28 <_malloc_r+0x1c>
 8006f24:	42a9      	cmp	r1, r5
 8006f26:	d904      	bls.n	8006f32 <_malloc_r+0x26>
 8006f28:	230c      	movs	r3, #12
 8006f2a:	6033      	str	r3, [r6, #0]
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007008 <_malloc_r+0xfc>
 8006f36:	f000 f869 	bl	800700c <__malloc_lock>
 8006f3a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f3e:	461c      	mov	r4, r3
 8006f40:	bb44      	cbnz	r4, 8006f94 <_malloc_r+0x88>
 8006f42:	4629      	mov	r1, r5
 8006f44:	4630      	mov	r0, r6
 8006f46:	f7ff ffbf 	bl	8006ec8 <sbrk_aligned>
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	4604      	mov	r4, r0
 8006f4e:	d158      	bne.n	8007002 <_malloc_r+0xf6>
 8006f50:	f8d8 4000 	ldr.w	r4, [r8]
 8006f54:	4627      	mov	r7, r4
 8006f56:	2f00      	cmp	r7, #0
 8006f58:	d143      	bne.n	8006fe2 <_malloc_r+0xd6>
 8006f5a:	2c00      	cmp	r4, #0
 8006f5c:	d04b      	beq.n	8006ff6 <_malloc_r+0xea>
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	4639      	mov	r1, r7
 8006f62:	4630      	mov	r0, r6
 8006f64:	eb04 0903 	add.w	r9, r4, r3
 8006f68:	f000 faa2 	bl	80074b0 <_sbrk_r>
 8006f6c:	4581      	cmp	r9, r0
 8006f6e:	d142      	bne.n	8006ff6 <_malloc_r+0xea>
 8006f70:	6821      	ldr	r1, [r4, #0]
 8006f72:	1a6d      	subs	r5, r5, r1
 8006f74:	4629      	mov	r1, r5
 8006f76:	4630      	mov	r0, r6
 8006f78:	f7ff ffa6 	bl	8006ec8 <sbrk_aligned>
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	d03a      	beq.n	8006ff6 <_malloc_r+0xea>
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	442b      	add	r3, r5
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	f8d8 3000 	ldr.w	r3, [r8]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	bb62      	cbnz	r2, 8006fe8 <_malloc_r+0xdc>
 8006f8e:	f8c8 7000 	str.w	r7, [r8]
 8006f92:	e00f      	b.n	8006fb4 <_malloc_r+0xa8>
 8006f94:	6822      	ldr	r2, [r4, #0]
 8006f96:	1b52      	subs	r2, r2, r5
 8006f98:	d420      	bmi.n	8006fdc <_malloc_r+0xd0>
 8006f9a:	2a0b      	cmp	r2, #11
 8006f9c:	d917      	bls.n	8006fce <_malloc_r+0xc2>
 8006f9e:	1961      	adds	r1, r4, r5
 8006fa0:	42a3      	cmp	r3, r4
 8006fa2:	6025      	str	r5, [r4, #0]
 8006fa4:	bf18      	it	ne
 8006fa6:	6059      	strne	r1, [r3, #4]
 8006fa8:	6863      	ldr	r3, [r4, #4]
 8006faa:	bf08      	it	eq
 8006fac:	f8c8 1000 	streq.w	r1, [r8]
 8006fb0:	5162      	str	r2, [r4, r5]
 8006fb2:	604b      	str	r3, [r1, #4]
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	f000 f82f 	bl	8007018 <__malloc_unlock>
 8006fba:	f104 000b 	add.w	r0, r4, #11
 8006fbe:	1d23      	adds	r3, r4, #4
 8006fc0:	f020 0007 	bic.w	r0, r0, #7
 8006fc4:	1ac2      	subs	r2, r0, r3
 8006fc6:	bf1c      	itt	ne
 8006fc8:	1a1b      	subne	r3, r3, r0
 8006fca:	50a3      	strne	r3, [r4, r2]
 8006fcc:	e7af      	b.n	8006f2e <_malloc_r+0x22>
 8006fce:	6862      	ldr	r2, [r4, #4]
 8006fd0:	42a3      	cmp	r3, r4
 8006fd2:	bf0c      	ite	eq
 8006fd4:	f8c8 2000 	streq.w	r2, [r8]
 8006fd8:	605a      	strne	r2, [r3, #4]
 8006fda:	e7eb      	b.n	8006fb4 <_malloc_r+0xa8>
 8006fdc:	4623      	mov	r3, r4
 8006fde:	6864      	ldr	r4, [r4, #4]
 8006fe0:	e7ae      	b.n	8006f40 <_malloc_r+0x34>
 8006fe2:	463c      	mov	r4, r7
 8006fe4:	687f      	ldr	r7, [r7, #4]
 8006fe6:	e7b6      	b.n	8006f56 <_malloc_r+0x4a>
 8006fe8:	461a      	mov	r2, r3
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	42a3      	cmp	r3, r4
 8006fee:	d1fb      	bne.n	8006fe8 <_malloc_r+0xdc>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	6053      	str	r3, [r2, #4]
 8006ff4:	e7de      	b.n	8006fb4 <_malloc_r+0xa8>
 8006ff6:	230c      	movs	r3, #12
 8006ff8:	6033      	str	r3, [r6, #0]
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	f000 f80c 	bl	8007018 <__malloc_unlock>
 8007000:	e794      	b.n	8006f2c <_malloc_r+0x20>
 8007002:	6005      	str	r5, [r0, #0]
 8007004:	e7d6      	b.n	8006fb4 <_malloc_r+0xa8>
 8007006:	bf00      	nop
 8007008:	200007f0 	.word	0x200007f0

0800700c <__malloc_lock>:
 800700c:	4801      	ldr	r0, [pc, #4]	@ (8007014 <__malloc_lock+0x8>)
 800700e:	f000 ba9c 	b.w	800754a <__retarget_lock_acquire_recursive>
 8007012:	bf00      	nop
 8007014:	20000934 	.word	0x20000934

08007018 <__malloc_unlock>:
 8007018:	4801      	ldr	r0, [pc, #4]	@ (8007020 <__malloc_unlock+0x8>)
 800701a:	f000 ba97 	b.w	800754c <__retarget_lock_release_recursive>
 800701e:	bf00      	nop
 8007020:	20000934 	.word	0x20000934

08007024 <std>:
 8007024:	2300      	movs	r3, #0
 8007026:	b510      	push	{r4, lr}
 8007028:	4604      	mov	r4, r0
 800702a:	e9c0 3300 	strd	r3, r3, [r0]
 800702e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007032:	6083      	str	r3, [r0, #8]
 8007034:	8181      	strh	r1, [r0, #12]
 8007036:	6643      	str	r3, [r0, #100]	@ 0x64
 8007038:	81c2      	strh	r2, [r0, #14]
 800703a:	6183      	str	r3, [r0, #24]
 800703c:	4619      	mov	r1, r3
 800703e:	2208      	movs	r2, #8
 8007040:	305c      	adds	r0, #92	@ 0x5c
 8007042:	f000 f9f9 	bl	8007438 <memset>
 8007046:	4b0d      	ldr	r3, [pc, #52]	@ (800707c <std+0x58>)
 8007048:	6263      	str	r3, [r4, #36]	@ 0x24
 800704a:	4b0d      	ldr	r3, [pc, #52]	@ (8007080 <std+0x5c>)
 800704c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800704e:	4b0d      	ldr	r3, [pc, #52]	@ (8007084 <std+0x60>)
 8007050:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007052:	4b0d      	ldr	r3, [pc, #52]	@ (8007088 <std+0x64>)
 8007054:	6323      	str	r3, [r4, #48]	@ 0x30
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <std+0x68>)
 8007058:	6224      	str	r4, [r4, #32]
 800705a:	429c      	cmp	r4, r3
 800705c:	d006      	beq.n	800706c <std+0x48>
 800705e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007062:	4294      	cmp	r4, r2
 8007064:	d002      	beq.n	800706c <std+0x48>
 8007066:	33d0      	adds	r3, #208	@ 0xd0
 8007068:	429c      	cmp	r4, r3
 800706a:	d105      	bne.n	8007078 <std+0x54>
 800706c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007074:	f000 ba68 	b.w	8007548 <__retarget_lock_init_recursive>
 8007078:	bd10      	pop	{r4, pc}
 800707a:	bf00      	nop
 800707c:	08007289 	.word	0x08007289
 8007080:	080072ab 	.word	0x080072ab
 8007084:	080072e3 	.word	0x080072e3
 8007088:	08007307 	.word	0x08007307
 800708c:	200007f4 	.word	0x200007f4

08007090 <stdio_exit_handler>:
 8007090:	4a02      	ldr	r2, [pc, #8]	@ (800709c <stdio_exit_handler+0xc>)
 8007092:	4903      	ldr	r1, [pc, #12]	@ (80070a0 <stdio_exit_handler+0x10>)
 8007094:	4803      	ldr	r0, [pc, #12]	@ (80070a4 <stdio_exit_handler+0x14>)
 8007096:	f000 b869 	b.w	800716c <_fwalk_sglue>
 800709a:	bf00      	nop
 800709c:	2000002c 	.word	0x2000002c
 80070a0:	08007c89 	.word	0x08007c89
 80070a4:	2000003c 	.word	0x2000003c

080070a8 <cleanup_stdio>:
 80070a8:	6841      	ldr	r1, [r0, #4]
 80070aa:	4b0c      	ldr	r3, [pc, #48]	@ (80070dc <cleanup_stdio+0x34>)
 80070ac:	4299      	cmp	r1, r3
 80070ae:	b510      	push	{r4, lr}
 80070b0:	4604      	mov	r4, r0
 80070b2:	d001      	beq.n	80070b8 <cleanup_stdio+0x10>
 80070b4:	f000 fde8 	bl	8007c88 <_fflush_r>
 80070b8:	68a1      	ldr	r1, [r4, #8]
 80070ba:	4b09      	ldr	r3, [pc, #36]	@ (80070e0 <cleanup_stdio+0x38>)
 80070bc:	4299      	cmp	r1, r3
 80070be:	d002      	beq.n	80070c6 <cleanup_stdio+0x1e>
 80070c0:	4620      	mov	r0, r4
 80070c2:	f000 fde1 	bl	8007c88 <_fflush_r>
 80070c6:	68e1      	ldr	r1, [r4, #12]
 80070c8:	4b06      	ldr	r3, [pc, #24]	@ (80070e4 <cleanup_stdio+0x3c>)
 80070ca:	4299      	cmp	r1, r3
 80070cc:	d004      	beq.n	80070d8 <cleanup_stdio+0x30>
 80070ce:	4620      	mov	r0, r4
 80070d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d4:	f000 bdd8 	b.w	8007c88 <_fflush_r>
 80070d8:	bd10      	pop	{r4, pc}
 80070da:	bf00      	nop
 80070dc:	200007f4 	.word	0x200007f4
 80070e0:	2000085c 	.word	0x2000085c
 80070e4:	200008c4 	.word	0x200008c4

080070e8 <global_stdio_init.part.0>:
 80070e8:	b510      	push	{r4, lr}
 80070ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007118 <global_stdio_init.part.0+0x30>)
 80070ec:	4c0b      	ldr	r4, [pc, #44]	@ (800711c <global_stdio_init.part.0+0x34>)
 80070ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007120 <global_stdio_init.part.0+0x38>)
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	4620      	mov	r0, r4
 80070f4:	2200      	movs	r2, #0
 80070f6:	2104      	movs	r1, #4
 80070f8:	f7ff ff94 	bl	8007024 <std>
 80070fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007100:	2201      	movs	r2, #1
 8007102:	2109      	movs	r1, #9
 8007104:	f7ff ff8e 	bl	8007024 <std>
 8007108:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800710c:	2202      	movs	r2, #2
 800710e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007112:	2112      	movs	r1, #18
 8007114:	f7ff bf86 	b.w	8007024 <std>
 8007118:	2000092c 	.word	0x2000092c
 800711c:	200007f4 	.word	0x200007f4
 8007120:	08007091 	.word	0x08007091

08007124 <__sfp_lock_acquire>:
 8007124:	4801      	ldr	r0, [pc, #4]	@ (800712c <__sfp_lock_acquire+0x8>)
 8007126:	f000 ba10 	b.w	800754a <__retarget_lock_acquire_recursive>
 800712a:	bf00      	nop
 800712c:	20000935 	.word	0x20000935

08007130 <__sfp_lock_release>:
 8007130:	4801      	ldr	r0, [pc, #4]	@ (8007138 <__sfp_lock_release+0x8>)
 8007132:	f000 ba0b 	b.w	800754c <__retarget_lock_release_recursive>
 8007136:	bf00      	nop
 8007138:	20000935 	.word	0x20000935

0800713c <__sinit>:
 800713c:	b510      	push	{r4, lr}
 800713e:	4604      	mov	r4, r0
 8007140:	f7ff fff0 	bl	8007124 <__sfp_lock_acquire>
 8007144:	6a23      	ldr	r3, [r4, #32]
 8007146:	b11b      	cbz	r3, 8007150 <__sinit+0x14>
 8007148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714c:	f7ff bff0 	b.w	8007130 <__sfp_lock_release>
 8007150:	4b04      	ldr	r3, [pc, #16]	@ (8007164 <__sinit+0x28>)
 8007152:	6223      	str	r3, [r4, #32]
 8007154:	4b04      	ldr	r3, [pc, #16]	@ (8007168 <__sinit+0x2c>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1f5      	bne.n	8007148 <__sinit+0xc>
 800715c:	f7ff ffc4 	bl	80070e8 <global_stdio_init.part.0>
 8007160:	e7f2      	b.n	8007148 <__sinit+0xc>
 8007162:	bf00      	nop
 8007164:	080070a9 	.word	0x080070a9
 8007168:	2000092c 	.word	0x2000092c

0800716c <_fwalk_sglue>:
 800716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007170:	4607      	mov	r7, r0
 8007172:	4688      	mov	r8, r1
 8007174:	4614      	mov	r4, r2
 8007176:	2600      	movs	r6, #0
 8007178:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800717c:	f1b9 0901 	subs.w	r9, r9, #1
 8007180:	d505      	bpl.n	800718e <_fwalk_sglue+0x22>
 8007182:	6824      	ldr	r4, [r4, #0]
 8007184:	2c00      	cmp	r4, #0
 8007186:	d1f7      	bne.n	8007178 <_fwalk_sglue+0xc>
 8007188:	4630      	mov	r0, r6
 800718a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800718e:	89ab      	ldrh	r3, [r5, #12]
 8007190:	2b01      	cmp	r3, #1
 8007192:	d907      	bls.n	80071a4 <_fwalk_sglue+0x38>
 8007194:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007198:	3301      	adds	r3, #1
 800719a:	d003      	beq.n	80071a4 <_fwalk_sglue+0x38>
 800719c:	4629      	mov	r1, r5
 800719e:	4638      	mov	r0, r7
 80071a0:	47c0      	blx	r8
 80071a2:	4306      	orrs	r6, r0
 80071a4:	3568      	adds	r5, #104	@ 0x68
 80071a6:	e7e9      	b.n	800717c <_fwalk_sglue+0x10>

080071a8 <iprintf>:
 80071a8:	b40f      	push	{r0, r1, r2, r3}
 80071aa:	b507      	push	{r0, r1, r2, lr}
 80071ac:	4906      	ldr	r1, [pc, #24]	@ (80071c8 <iprintf+0x20>)
 80071ae:	ab04      	add	r3, sp, #16
 80071b0:	6808      	ldr	r0, [r1, #0]
 80071b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80071b6:	6881      	ldr	r1, [r0, #8]
 80071b8:	9301      	str	r3, [sp, #4]
 80071ba:	f000 fa3d 	bl	8007638 <_vfiprintf_r>
 80071be:	b003      	add	sp, #12
 80071c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80071c4:	b004      	add	sp, #16
 80071c6:	4770      	bx	lr
 80071c8:	20000038 	.word	0x20000038

080071cc <_puts_r>:
 80071cc:	6a03      	ldr	r3, [r0, #32]
 80071ce:	b570      	push	{r4, r5, r6, lr}
 80071d0:	6884      	ldr	r4, [r0, #8]
 80071d2:	4605      	mov	r5, r0
 80071d4:	460e      	mov	r6, r1
 80071d6:	b90b      	cbnz	r3, 80071dc <_puts_r+0x10>
 80071d8:	f7ff ffb0 	bl	800713c <__sinit>
 80071dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071de:	07db      	lsls	r3, r3, #31
 80071e0:	d405      	bmi.n	80071ee <_puts_r+0x22>
 80071e2:	89a3      	ldrh	r3, [r4, #12]
 80071e4:	0598      	lsls	r0, r3, #22
 80071e6:	d402      	bmi.n	80071ee <_puts_r+0x22>
 80071e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071ea:	f000 f9ae 	bl	800754a <__retarget_lock_acquire_recursive>
 80071ee:	89a3      	ldrh	r3, [r4, #12]
 80071f0:	0719      	lsls	r1, r3, #28
 80071f2:	d502      	bpl.n	80071fa <_puts_r+0x2e>
 80071f4:	6923      	ldr	r3, [r4, #16]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d135      	bne.n	8007266 <_puts_r+0x9a>
 80071fa:	4621      	mov	r1, r4
 80071fc:	4628      	mov	r0, r5
 80071fe:	f000 f8c5 	bl	800738c <__swsetup_r>
 8007202:	b380      	cbz	r0, 8007266 <_puts_r+0x9a>
 8007204:	f04f 35ff 	mov.w	r5, #4294967295
 8007208:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800720a:	07da      	lsls	r2, r3, #31
 800720c:	d405      	bmi.n	800721a <_puts_r+0x4e>
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	059b      	lsls	r3, r3, #22
 8007212:	d402      	bmi.n	800721a <_puts_r+0x4e>
 8007214:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007216:	f000 f999 	bl	800754c <__retarget_lock_release_recursive>
 800721a:	4628      	mov	r0, r5
 800721c:	bd70      	pop	{r4, r5, r6, pc}
 800721e:	2b00      	cmp	r3, #0
 8007220:	da04      	bge.n	800722c <_puts_r+0x60>
 8007222:	69a2      	ldr	r2, [r4, #24]
 8007224:	429a      	cmp	r2, r3
 8007226:	dc17      	bgt.n	8007258 <_puts_r+0x8c>
 8007228:	290a      	cmp	r1, #10
 800722a:	d015      	beq.n	8007258 <_puts_r+0x8c>
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	1c5a      	adds	r2, r3, #1
 8007230:	6022      	str	r2, [r4, #0]
 8007232:	7019      	strb	r1, [r3, #0]
 8007234:	68a3      	ldr	r3, [r4, #8]
 8007236:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800723a:	3b01      	subs	r3, #1
 800723c:	60a3      	str	r3, [r4, #8]
 800723e:	2900      	cmp	r1, #0
 8007240:	d1ed      	bne.n	800721e <_puts_r+0x52>
 8007242:	2b00      	cmp	r3, #0
 8007244:	da11      	bge.n	800726a <_puts_r+0x9e>
 8007246:	4622      	mov	r2, r4
 8007248:	210a      	movs	r1, #10
 800724a:	4628      	mov	r0, r5
 800724c:	f000 f85f 	bl	800730e <__swbuf_r>
 8007250:	3001      	adds	r0, #1
 8007252:	d0d7      	beq.n	8007204 <_puts_r+0x38>
 8007254:	250a      	movs	r5, #10
 8007256:	e7d7      	b.n	8007208 <_puts_r+0x3c>
 8007258:	4622      	mov	r2, r4
 800725a:	4628      	mov	r0, r5
 800725c:	f000 f857 	bl	800730e <__swbuf_r>
 8007260:	3001      	adds	r0, #1
 8007262:	d1e7      	bne.n	8007234 <_puts_r+0x68>
 8007264:	e7ce      	b.n	8007204 <_puts_r+0x38>
 8007266:	3e01      	subs	r6, #1
 8007268:	e7e4      	b.n	8007234 <_puts_r+0x68>
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	1c5a      	adds	r2, r3, #1
 800726e:	6022      	str	r2, [r4, #0]
 8007270:	220a      	movs	r2, #10
 8007272:	701a      	strb	r2, [r3, #0]
 8007274:	e7ee      	b.n	8007254 <_puts_r+0x88>
	...

08007278 <puts>:
 8007278:	4b02      	ldr	r3, [pc, #8]	@ (8007284 <puts+0xc>)
 800727a:	4601      	mov	r1, r0
 800727c:	6818      	ldr	r0, [r3, #0]
 800727e:	f7ff bfa5 	b.w	80071cc <_puts_r>
 8007282:	bf00      	nop
 8007284:	20000038 	.word	0x20000038

08007288 <__sread>:
 8007288:	b510      	push	{r4, lr}
 800728a:	460c      	mov	r4, r1
 800728c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007290:	f000 f8fc 	bl	800748c <_read_r>
 8007294:	2800      	cmp	r0, #0
 8007296:	bfab      	itete	ge
 8007298:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800729a:	89a3      	ldrhlt	r3, [r4, #12]
 800729c:	181b      	addge	r3, r3, r0
 800729e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072a2:	bfac      	ite	ge
 80072a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072a6:	81a3      	strhlt	r3, [r4, #12]
 80072a8:	bd10      	pop	{r4, pc}

080072aa <__swrite>:
 80072aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ae:	461f      	mov	r7, r3
 80072b0:	898b      	ldrh	r3, [r1, #12]
 80072b2:	05db      	lsls	r3, r3, #23
 80072b4:	4605      	mov	r5, r0
 80072b6:	460c      	mov	r4, r1
 80072b8:	4616      	mov	r6, r2
 80072ba:	d505      	bpl.n	80072c8 <__swrite+0x1e>
 80072bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c0:	2302      	movs	r3, #2
 80072c2:	2200      	movs	r2, #0
 80072c4:	f000 f8d0 	bl	8007468 <_lseek_r>
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072d2:	81a3      	strh	r3, [r4, #12]
 80072d4:	4632      	mov	r2, r6
 80072d6:	463b      	mov	r3, r7
 80072d8:	4628      	mov	r0, r5
 80072da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072de:	f000 b8f7 	b.w	80074d0 <_write_r>

080072e2 <__sseek>:
 80072e2:	b510      	push	{r4, lr}
 80072e4:	460c      	mov	r4, r1
 80072e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ea:	f000 f8bd 	bl	8007468 <_lseek_r>
 80072ee:	1c43      	adds	r3, r0, #1
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	bf15      	itete	ne
 80072f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072fe:	81a3      	strheq	r3, [r4, #12]
 8007300:	bf18      	it	ne
 8007302:	81a3      	strhne	r3, [r4, #12]
 8007304:	bd10      	pop	{r4, pc}

08007306 <__sclose>:
 8007306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730a:	f000 b89d 	b.w	8007448 <_close_r>

0800730e <__swbuf_r>:
 800730e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007310:	460e      	mov	r6, r1
 8007312:	4614      	mov	r4, r2
 8007314:	4605      	mov	r5, r0
 8007316:	b118      	cbz	r0, 8007320 <__swbuf_r+0x12>
 8007318:	6a03      	ldr	r3, [r0, #32]
 800731a:	b90b      	cbnz	r3, 8007320 <__swbuf_r+0x12>
 800731c:	f7ff ff0e 	bl	800713c <__sinit>
 8007320:	69a3      	ldr	r3, [r4, #24]
 8007322:	60a3      	str	r3, [r4, #8]
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	071a      	lsls	r2, r3, #28
 8007328:	d501      	bpl.n	800732e <__swbuf_r+0x20>
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	b943      	cbnz	r3, 8007340 <__swbuf_r+0x32>
 800732e:	4621      	mov	r1, r4
 8007330:	4628      	mov	r0, r5
 8007332:	f000 f82b 	bl	800738c <__swsetup_r>
 8007336:	b118      	cbz	r0, 8007340 <__swbuf_r+0x32>
 8007338:	f04f 37ff 	mov.w	r7, #4294967295
 800733c:	4638      	mov	r0, r7
 800733e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007340:	6823      	ldr	r3, [r4, #0]
 8007342:	6922      	ldr	r2, [r4, #16]
 8007344:	1a98      	subs	r0, r3, r2
 8007346:	6963      	ldr	r3, [r4, #20]
 8007348:	b2f6      	uxtb	r6, r6
 800734a:	4283      	cmp	r3, r0
 800734c:	4637      	mov	r7, r6
 800734e:	dc05      	bgt.n	800735c <__swbuf_r+0x4e>
 8007350:	4621      	mov	r1, r4
 8007352:	4628      	mov	r0, r5
 8007354:	f000 fc98 	bl	8007c88 <_fflush_r>
 8007358:	2800      	cmp	r0, #0
 800735a:	d1ed      	bne.n	8007338 <__swbuf_r+0x2a>
 800735c:	68a3      	ldr	r3, [r4, #8]
 800735e:	3b01      	subs	r3, #1
 8007360:	60a3      	str	r3, [r4, #8]
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	1c5a      	adds	r2, r3, #1
 8007366:	6022      	str	r2, [r4, #0]
 8007368:	701e      	strb	r6, [r3, #0]
 800736a:	6962      	ldr	r2, [r4, #20]
 800736c:	1c43      	adds	r3, r0, #1
 800736e:	429a      	cmp	r2, r3
 8007370:	d004      	beq.n	800737c <__swbuf_r+0x6e>
 8007372:	89a3      	ldrh	r3, [r4, #12]
 8007374:	07db      	lsls	r3, r3, #31
 8007376:	d5e1      	bpl.n	800733c <__swbuf_r+0x2e>
 8007378:	2e0a      	cmp	r6, #10
 800737a:	d1df      	bne.n	800733c <__swbuf_r+0x2e>
 800737c:	4621      	mov	r1, r4
 800737e:	4628      	mov	r0, r5
 8007380:	f000 fc82 	bl	8007c88 <_fflush_r>
 8007384:	2800      	cmp	r0, #0
 8007386:	d0d9      	beq.n	800733c <__swbuf_r+0x2e>
 8007388:	e7d6      	b.n	8007338 <__swbuf_r+0x2a>
	...

0800738c <__swsetup_r>:
 800738c:	b538      	push	{r3, r4, r5, lr}
 800738e:	4b29      	ldr	r3, [pc, #164]	@ (8007434 <__swsetup_r+0xa8>)
 8007390:	4605      	mov	r5, r0
 8007392:	6818      	ldr	r0, [r3, #0]
 8007394:	460c      	mov	r4, r1
 8007396:	b118      	cbz	r0, 80073a0 <__swsetup_r+0x14>
 8007398:	6a03      	ldr	r3, [r0, #32]
 800739a:	b90b      	cbnz	r3, 80073a0 <__swsetup_r+0x14>
 800739c:	f7ff fece 	bl	800713c <__sinit>
 80073a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073a4:	0719      	lsls	r1, r3, #28
 80073a6:	d422      	bmi.n	80073ee <__swsetup_r+0x62>
 80073a8:	06da      	lsls	r2, r3, #27
 80073aa:	d407      	bmi.n	80073bc <__swsetup_r+0x30>
 80073ac:	2209      	movs	r2, #9
 80073ae:	602a      	str	r2, [r5, #0]
 80073b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073b4:	81a3      	strh	r3, [r4, #12]
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ba:	e033      	b.n	8007424 <__swsetup_r+0x98>
 80073bc:	0758      	lsls	r0, r3, #29
 80073be:	d512      	bpl.n	80073e6 <__swsetup_r+0x5a>
 80073c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073c2:	b141      	cbz	r1, 80073d6 <__swsetup_r+0x4a>
 80073c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073c8:	4299      	cmp	r1, r3
 80073ca:	d002      	beq.n	80073d2 <__swsetup_r+0x46>
 80073cc:	4628      	mov	r0, r5
 80073ce:	f000 f8bf 	bl	8007550 <_free_r>
 80073d2:	2300      	movs	r3, #0
 80073d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80073d6:	89a3      	ldrh	r3, [r4, #12]
 80073d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073dc:	81a3      	strh	r3, [r4, #12]
 80073de:	2300      	movs	r3, #0
 80073e0:	6063      	str	r3, [r4, #4]
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	f043 0308 	orr.w	r3, r3, #8
 80073ec:	81a3      	strh	r3, [r4, #12]
 80073ee:	6923      	ldr	r3, [r4, #16]
 80073f0:	b94b      	cbnz	r3, 8007406 <__swsetup_r+0x7a>
 80073f2:	89a3      	ldrh	r3, [r4, #12]
 80073f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073fc:	d003      	beq.n	8007406 <__swsetup_r+0x7a>
 80073fe:	4621      	mov	r1, r4
 8007400:	4628      	mov	r0, r5
 8007402:	f000 fc8f 	bl	8007d24 <__smakebuf_r>
 8007406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800740a:	f013 0201 	ands.w	r2, r3, #1
 800740e:	d00a      	beq.n	8007426 <__swsetup_r+0x9a>
 8007410:	2200      	movs	r2, #0
 8007412:	60a2      	str	r2, [r4, #8]
 8007414:	6962      	ldr	r2, [r4, #20]
 8007416:	4252      	negs	r2, r2
 8007418:	61a2      	str	r2, [r4, #24]
 800741a:	6922      	ldr	r2, [r4, #16]
 800741c:	b942      	cbnz	r2, 8007430 <__swsetup_r+0xa4>
 800741e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007422:	d1c5      	bne.n	80073b0 <__swsetup_r+0x24>
 8007424:	bd38      	pop	{r3, r4, r5, pc}
 8007426:	0799      	lsls	r1, r3, #30
 8007428:	bf58      	it	pl
 800742a:	6962      	ldrpl	r2, [r4, #20]
 800742c:	60a2      	str	r2, [r4, #8]
 800742e:	e7f4      	b.n	800741a <__swsetup_r+0x8e>
 8007430:	2000      	movs	r0, #0
 8007432:	e7f7      	b.n	8007424 <__swsetup_r+0x98>
 8007434:	20000038 	.word	0x20000038

08007438 <memset>:
 8007438:	4402      	add	r2, r0
 800743a:	4603      	mov	r3, r0
 800743c:	4293      	cmp	r3, r2
 800743e:	d100      	bne.n	8007442 <memset+0xa>
 8007440:	4770      	bx	lr
 8007442:	f803 1b01 	strb.w	r1, [r3], #1
 8007446:	e7f9      	b.n	800743c <memset+0x4>

08007448 <_close_r>:
 8007448:	b538      	push	{r3, r4, r5, lr}
 800744a:	4d06      	ldr	r5, [pc, #24]	@ (8007464 <_close_r+0x1c>)
 800744c:	2300      	movs	r3, #0
 800744e:	4604      	mov	r4, r0
 8007450:	4608      	mov	r0, r1
 8007452:	602b      	str	r3, [r5, #0]
 8007454:	f7f9 f915 	bl	8000682 <_close>
 8007458:	1c43      	adds	r3, r0, #1
 800745a:	d102      	bne.n	8007462 <_close_r+0x1a>
 800745c:	682b      	ldr	r3, [r5, #0]
 800745e:	b103      	cbz	r3, 8007462 <_close_r+0x1a>
 8007460:	6023      	str	r3, [r4, #0]
 8007462:	bd38      	pop	{r3, r4, r5, pc}
 8007464:	20000930 	.word	0x20000930

08007468 <_lseek_r>:
 8007468:	b538      	push	{r3, r4, r5, lr}
 800746a:	4d07      	ldr	r5, [pc, #28]	@ (8007488 <_lseek_r+0x20>)
 800746c:	4604      	mov	r4, r0
 800746e:	4608      	mov	r0, r1
 8007470:	4611      	mov	r1, r2
 8007472:	2200      	movs	r2, #0
 8007474:	602a      	str	r2, [r5, #0]
 8007476:	461a      	mov	r2, r3
 8007478:	f7f9 f92a 	bl	80006d0 <_lseek>
 800747c:	1c43      	adds	r3, r0, #1
 800747e:	d102      	bne.n	8007486 <_lseek_r+0x1e>
 8007480:	682b      	ldr	r3, [r5, #0]
 8007482:	b103      	cbz	r3, 8007486 <_lseek_r+0x1e>
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	bd38      	pop	{r3, r4, r5, pc}
 8007488:	20000930 	.word	0x20000930

0800748c <_read_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4d07      	ldr	r5, [pc, #28]	@ (80074ac <_read_r+0x20>)
 8007490:	4604      	mov	r4, r0
 8007492:	4608      	mov	r0, r1
 8007494:	4611      	mov	r1, r2
 8007496:	2200      	movs	r2, #0
 8007498:	602a      	str	r2, [r5, #0]
 800749a:	461a      	mov	r2, r3
 800749c:	f7f9 f8b8 	bl	8000610 <_read>
 80074a0:	1c43      	adds	r3, r0, #1
 80074a2:	d102      	bne.n	80074aa <_read_r+0x1e>
 80074a4:	682b      	ldr	r3, [r5, #0]
 80074a6:	b103      	cbz	r3, 80074aa <_read_r+0x1e>
 80074a8:	6023      	str	r3, [r4, #0]
 80074aa:	bd38      	pop	{r3, r4, r5, pc}
 80074ac:	20000930 	.word	0x20000930

080074b0 <_sbrk_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4d06      	ldr	r5, [pc, #24]	@ (80074cc <_sbrk_r+0x1c>)
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	4608      	mov	r0, r1
 80074ba:	602b      	str	r3, [r5, #0]
 80074bc:	f7f9 f916 	bl	80006ec <_sbrk>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_sbrk_r+0x1a>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_sbrk_r+0x1a>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20000930 	.word	0x20000930

080074d0 <_write_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	@ (80074f0 <_write_r+0x20>)
 80074d4:	4604      	mov	r4, r0
 80074d6:	4608      	mov	r0, r1
 80074d8:	4611      	mov	r1, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	602a      	str	r2, [r5, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	f7f9 f8b3 	bl	800064a <_write>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_write_r+0x1e>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_write_r+0x1e>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	20000930 	.word	0x20000930

080074f4 <__errno>:
 80074f4:	4b01      	ldr	r3, [pc, #4]	@ (80074fc <__errno+0x8>)
 80074f6:	6818      	ldr	r0, [r3, #0]
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	20000038 	.word	0x20000038

08007500 <__libc_init_array>:
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	4d0d      	ldr	r5, [pc, #52]	@ (8007538 <__libc_init_array+0x38>)
 8007504:	4c0d      	ldr	r4, [pc, #52]	@ (800753c <__libc_init_array+0x3c>)
 8007506:	1b64      	subs	r4, r4, r5
 8007508:	10a4      	asrs	r4, r4, #2
 800750a:	2600      	movs	r6, #0
 800750c:	42a6      	cmp	r6, r4
 800750e:	d109      	bne.n	8007524 <__libc_init_array+0x24>
 8007510:	4d0b      	ldr	r5, [pc, #44]	@ (8007540 <__libc_init_array+0x40>)
 8007512:	4c0c      	ldr	r4, [pc, #48]	@ (8007544 <__libc_init_array+0x44>)
 8007514:	f000 fc64 	bl	8007de0 <_init>
 8007518:	1b64      	subs	r4, r4, r5
 800751a:	10a4      	asrs	r4, r4, #2
 800751c:	2600      	movs	r6, #0
 800751e:	42a6      	cmp	r6, r4
 8007520:	d105      	bne.n	800752e <__libc_init_array+0x2e>
 8007522:	bd70      	pop	{r4, r5, r6, pc}
 8007524:	f855 3b04 	ldr.w	r3, [r5], #4
 8007528:	4798      	blx	r3
 800752a:	3601      	adds	r6, #1
 800752c:	e7ee      	b.n	800750c <__libc_init_array+0xc>
 800752e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007532:	4798      	blx	r3
 8007534:	3601      	adds	r6, #1
 8007536:	e7f2      	b.n	800751e <__libc_init_array+0x1e>
 8007538:	08007fe8 	.word	0x08007fe8
 800753c:	08007fe8 	.word	0x08007fe8
 8007540:	08007fe8 	.word	0x08007fe8
 8007544:	08007fec 	.word	0x08007fec

08007548 <__retarget_lock_init_recursive>:
 8007548:	4770      	bx	lr

0800754a <__retarget_lock_acquire_recursive>:
 800754a:	4770      	bx	lr

0800754c <__retarget_lock_release_recursive>:
 800754c:	4770      	bx	lr
	...

08007550 <_free_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	4605      	mov	r5, r0
 8007554:	2900      	cmp	r1, #0
 8007556:	d041      	beq.n	80075dc <_free_r+0x8c>
 8007558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800755c:	1f0c      	subs	r4, r1, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	bfb8      	it	lt
 8007562:	18e4      	addlt	r4, r4, r3
 8007564:	f7ff fd52 	bl	800700c <__malloc_lock>
 8007568:	4a1d      	ldr	r2, [pc, #116]	@ (80075e0 <_free_r+0x90>)
 800756a:	6813      	ldr	r3, [r2, #0]
 800756c:	b933      	cbnz	r3, 800757c <_free_r+0x2c>
 800756e:	6063      	str	r3, [r4, #4]
 8007570:	6014      	str	r4, [r2, #0]
 8007572:	4628      	mov	r0, r5
 8007574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007578:	f7ff bd4e 	b.w	8007018 <__malloc_unlock>
 800757c:	42a3      	cmp	r3, r4
 800757e:	d908      	bls.n	8007592 <_free_r+0x42>
 8007580:	6820      	ldr	r0, [r4, #0]
 8007582:	1821      	adds	r1, r4, r0
 8007584:	428b      	cmp	r3, r1
 8007586:	bf01      	itttt	eq
 8007588:	6819      	ldreq	r1, [r3, #0]
 800758a:	685b      	ldreq	r3, [r3, #4]
 800758c:	1809      	addeq	r1, r1, r0
 800758e:	6021      	streq	r1, [r4, #0]
 8007590:	e7ed      	b.n	800756e <_free_r+0x1e>
 8007592:	461a      	mov	r2, r3
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	b10b      	cbz	r3, 800759c <_free_r+0x4c>
 8007598:	42a3      	cmp	r3, r4
 800759a:	d9fa      	bls.n	8007592 <_free_r+0x42>
 800759c:	6811      	ldr	r1, [r2, #0]
 800759e:	1850      	adds	r0, r2, r1
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d10b      	bne.n	80075bc <_free_r+0x6c>
 80075a4:	6820      	ldr	r0, [r4, #0]
 80075a6:	4401      	add	r1, r0
 80075a8:	1850      	adds	r0, r2, r1
 80075aa:	4283      	cmp	r3, r0
 80075ac:	6011      	str	r1, [r2, #0]
 80075ae:	d1e0      	bne.n	8007572 <_free_r+0x22>
 80075b0:	6818      	ldr	r0, [r3, #0]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	6053      	str	r3, [r2, #4]
 80075b6:	4408      	add	r0, r1
 80075b8:	6010      	str	r0, [r2, #0]
 80075ba:	e7da      	b.n	8007572 <_free_r+0x22>
 80075bc:	d902      	bls.n	80075c4 <_free_r+0x74>
 80075be:	230c      	movs	r3, #12
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	e7d6      	b.n	8007572 <_free_r+0x22>
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	1821      	adds	r1, r4, r0
 80075c8:	428b      	cmp	r3, r1
 80075ca:	bf04      	itt	eq
 80075cc:	6819      	ldreq	r1, [r3, #0]
 80075ce:	685b      	ldreq	r3, [r3, #4]
 80075d0:	6063      	str	r3, [r4, #4]
 80075d2:	bf04      	itt	eq
 80075d4:	1809      	addeq	r1, r1, r0
 80075d6:	6021      	streq	r1, [r4, #0]
 80075d8:	6054      	str	r4, [r2, #4]
 80075da:	e7ca      	b.n	8007572 <_free_r+0x22>
 80075dc:	bd38      	pop	{r3, r4, r5, pc}
 80075de:	bf00      	nop
 80075e0:	200007f0 	.word	0x200007f0

080075e4 <__sfputc_r>:
 80075e4:	6893      	ldr	r3, [r2, #8]
 80075e6:	3b01      	subs	r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	b410      	push	{r4}
 80075ec:	6093      	str	r3, [r2, #8]
 80075ee:	da08      	bge.n	8007602 <__sfputc_r+0x1e>
 80075f0:	6994      	ldr	r4, [r2, #24]
 80075f2:	42a3      	cmp	r3, r4
 80075f4:	db01      	blt.n	80075fa <__sfputc_r+0x16>
 80075f6:	290a      	cmp	r1, #10
 80075f8:	d103      	bne.n	8007602 <__sfputc_r+0x1e>
 80075fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075fe:	f7ff be86 	b.w	800730e <__swbuf_r>
 8007602:	6813      	ldr	r3, [r2, #0]
 8007604:	1c58      	adds	r0, r3, #1
 8007606:	6010      	str	r0, [r2, #0]
 8007608:	7019      	strb	r1, [r3, #0]
 800760a:	4608      	mov	r0, r1
 800760c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007610:	4770      	bx	lr

08007612 <__sfputs_r>:
 8007612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007614:	4606      	mov	r6, r0
 8007616:	460f      	mov	r7, r1
 8007618:	4614      	mov	r4, r2
 800761a:	18d5      	adds	r5, r2, r3
 800761c:	42ac      	cmp	r4, r5
 800761e:	d101      	bne.n	8007624 <__sfputs_r+0x12>
 8007620:	2000      	movs	r0, #0
 8007622:	e007      	b.n	8007634 <__sfputs_r+0x22>
 8007624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007628:	463a      	mov	r2, r7
 800762a:	4630      	mov	r0, r6
 800762c:	f7ff ffda 	bl	80075e4 <__sfputc_r>
 8007630:	1c43      	adds	r3, r0, #1
 8007632:	d1f3      	bne.n	800761c <__sfputs_r+0xa>
 8007634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007638 <_vfiprintf_r>:
 8007638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763c:	460d      	mov	r5, r1
 800763e:	b09d      	sub	sp, #116	@ 0x74
 8007640:	4614      	mov	r4, r2
 8007642:	4698      	mov	r8, r3
 8007644:	4606      	mov	r6, r0
 8007646:	b118      	cbz	r0, 8007650 <_vfiprintf_r+0x18>
 8007648:	6a03      	ldr	r3, [r0, #32]
 800764a:	b90b      	cbnz	r3, 8007650 <_vfiprintf_r+0x18>
 800764c:	f7ff fd76 	bl	800713c <__sinit>
 8007650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007652:	07d9      	lsls	r1, r3, #31
 8007654:	d405      	bmi.n	8007662 <_vfiprintf_r+0x2a>
 8007656:	89ab      	ldrh	r3, [r5, #12]
 8007658:	059a      	lsls	r2, r3, #22
 800765a:	d402      	bmi.n	8007662 <_vfiprintf_r+0x2a>
 800765c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800765e:	f7ff ff74 	bl	800754a <__retarget_lock_acquire_recursive>
 8007662:	89ab      	ldrh	r3, [r5, #12]
 8007664:	071b      	lsls	r3, r3, #28
 8007666:	d501      	bpl.n	800766c <_vfiprintf_r+0x34>
 8007668:	692b      	ldr	r3, [r5, #16]
 800766a:	b99b      	cbnz	r3, 8007694 <_vfiprintf_r+0x5c>
 800766c:	4629      	mov	r1, r5
 800766e:	4630      	mov	r0, r6
 8007670:	f7ff fe8c 	bl	800738c <__swsetup_r>
 8007674:	b170      	cbz	r0, 8007694 <_vfiprintf_r+0x5c>
 8007676:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007678:	07dc      	lsls	r4, r3, #31
 800767a:	d504      	bpl.n	8007686 <_vfiprintf_r+0x4e>
 800767c:	f04f 30ff 	mov.w	r0, #4294967295
 8007680:	b01d      	add	sp, #116	@ 0x74
 8007682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007686:	89ab      	ldrh	r3, [r5, #12]
 8007688:	0598      	lsls	r0, r3, #22
 800768a:	d4f7      	bmi.n	800767c <_vfiprintf_r+0x44>
 800768c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800768e:	f7ff ff5d 	bl	800754c <__retarget_lock_release_recursive>
 8007692:	e7f3      	b.n	800767c <_vfiprintf_r+0x44>
 8007694:	2300      	movs	r3, #0
 8007696:	9309      	str	r3, [sp, #36]	@ 0x24
 8007698:	2320      	movs	r3, #32
 800769a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800769e:	f8cd 800c 	str.w	r8, [sp, #12]
 80076a2:	2330      	movs	r3, #48	@ 0x30
 80076a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007854 <_vfiprintf_r+0x21c>
 80076a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076ac:	f04f 0901 	mov.w	r9, #1
 80076b0:	4623      	mov	r3, r4
 80076b2:	469a      	mov	sl, r3
 80076b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076b8:	b10a      	cbz	r2, 80076be <_vfiprintf_r+0x86>
 80076ba:	2a25      	cmp	r2, #37	@ 0x25
 80076bc:	d1f9      	bne.n	80076b2 <_vfiprintf_r+0x7a>
 80076be:	ebba 0b04 	subs.w	fp, sl, r4
 80076c2:	d00b      	beq.n	80076dc <_vfiprintf_r+0xa4>
 80076c4:	465b      	mov	r3, fp
 80076c6:	4622      	mov	r2, r4
 80076c8:	4629      	mov	r1, r5
 80076ca:	4630      	mov	r0, r6
 80076cc:	f7ff ffa1 	bl	8007612 <__sfputs_r>
 80076d0:	3001      	adds	r0, #1
 80076d2:	f000 80a7 	beq.w	8007824 <_vfiprintf_r+0x1ec>
 80076d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076d8:	445a      	add	r2, fp
 80076da:	9209      	str	r2, [sp, #36]	@ 0x24
 80076dc:	f89a 3000 	ldrb.w	r3, [sl]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 809f 	beq.w	8007824 <_vfiprintf_r+0x1ec>
 80076e6:	2300      	movs	r3, #0
 80076e8:	f04f 32ff 	mov.w	r2, #4294967295
 80076ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076f0:	f10a 0a01 	add.w	sl, sl, #1
 80076f4:	9304      	str	r3, [sp, #16]
 80076f6:	9307      	str	r3, [sp, #28]
 80076f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80076fe:	4654      	mov	r4, sl
 8007700:	2205      	movs	r2, #5
 8007702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007706:	4853      	ldr	r0, [pc, #332]	@ (8007854 <_vfiprintf_r+0x21c>)
 8007708:	f7f8 fd62 	bl	80001d0 <memchr>
 800770c:	9a04      	ldr	r2, [sp, #16]
 800770e:	b9d8      	cbnz	r0, 8007748 <_vfiprintf_r+0x110>
 8007710:	06d1      	lsls	r1, r2, #27
 8007712:	bf44      	itt	mi
 8007714:	2320      	movmi	r3, #32
 8007716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800771a:	0713      	lsls	r3, r2, #28
 800771c:	bf44      	itt	mi
 800771e:	232b      	movmi	r3, #43	@ 0x2b
 8007720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007724:	f89a 3000 	ldrb.w	r3, [sl]
 8007728:	2b2a      	cmp	r3, #42	@ 0x2a
 800772a:	d015      	beq.n	8007758 <_vfiprintf_r+0x120>
 800772c:	9a07      	ldr	r2, [sp, #28]
 800772e:	4654      	mov	r4, sl
 8007730:	2000      	movs	r0, #0
 8007732:	f04f 0c0a 	mov.w	ip, #10
 8007736:	4621      	mov	r1, r4
 8007738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800773c:	3b30      	subs	r3, #48	@ 0x30
 800773e:	2b09      	cmp	r3, #9
 8007740:	d94b      	bls.n	80077da <_vfiprintf_r+0x1a2>
 8007742:	b1b0      	cbz	r0, 8007772 <_vfiprintf_r+0x13a>
 8007744:	9207      	str	r2, [sp, #28]
 8007746:	e014      	b.n	8007772 <_vfiprintf_r+0x13a>
 8007748:	eba0 0308 	sub.w	r3, r0, r8
 800774c:	fa09 f303 	lsl.w	r3, r9, r3
 8007750:	4313      	orrs	r3, r2
 8007752:	9304      	str	r3, [sp, #16]
 8007754:	46a2      	mov	sl, r4
 8007756:	e7d2      	b.n	80076fe <_vfiprintf_r+0xc6>
 8007758:	9b03      	ldr	r3, [sp, #12]
 800775a:	1d19      	adds	r1, r3, #4
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	9103      	str	r1, [sp, #12]
 8007760:	2b00      	cmp	r3, #0
 8007762:	bfbb      	ittet	lt
 8007764:	425b      	neglt	r3, r3
 8007766:	f042 0202 	orrlt.w	r2, r2, #2
 800776a:	9307      	strge	r3, [sp, #28]
 800776c:	9307      	strlt	r3, [sp, #28]
 800776e:	bfb8      	it	lt
 8007770:	9204      	strlt	r2, [sp, #16]
 8007772:	7823      	ldrb	r3, [r4, #0]
 8007774:	2b2e      	cmp	r3, #46	@ 0x2e
 8007776:	d10a      	bne.n	800778e <_vfiprintf_r+0x156>
 8007778:	7863      	ldrb	r3, [r4, #1]
 800777a:	2b2a      	cmp	r3, #42	@ 0x2a
 800777c:	d132      	bne.n	80077e4 <_vfiprintf_r+0x1ac>
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	1d1a      	adds	r2, r3, #4
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	9203      	str	r2, [sp, #12]
 8007786:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800778a:	3402      	adds	r4, #2
 800778c:	9305      	str	r3, [sp, #20]
 800778e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007864 <_vfiprintf_r+0x22c>
 8007792:	7821      	ldrb	r1, [r4, #0]
 8007794:	2203      	movs	r2, #3
 8007796:	4650      	mov	r0, sl
 8007798:	f7f8 fd1a 	bl	80001d0 <memchr>
 800779c:	b138      	cbz	r0, 80077ae <_vfiprintf_r+0x176>
 800779e:	9b04      	ldr	r3, [sp, #16]
 80077a0:	eba0 000a 	sub.w	r0, r0, sl
 80077a4:	2240      	movs	r2, #64	@ 0x40
 80077a6:	4082      	lsls	r2, r0
 80077a8:	4313      	orrs	r3, r2
 80077aa:	3401      	adds	r4, #1
 80077ac:	9304      	str	r3, [sp, #16]
 80077ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077b2:	4829      	ldr	r0, [pc, #164]	@ (8007858 <_vfiprintf_r+0x220>)
 80077b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077b8:	2206      	movs	r2, #6
 80077ba:	f7f8 fd09 	bl	80001d0 <memchr>
 80077be:	2800      	cmp	r0, #0
 80077c0:	d03f      	beq.n	8007842 <_vfiprintf_r+0x20a>
 80077c2:	4b26      	ldr	r3, [pc, #152]	@ (800785c <_vfiprintf_r+0x224>)
 80077c4:	bb1b      	cbnz	r3, 800780e <_vfiprintf_r+0x1d6>
 80077c6:	9b03      	ldr	r3, [sp, #12]
 80077c8:	3307      	adds	r3, #7
 80077ca:	f023 0307 	bic.w	r3, r3, #7
 80077ce:	3308      	adds	r3, #8
 80077d0:	9303      	str	r3, [sp, #12]
 80077d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d4:	443b      	add	r3, r7
 80077d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80077d8:	e76a      	b.n	80076b0 <_vfiprintf_r+0x78>
 80077da:	fb0c 3202 	mla	r2, ip, r2, r3
 80077de:	460c      	mov	r4, r1
 80077e0:	2001      	movs	r0, #1
 80077e2:	e7a8      	b.n	8007736 <_vfiprintf_r+0xfe>
 80077e4:	2300      	movs	r3, #0
 80077e6:	3401      	adds	r4, #1
 80077e8:	9305      	str	r3, [sp, #20]
 80077ea:	4619      	mov	r1, r3
 80077ec:	f04f 0c0a 	mov.w	ip, #10
 80077f0:	4620      	mov	r0, r4
 80077f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077f6:	3a30      	subs	r2, #48	@ 0x30
 80077f8:	2a09      	cmp	r2, #9
 80077fa:	d903      	bls.n	8007804 <_vfiprintf_r+0x1cc>
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d0c6      	beq.n	800778e <_vfiprintf_r+0x156>
 8007800:	9105      	str	r1, [sp, #20]
 8007802:	e7c4      	b.n	800778e <_vfiprintf_r+0x156>
 8007804:	fb0c 2101 	mla	r1, ip, r1, r2
 8007808:	4604      	mov	r4, r0
 800780a:	2301      	movs	r3, #1
 800780c:	e7f0      	b.n	80077f0 <_vfiprintf_r+0x1b8>
 800780e:	ab03      	add	r3, sp, #12
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	462a      	mov	r2, r5
 8007814:	4b12      	ldr	r3, [pc, #72]	@ (8007860 <_vfiprintf_r+0x228>)
 8007816:	a904      	add	r1, sp, #16
 8007818:	4630      	mov	r0, r6
 800781a:	f3af 8000 	nop.w
 800781e:	4607      	mov	r7, r0
 8007820:	1c78      	adds	r0, r7, #1
 8007822:	d1d6      	bne.n	80077d2 <_vfiprintf_r+0x19a>
 8007824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007826:	07d9      	lsls	r1, r3, #31
 8007828:	d405      	bmi.n	8007836 <_vfiprintf_r+0x1fe>
 800782a:	89ab      	ldrh	r3, [r5, #12]
 800782c:	059a      	lsls	r2, r3, #22
 800782e:	d402      	bmi.n	8007836 <_vfiprintf_r+0x1fe>
 8007830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007832:	f7ff fe8b 	bl	800754c <__retarget_lock_release_recursive>
 8007836:	89ab      	ldrh	r3, [r5, #12]
 8007838:	065b      	lsls	r3, r3, #25
 800783a:	f53f af1f 	bmi.w	800767c <_vfiprintf_r+0x44>
 800783e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007840:	e71e      	b.n	8007680 <_vfiprintf_r+0x48>
 8007842:	ab03      	add	r3, sp, #12
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	462a      	mov	r2, r5
 8007848:	4b05      	ldr	r3, [pc, #20]	@ (8007860 <_vfiprintf_r+0x228>)
 800784a:	a904      	add	r1, sp, #16
 800784c:	4630      	mov	r0, r6
 800784e:	f000 f879 	bl	8007944 <_printf_i>
 8007852:	e7e4      	b.n	800781e <_vfiprintf_r+0x1e6>
 8007854:	08007fac 	.word	0x08007fac
 8007858:	08007fb6 	.word	0x08007fb6
 800785c:	00000000 	.word	0x00000000
 8007860:	08007613 	.word	0x08007613
 8007864:	08007fb2 	.word	0x08007fb2

08007868 <_printf_common>:
 8007868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800786c:	4616      	mov	r6, r2
 800786e:	4698      	mov	r8, r3
 8007870:	688a      	ldr	r2, [r1, #8]
 8007872:	690b      	ldr	r3, [r1, #16]
 8007874:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007878:	4293      	cmp	r3, r2
 800787a:	bfb8      	it	lt
 800787c:	4613      	movlt	r3, r2
 800787e:	6033      	str	r3, [r6, #0]
 8007880:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007884:	4607      	mov	r7, r0
 8007886:	460c      	mov	r4, r1
 8007888:	b10a      	cbz	r2, 800788e <_printf_common+0x26>
 800788a:	3301      	adds	r3, #1
 800788c:	6033      	str	r3, [r6, #0]
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	0699      	lsls	r1, r3, #26
 8007892:	bf42      	ittt	mi
 8007894:	6833      	ldrmi	r3, [r6, #0]
 8007896:	3302      	addmi	r3, #2
 8007898:	6033      	strmi	r3, [r6, #0]
 800789a:	6825      	ldr	r5, [r4, #0]
 800789c:	f015 0506 	ands.w	r5, r5, #6
 80078a0:	d106      	bne.n	80078b0 <_printf_common+0x48>
 80078a2:	f104 0a19 	add.w	sl, r4, #25
 80078a6:	68e3      	ldr	r3, [r4, #12]
 80078a8:	6832      	ldr	r2, [r6, #0]
 80078aa:	1a9b      	subs	r3, r3, r2
 80078ac:	42ab      	cmp	r3, r5
 80078ae:	dc26      	bgt.n	80078fe <_printf_common+0x96>
 80078b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80078b4:	6822      	ldr	r2, [r4, #0]
 80078b6:	3b00      	subs	r3, #0
 80078b8:	bf18      	it	ne
 80078ba:	2301      	movne	r3, #1
 80078bc:	0692      	lsls	r2, r2, #26
 80078be:	d42b      	bmi.n	8007918 <_printf_common+0xb0>
 80078c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80078c4:	4641      	mov	r1, r8
 80078c6:	4638      	mov	r0, r7
 80078c8:	47c8      	blx	r9
 80078ca:	3001      	adds	r0, #1
 80078cc:	d01e      	beq.n	800790c <_printf_common+0xa4>
 80078ce:	6823      	ldr	r3, [r4, #0]
 80078d0:	6922      	ldr	r2, [r4, #16]
 80078d2:	f003 0306 	and.w	r3, r3, #6
 80078d6:	2b04      	cmp	r3, #4
 80078d8:	bf02      	ittt	eq
 80078da:	68e5      	ldreq	r5, [r4, #12]
 80078dc:	6833      	ldreq	r3, [r6, #0]
 80078de:	1aed      	subeq	r5, r5, r3
 80078e0:	68a3      	ldr	r3, [r4, #8]
 80078e2:	bf0c      	ite	eq
 80078e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078e8:	2500      	movne	r5, #0
 80078ea:	4293      	cmp	r3, r2
 80078ec:	bfc4      	itt	gt
 80078ee:	1a9b      	subgt	r3, r3, r2
 80078f0:	18ed      	addgt	r5, r5, r3
 80078f2:	2600      	movs	r6, #0
 80078f4:	341a      	adds	r4, #26
 80078f6:	42b5      	cmp	r5, r6
 80078f8:	d11a      	bne.n	8007930 <_printf_common+0xc8>
 80078fa:	2000      	movs	r0, #0
 80078fc:	e008      	b.n	8007910 <_printf_common+0xa8>
 80078fe:	2301      	movs	r3, #1
 8007900:	4652      	mov	r2, sl
 8007902:	4641      	mov	r1, r8
 8007904:	4638      	mov	r0, r7
 8007906:	47c8      	blx	r9
 8007908:	3001      	adds	r0, #1
 800790a:	d103      	bne.n	8007914 <_printf_common+0xac>
 800790c:	f04f 30ff 	mov.w	r0, #4294967295
 8007910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007914:	3501      	adds	r5, #1
 8007916:	e7c6      	b.n	80078a6 <_printf_common+0x3e>
 8007918:	18e1      	adds	r1, r4, r3
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	2030      	movs	r0, #48	@ 0x30
 800791e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007922:	4422      	add	r2, r4
 8007924:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007928:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800792c:	3302      	adds	r3, #2
 800792e:	e7c7      	b.n	80078c0 <_printf_common+0x58>
 8007930:	2301      	movs	r3, #1
 8007932:	4622      	mov	r2, r4
 8007934:	4641      	mov	r1, r8
 8007936:	4638      	mov	r0, r7
 8007938:	47c8      	blx	r9
 800793a:	3001      	adds	r0, #1
 800793c:	d0e6      	beq.n	800790c <_printf_common+0xa4>
 800793e:	3601      	adds	r6, #1
 8007940:	e7d9      	b.n	80078f6 <_printf_common+0x8e>
	...

08007944 <_printf_i>:
 8007944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007948:	7e0f      	ldrb	r7, [r1, #24]
 800794a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800794c:	2f78      	cmp	r7, #120	@ 0x78
 800794e:	4691      	mov	r9, r2
 8007950:	4680      	mov	r8, r0
 8007952:	460c      	mov	r4, r1
 8007954:	469a      	mov	sl, r3
 8007956:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800795a:	d807      	bhi.n	800796c <_printf_i+0x28>
 800795c:	2f62      	cmp	r7, #98	@ 0x62
 800795e:	d80a      	bhi.n	8007976 <_printf_i+0x32>
 8007960:	2f00      	cmp	r7, #0
 8007962:	f000 80d1 	beq.w	8007b08 <_printf_i+0x1c4>
 8007966:	2f58      	cmp	r7, #88	@ 0x58
 8007968:	f000 80b8 	beq.w	8007adc <_printf_i+0x198>
 800796c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007970:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007974:	e03a      	b.n	80079ec <_printf_i+0xa8>
 8007976:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800797a:	2b15      	cmp	r3, #21
 800797c:	d8f6      	bhi.n	800796c <_printf_i+0x28>
 800797e:	a101      	add	r1, pc, #4	@ (adr r1, 8007984 <_printf_i+0x40>)
 8007980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007984:	080079dd 	.word	0x080079dd
 8007988:	080079f1 	.word	0x080079f1
 800798c:	0800796d 	.word	0x0800796d
 8007990:	0800796d 	.word	0x0800796d
 8007994:	0800796d 	.word	0x0800796d
 8007998:	0800796d 	.word	0x0800796d
 800799c:	080079f1 	.word	0x080079f1
 80079a0:	0800796d 	.word	0x0800796d
 80079a4:	0800796d 	.word	0x0800796d
 80079a8:	0800796d 	.word	0x0800796d
 80079ac:	0800796d 	.word	0x0800796d
 80079b0:	08007aef 	.word	0x08007aef
 80079b4:	08007a1b 	.word	0x08007a1b
 80079b8:	08007aa9 	.word	0x08007aa9
 80079bc:	0800796d 	.word	0x0800796d
 80079c0:	0800796d 	.word	0x0800796d
 80079c4:	08007b11 	.word	0x08007b11
 80079c8:	0800796d 	.word	0x0800796d
 80079cc:	08007a1b 	.word	0x08007a1b
 80079d0:	0800796d 	.word	0x0800796d
 80079d4:	0800796d 	.word	0x0800796d
 80079d8:	08007ab1 	.word	0x08007ab1
 80079dc:	6833      	ldr	r3, [r6, #0]
 80079de:	1d1a      	adds	r2, r3, #4
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	6032      	str	r2, [r6, #0]
 80079e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079ec:	2301      	movs	r3, #1
 80079ee:	e09c      	b.n	8007b2a <_printf_i+0x1e6>
 80079f0:	6833      	ldr	r3, [r6, #0]
 80079f2:	6820      	ldr	r0, [r4, #0]
 80079f4:	1d19      	adds	r1, r3, #4
 80079f6:	6031      	str	r1, [r6, #0]
 80079f8:	0606      	lsls	r6, r0, #24
 80079fa:	d501      	bpl.n	8007a00 <_printf_i+0xbc>
 80079fc:	681d      	ldr	r5, [r3, #0]
 80079fe:	e003      	b.n	8007a08 <_printf_i+0xc4>
 8007a00:	0645      	lsls	r5, r0, #25
 8007a02:	d5fb      	bpl.n	80079fc <_printf_i+0xb8>
 8007a04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a08:	2d00      	cmp	r5, #0
 8007a0a:	da03      	bge.n	8007a14 <_printf_i+0xd0>
 8007a0c:	232d      	movs	r3, #45	@ 0x2d
 8007a0e:	426d      	negs	r5, r5
 8007a10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a14:	4858      	ldr	r0, [pc, #352]	@ (8007b78 <_printf_i+0x234>)
 8007a16:	230a      	movs	r3, #10
 8007a18:	e011      	b.n	8007a3e <_printf_i+0xfa>
 8007a1a:	6821      	ldr	r1, [r4, #0]
 8007a1c:	6833      	ldr	r3, [r6, #0]
 8007a1e:	0608      	lsls	r0, r1, #24
 8007a20:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a24:	d402      	bmi.n	8007a2c <_printf_i+0xe8>
 8007a26:	0649      	lsls	r1, r1, #25
 8007a28:	bf48      	it	mi
 8007a2a:	b2ad      	uxthmi	r5, r5
 8007a2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a2e:	4852      	ldr	r0, [pc, #328]	@ (8007b78 <_printf_i+0x234>)
 8007a30:	6033      	str	r3, [r6, #0]
 8007a32:	bf14      	ite	ne
 8007a34:	230a      	movne	r3, #10
 8007a36:	2308      	moveq	r3, #8
 8007a38:	2100      	movs	r1, #0
 8007a3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a3e:	6866      	ldr	r6, [r4, #4]
 8007a40:	60a6      	str	r6, [r4, #8]
 8007a42:	2e00      	cmp	r6, #0
 8007a44:	db05      	blt.n	8007a52 <_printf_i+0x10e>
 8007a46:	6821      	ldr	r1, [r4, #0]
 8007a48:	432e      	orrs	r6, r5
 8007a4a:	f021 0104 	bic.w	r1, r1, #4
 8007a4e:	6021      	str	r1, [r4, #0]
 8007a50:	d04b      	beq.n	8007aea <_printf_i+0x1a6>
 8007a52:	4616      	mov	r6, r2
 8007a54:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a58:	fb03 5711 	mls	r7, r3, r1, r5
 8007a5c:	5dc7      	ldrb	r7, [r0, r7]
 8007a5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a62:	462f      	mov	r7, r5
 8007a64:	42bb      	cmp	r3, r7
 8007a66:	460d      	mov	r5, r1
 8007a68:	d9f4      	bls.n	8007a54 <_printf_i+0x110>
 8007a6a:	2b08      	cmp	r3, #8
 8007a6c:	d10b      	bne.n	8007a86 <_printf_i+0x142>
 8007a6e:	6823      	ldr	r3, [r4, #0]
 8007a70:	07df      	lsls	r7, r3, #31
 8007a72:	d508      	bpl.n	8007a86 <_printf_i+0x142>
 8007a74:	6923      	ldr	r3, [r4, #16]
 8007a76:	6861      	ldr	r1, [r4, #4]
 8007a78:	4299      	cmp	r1, r3
 8007a7a:	bfde      	ittt	le
 8007a7c:	2330      	movle	r3, #48	@ 0x30
 8007a7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a82:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a86:	1b92      	subs	r2, r2, r6
 8007a88:	6122      	str	r2, [r4, #16]
 8007a8a:	f8cd a000 	str.w	sl, [sp]
 8007a8e:	464b      	mov	r3, r9
 8007a90:	aa03      	add	r2, sp, #12
 8007a92:	4621      	mov	r1, r4
 8007a94:	4640      	mov	r0, r8
 8007a96:	f7ff fee7 	bl	8007868 <_printf_common>
 8007a9a:	3001      	adds	r0, #1
 8007a9c:	d14a      	bne.n	8007b34 <_printf_i+0x1f0>
 8007a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa2:	b004      	add	sp, #16
 8007aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa8:	6823      	ldr	r3, [r4, #0]
 8007aaa:	f043 0320 	orr.w	r3, r3, #32
 8007aae:	6023      	str	r3, [r4, #0]
 8007ab0:	4832      	ldr	r0, [pc, #200]	@ (8007b7c <_printf_i+0x238>)
 8007ab2:	2778      	movs	r7, #120	@ 0x78
 8007ab4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ab8:	6823      	ldr	r3, [r4, #0]
 8007aba:	6831      	ldr	r1, [r6, #0]
 8007abc:	061f      	lsls	r7, r3, #24
 8007abe:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ac2:	d402      	bmi.n	8007aca <_printf_i+0x186>
 8007ac4:	065f      	lsls	r7, r3, #25
 8007ac6:	bf48      	it	mi
 8007ac8:	b2ad      	uxthmi	r5, r5
 8007aca:	6031      	str	r1, [r6, #0]
 8007acc:	07d9      	lsls	r1, r3, #31
 8007ace:	bf44      	itt	mi
 8007ad0:	f043 0320 	orrmi.w	r3, r3, #32
 8007ad4:	6023      	strmi	r3, [r4, #0]
 8007ad6:	b11d      	cbz	r5, 8007ae0 <_printf_i+0x19c>
 8007ad8:	2310      	movs	r3, #16
 8007ada:	e7ad      	b.n	8007a38 <_printf_i+0xf4>
 8007adc:	4826      	ldr	r0, [pc, #152]	@ (8007b78 <_printf_i+0x234>)
 8007ade:	e7e9      	b.n	8007ab4 <_printf_i+0x170>
 8007ae0:	6823      	ldr	r3, [r4, #0]
 8007ae2:	f023 0320 	bic.w	r3, r3, #32
 8007ae6:	6023      	str	r3, [r4, #0]
 8007ae8:	e7f6      	b.n	8007ad8 <_printf_i+0x194>
 8007aea:	4616      	mov	r6, r2
 8007aec:	e7bd      	b.n	8007a6a <_printf_i+0x126>
 8007aee:	6833      	ldr	r3, [r6, #0]
 8007af0:	6825      	ldr	r5, [r4, #0]
 8007af2:	6961      	ldr	r1, [r4, #20]
 8007af4:	1d18      	adds	r0, r3, #4
 8007af6:	6030      	str	r0, [r6, #0]
 8007af8:	062e      	lsls	r6, r5, #24
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	d501      	bpl.n	8007b02 <_printf_i+0x1be>
 8007afe:	6019      	str	r1, [r3, #0]
 8007b00:	e002      	b.n	8007b08 <_printf_i+0x1c4>
 8007b02:	0668      	lsls	r0, r5, #25
 8007b04:	d5fb      	bpl.n	8007afe <_printf_i+0x1ba>
 8007b06:	8019      	strh	r1, [r3, #0]
 8007b08:	2300      	movs	r3, #0
 8007b0a:	6123      	str	r3, [r4, #16]
 8007b0c:	4616      	mov	r6, r2
 8007b0e:	e7bc      	b.n	8007a8a <_printf_i+0x146>
 8007b10:	6833      	ldr	r3, [r6, #0]
 8007b12:	1d1a      	adds	r2, r3, #4
 8007b14:	6032      	str	r2, [r6, #0]
 8007b16:	681e      	ldr	r6, [r3, #0]
 8007b18:	6862      	ldr	r2, [r4, #4]
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f7f8 fb57 	bl	80001d0 <memchr>
 8007b22:	b108      	cbz	r0, 8007b28 <_printf_i+0x1e4>
 8007b24:	1b80      	subs	r0, r0, r6
 8007b26:	6060      	str	r0, [r4, #4]
 8007b28:	6863      	ldr	r3, [r4, #4]
 8007b2a:	6123      	str	r3, [r4, #16]
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b32:	e7aa      	b.n	8007a8a <_printf_i+0x146>
 8007b34:	6923      	ldr	r3, [r4, #16]
 8007b36:	4632      	mov	r2, r6
 8007b38:	4649      	mov	r1, r9
 8007b3a:	4640      	mov	r0, r8
 8007b3c:	47d0      	blx	sl
 8007b3e:	3001      	adds	r0, #1
 8007b40:	d0ad      	beq.n	8007a9e <_printf_i+0x15a>
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	079b      	lsls	r3, r3, #30
 8007b46:	d413      	bmi.n	8007b70 <_printf_i+0x22c>
 8007b48:	68e0      	ldr	r0, [r4, #12]
 8007b4a:	9b03      	ldr	r3, [sp, #12]
 8007b4c:	4298      	cmp	r0, r3
 8007b4e:	bfb8      	it	lt
 8007b50:	4618      	movlt	r0, r3
 8007b52:	e7a6      	b.n	8007aa2 <_printf_i+0x15e>
 8007b54:	2301      	movs	r3, #1
 8007b56:	4632      	mov	r2, r6
 8007b58:	4649      	mov	r1, r9
 8007b5a:	4640      	mov	r0, r8
 8007b5c:	47d0      	blx	sl
 8007b5e:	3001      	adds	r0, #1
 8007b60:	d09d      	beq.n	8007a9e <_printf_i+0x15a>
 8007b62:	3501      	adds	r5, #1
 8007b64:	68e3      	ldr	r3, [r4, #12]
 8007b66:	9903      	ldr	r1, [sp, #12]
 8007b68:	1a5b      	subs	r3, r3, r1
 8007b6a:	42ab      	cmp	r3, r5
 8007b6c:	dcf2      	bgt.n	8007b54 <_printf_i+0x210>
 8007b6e:	e7eb      	b.n	8007b48 <_printf_i+0x204>
 8007b70:	2500      	movs	r5, #0
 8007b72:	f104 0619 	add.w	r6, r4, #25
 8007b76:	e7f5      	b.n	8007b64 <_printf_i+0x220>
 8007b78:	08007fbd 	.word	0x08007fbd
 8007b7c:	08007fce 	.word	0x08007fce

08007b80 <__sflush_r>:
 8007b80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b88:	0716      	lsls	r6, r2, #28
 8007b8a:	4605      	mov	r5, r0
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	d454      	bmi.n	8007c3a <__sflush_r+0xba>
 8007b90:	684b      	ldr	r3, [r1, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	dc02      	bgt.n	8007b9c <__sflush_r+0x1c>
 8007b96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	dd48      	ble.n	8007c2e <__sflush_r+0xae>
 8007b9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b9e:	2e00      	cmp	r6, #0
 8007ba0:	d045      	beq.n	8007c2e <__sflush_r+0xae>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ba8:	682f      	ldr	r7, [r5, #0]
 8007baa:	6a21      	ldr	r1, [r4, #32]
 8007bac:	602b      	str	r3, [r5, #0]
 8007bae:	d030      	beq.n	8007c12 <__sflush_r+0x92>
 8007bb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	0759      	lsls	r1, r3, #29
 8007bb6:	d505      	bpl.n	8007bc4 <__sflush_r+0x44>
 8007bb8:	6863      	ldr	r3, [r4, #4]
 8007bba:	1ad2      	subs	r2, r2, r3
 8007bbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bbe:	b10b      	cbz	r3, 8007bc4 <__sflush_r+0x44>
 8007bc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bc2:	1ad2      	subs	r2, r2, r3
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bc8:	6a21      	ldr	r1, [r4, #32]
 8007bca:	4628      	mov	r0, r5
 8007bcc:	47b0      	blx	r6
 8007bce:	1c43      	adds	r3, r0, #1
 8007bd0:	89a3      	ldrh	r3, [r4, #12]
 8007bd2:	d106      	bne.n	8007be2 <__sflush_r+0x62>
 8007bd4:	6829      	ldr	r1, [r5, #0]
 8007bd6:	291d      	cmp	r1, #29
 8007bd8:	d82b      	bhi.n	8007c32 <__sflush_r+0xb2>
 8007bda:	4a2a      	ldr	r2, [pc, #168]	@ (8007c84 <__sflush_r+0x104>)
 8007bdc:	40ca      	lsrs	r2, r1
 8007bde:	07d6      	lsls	r6, r2, #31
 8007be0:	d527      	bpl.n	8007c32 <__sflush_r+0xb2>
 8007be2:	2200      	movs	r2, #0
 8007be4:	6062      	str	r2, [r4, #4]
 8007be6:	04d9      	lsls	r1, r3, #19
 8007be8:	6922      	ldr	r2, [r4, #16]
 8007bea:	6022      	str	r2, [r4, #0]
 8007bec:	d504      	bpl.n	8007bf8 <__sflush_r+0x78>
 8007bee:	1c42      	adds	r2, r0, #1
 8007bf0:	d101      	bne.n	8007bf6 <__sflush_r+0x76>
 8007bf2:	682b      	ldr	r3, [r5, #0]
 8007bf4:	b903      	cbnz	r3, 8007bf8 <__sflush_r+0x78>
 8007bf6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bfa:	602f      	str	r7, [r5, #0]
 8007bfc:	b1b9      	cbz	r1, 8007c2e <__sflush_r+0xae>
 8007bfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c02:	4299      	cmp	r1, r3
 8007c04:	d002      	beq.n	8007c0c <__sflush_r+0x8c>
 8007c06:	4628      	mov	r0, r5
 8007c08:	f7ff fca2 	bl	8007550 <_free_r>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c10:	e00d      	b.n	8007c2e <__sflush_r+0xae>
 8007c12:	2301      	movs	r3, #1
 8007c14:	4628      	mov	r0, r5
 8007c16:	47b0      	blx	r6
 8007c18:	4602      	mov	r2, r0
 8007c1a:	1c50      	adds	r0, r2, #1
 8007c1c:	d1c9      	bne.n	8007bb2 <__sflush_r+0x32>
 8007c1e:	682b      	ldr	r3, [r5, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d0c6      	beq.n	8007bb2 <__sflush_r+0x32>
 8007c24:	2b1d      	cmp	r3, #29
 8007c26:	d001      	beq.n	8007c2c <__sflush_r+0xac>
 8007c28:	2b16      	cmp	r3, #22
 8007c2a:	d11e      	bne.n	8007c6a <__sflush_r+0xea>
 8007c2c:	602f      	str	r7, [r5, #0]
 8007c2e:	2000      	movs	r0, #0
 8007c30:	e022      	b.n	8007c78 <__sflush_r+0xf8>
 8007c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c36:	b21b      	sxth	r3, r3
 8007c38:	e01b      	b.n	8007c72 <__sflush_r+0xf2>
 8007c3a:	690f      	ldr	r7, [r1, #16]
 8007c3c:	2f00      	cmp	r7, #0
 8007c3e:	d0f6      	beq.n	8007c2e <__sflush_r+0xae>
 8007c40:	0793      	lsls	r3, r2, #30
 8007c42:	680e      	ldr	r6, [r1, #0]
 8007c44:	bf08      	it	eq
 8007c46:	694b      	ldreq	r3, [r1, #20]
 8007c48:	600f      	str	r7, [r1, #0]
 8007c4a:	bf18      	it	ne
 8007c4c:	2300      	movne	r3, #0
 8007c4e:	eba6 0807 	sub.w	r8, r6, r7
 8007c52:	608b      	str	r3, [r1, #8]
 8007c54:	f1b8 0f00 	cmp.w	r8, #0
 8007c58:	dde9      	ble.n	8007c2e <__sflush_r+0xae>
 8007c5a:	6a21      	ldr	r1, [r4, #32]
 8007c5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c5e:	4643      	mov	r3, r8
 8007c60:	463a      	mov	r2, r7
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b0      	blx	r6
 8007c66:	2800      	cmp	r0, #0
 8007c68:	dc08      	bgt.n	8007c7c <__sflush_r+0xfc>
 8007c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c72:	81a3      	strh	r3, [r4, #12]
 8007c74:	f04f 30ff 	mov.w	r0, #4294967295
 8007c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7c:	4407      	add	r7, r0
 8007c7e:	eba8 0800 	sub.w	r8, r8, r0
 8007c82:	e7e7      	b.n	8007c54 <__sflush_r+0xd4>
 8007c84:	20400001 	.word	0x20400001

08007c88 <_fflush_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	690b      	ldr	r3, [r1, #16]
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	460c      	mov	r4, r1
 8007c90:	b913      	cbnz	r3, 8007c98 <_fflush_r+0x10>
 8007c92:	2500      	movs	r5, #0
 8007c94:	4628      	mov	r0, r5
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	b118      	cbz	r0, 8007ca2 <_fflush_r+0x1a>
 8007c9a:	6a03      	ldr	r3, [r0, #32]
 8007c9c:	b90b      	cbnz	r3, 8007ca2 <_fflush_r+0x1a>
 8007c9e:	f7ff fa4d 	bl	800713c <__sinit>
 8007ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d0f3      	beq.n	8007c92 <_fflush_r+0xa>
 8007caa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007cac:	07d0      	lsls	r0, r2, #31
 8007cae:	d404      	bmi.n	8007cba <_fflush_r+0x32>
 8007cb0:	0599      	lsls	r1, r3, #22
 8007cb2:	d402      	bmi.n	8007cba <_fflush_r+0x32>
 8007cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cb6:	f7ff fc48 	bl	800754a <__retarget_lock_acquire_recursive>
 8007cba:	4628      	mov	r0, r5
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	f7ff ff5f 	bl	8007b80 <__sflush_r>
 8007cc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cc4:	07da      	lsls	r2, r3, #31
 8007cc6:	4605      	mov	r5, r0
 8007cc8:	d4e4      	bmi.n	8007c94 <_fflush_r+0xc>
 8007cca:	89a3      	ldrh	r3, [r4, #12]
 8007ccc:	059b      	lsls	r3, r3, #22
 8007cce:	d4e1      	bmi.n	8007c94 <_fflush_r+0xc>
 8007cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cd2:	f7ff fc3b 	bl	800754c <__retarget_lock_release_recursive>
 8007cd6:	e7dd      	b.n	8007c94 <_fflush_r+0xc>

08007cd8 <__swhatbuf_r>:
 8007cd8:	b570      	push	{r4, r5, r6, lr}
 8007cda:	460c      	mov	r4, r1
 8007cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ce0:	2900      	cmp	r1, #0
 8007ce2:	b096      	sub	sp, #88	@ 0x58
 8007ce4:	4615      	mov	r5, r2
 8007ce6:	461e      	mov	r6, r3
 8007ce8:	da0d      	bge.n	8007d06 <__swhatbuf_r+0x2e>
 8007cea:	89a3      	ldrh	r3, [r4, #12]
 8007cec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007cf0:	f04f 0100 	mov.w	r1, #0
 8007cf4:	bf14      	ite	ne
 8007cf6:	2340      	movne	r3, #64	@ 0x40
 8007cf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cfc:	2000      	movs	r0, #0
 8007cfe:	6031      	str	r1, [r6, #0]
 8007d00:	602b      	str	r3, [r5, #0]
 8007d02:	b016      	add	sp, #88	@ 0x58
 8007d04:	bd70      	pop	{r4, r5, r6, pc}
 8007d06:	466a      	mov	r2, sp
 8007d08:	f000 f848 	bl	8007d9c <_fstat_r>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	dbec      	blt.n	8007cea <__swhatbuf_r+0x12>
 8007d10:	9901      	ldr	r1, [sp, #4]
 8007d12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d1a:	4259      	negs	r1, r3
 8007d1c:	4159      	adcs	r1, r3
 8007d1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d22:	e7eb      	b.n	8007cfc <__swhatbuf_r+0x24>

08007d24 <__smakebuf_r>:
 8007d24:	898b      	ldrh	r3, [r1, #12]
 8007d26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d28:	079d      	lsls	r5, r3, #30
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	460c      	mov	r4, r1
 8007d2e:	d507      	bpl.n	8007d40 <__smakebuf_r+0x1c>
 8007d30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	6123      	str	r3, [r4, #16]
 8007d38:	2301      	movs	r3, #1
 8007d3a:	6163      	str	r3, [r4, #20]
 8007d3c:	b003      	add	sp, #12
 8007d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d40:	ab01      	add	r3, sp, #4
 8007d42:	466a      	mov	r2, sp
 8007d44:	f7ff ffc8 	bl	8007cd8 <__swhatbuf_r>
 8007d48:	9f00      	ldr	r7, [sp, #0]
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	4639      	mov	r1, r7
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff f8dc 	bl	8006f0c <_malloc_r>
 8007d54:	b948      	cbnz	r0, 8007d6a <__smakebuf_r+0x46>
 8007d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5a:	059a      	lsls	r2, r3, #22
 8007d5c:	d4ee      	bmi.n	8007d3c <__smakebuf_r+0x18>
 8007d5e:	f023 0303 	bic.w	r3, r3, #3
 8007d62:	f043 0302 	orr.w	r3, r3, #2
 8007d66:	81a3      	strh	r3, [r4, #12]
 8007d68:	e7e2      	b.n	8007d30 <__smakebuf_r+0xc>
 8007d6a:	89a3      	ldrh	r3, [r4, #12]
 8007d6c:	6020      	str	r0, [r4, #0]
 8007d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d72:	81a3      	strh	r3, [r4, #12]
 8007d74:	9b01      	ldr	r3, [sp, #4]
 8007d76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d7a:	b15b      	cbz	r3, 8007d94 <__smakebuf_r+0x70>
 8007d7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d80:	4630      	mov	r0, r6
 8007d82:	f000 f81d 	bl	8007dc0 <_isatty_r>
 8007d86:	b128      	cbz	r0, 8007d94 <__smakebuf_r+0x70>
 8007d88:	89a3      	ldrh	r3, [r4, #12]
 8007d8a:	f023 0303 	bic.w	r3, r3, #3
 8007d8e:	f043 0301 	orr.w	r3, r3, #1
 8007d92:	81a3      	strh	r3, [r4, #12]
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	431d      	orrs	r5, r3
 8007d98:	81a5      	strh	r5, [r4, #12]
 8007d9a:	e7cf      	b.n	8007d3c <__smakebuf_r+0x18>

08007d9c <_fstat_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4d07      	ldr	r5, [pc, #28]	@ (8007dbc <_fstat_r+0x20>)
 8007da0:	2300      	movs	r3, #0
 8007da2:	4604      	mov	r4, r0
 8007da4:	4608      	mov	r0, r1
 8007da6:	4611      	mov	r1, r2
 8007da8:	602b      	str	r3, [r5, #0]
 8007daa:	f7f8 fc76 	bl	800069a <_fstat>
 8007dae:	1c43      	adds	r3, r0, #1
 8007db0:	d102      	bne.n	8007db8 <_fstat_r+0x1c>
 8007db2:	682b      	ldr	r3, [r5, #0]
 8007db4:	b103      	cbz	r3, 8007db8 <_fstat_r+0x1c>
 8007db6:	6023      	str	r3, [r4, #0]
 8007db8:	bd38      	pop	{r3, r4, r5, pc}
 8007dba:	bf00      	nop
 8007dbc:	20000930 	.word	0x20000930

08007dc0 <_isatty_r>:
 8007dc0:	b538      	push	{r3, r4, r5, lr}
 8007dc2:	4d06      	ldr	r5, [pc, #24]	@ (8007ddc <_isatty_r+0x1c>)
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	4608      	mov	r0, r1
 8007dca:	602b      	str	r3, [r5, #0]
 8007dcc:	f7f8 fc75 	bl	80006ba <_isatty>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_isatty_r+0x1a>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_isatty_r+0x1a>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	20000930 	.word	0x20000930

08007de0 <_init>:
 8007de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007de2:	bf00      	nop
 8007de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007de6:	bc08      	pop	{r3}
 8007de8:	469e      	mov	lr, r3
 8007dea:	4770      	bx	lr

08007dec <_fini>:
 8007dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dee:	bf00      	nop
 8007df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007df2:	bc08      	pop	{r3}
 8007df4:	469e      	mov	lr, r3
 8007df6:	4770      	bx	lr
