// Seed: 215805332
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14, id_15;
endmodule
module module_1 (
    inout  tri   id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output tri0  id_5,
    output logic id_6
);
  reg
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35;
  wire id_36;
  supply1 id_37 = 1;
  initial begin
    #1;
    id_6 <= 1;
    id_34 = 1;
    assume ("");
    if (1) id_27 <= id_16;
    else id_23 <= id_34 - 1'h0;
  end
  always @(negedge {1,
    id_28,
    id_18,
    id_14
  })
  begin
    id_35 <= id_14;
  end
  module_0(
      id_37, id_36, id_36, id_36, id_37, id_37, id_36, id_36, id_36, id_37, id_36, id_37, id_37
  );
endmodule
