Quartus II
Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
12
1222
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
Reset_Delay
# storage
db|skeleton.(1).cnf
db|skeleton.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
reset_delay.v
8a3bd6661f98bcfb1d60d320e162e4f6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Reset_Delay:r0
}
# macro_sequence

# end
# entity
VGA_Audio_PLL
# storage
db|skeleton.(2).cnf
db|skeleton.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_audio_pll.v
494711301bbd43ee9d16eae4deea464a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
VGA_Audio_PLL:p1
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpll
# storage
db|skeleton.(3).cnf
db|skeleton.(3).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altpll.tdf
2ba9eb5c4b9bddd84f6c12efd8fd6af
7
# user_parameter {
OPERATION_MODE
SOURCE_SYNCHRONOUS
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
9
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
25
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
-10000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_55j2
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
VGA_Audio_PLL:p1|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_55j2
# storage
db|skeleton.(4).cnf
db|skeleton.(4).cnf
# case_insensitive
# source_file
db|altpll_55j2.tdf
aeb4f5603e4868c4b7f2bd866d331
7
# used_port {
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
VGA_Audio_PLL:p1|altpll:altpll_component|altpll_55j2:auto_generated
}
# macro_sequence

# end
# entity
video_sync_generator
# storage
db|skeleton.(6).cnf
db|skeleton.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
video_sync_generator.v
ecdb7fce2b5f13d8d6989b67725497b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
hori_line
800
PARAMETER_SIGNED_DEC
DEF
hori_back
144
PARAMETER_SIGNED_DEC
DEF
hori_front
16
PARAMETER_SIGNED_DEC
DEF
vert_line
525
PARAMETER_SIGNED_DEC
DEF
vert_back
34
PARAMETER_SIGNED_DEC
DEF
vert_front
11
PARAMETER_SIGNED_DEC
DEF
H_sync_cycle
96
PARAMETER_SIGNED_DEC
DEF
V_sync_cycle
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
vga_controller:vga_ins|video_sync_generator:LTM_ins
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(8).cnf
db|skeleton.(8).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_99r1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr0
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# macro_sequence

# end
# entity
ColorData
# storage
db|skeleton.(10).cnf
db|skeleton.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
colordata.v
1eebd6d064c129577d48a5def4b17
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
vga_controller:vga_ins|ColorData:AccessColor
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altsyncram
# storage
db|skeleton.(11).cnf
db|skeleton.(11).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
colormemmifreal.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_g5a1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# macro_sequence

# end
# entity
dmem
# storage
db|skeleton.(36).cnf
db|skeleton.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
dmem.v
f014514617eb7767f1f7d8edaa068
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|dmem:mydmem
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altsyncram
# storage
db|skeleton.(37).cnf
db|skeleton.(37).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
dmem.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_hvc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# macro_sequence

# end
# entity
imem
# storage
db|skeleton.(39).cnf
db|skeleton.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
imem.v
abe56db9da8feb8c6d825adaa61f6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|imem:myimem
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altsyncram
# storage
db|skeleton.(40).cnf
db|skeleton.(40).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
imem.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_pl81
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# macro_sequence

# end
# entity
PS2_Interface
# storage
db|skeleton.(42).cnf
db|skeleton.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ps2_interface.v
ae23e95f2d863a87eaa04897e0a39b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
PS2_Interface:myps2
}
# macro_sequence

# end
# entity
PS2_Controller
# storage
db|skeleton.(43).cnf
db|skeleton.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ps2_controller.v
8736258426a5627fd44758ccd934f2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INITIALIZE_MOUSE
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
PS2_Interface:myps2|PS2_Controller:PS2
}
# macro_sequence

# end
# entity
Altera_UP_PS2_Data_In
# storage
db|skeleton.(44).cnf
db|skeleton.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_ps2_data_in.v
242349bd7745d345b11e265c37c2b13
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
}
# macro_sequence

# end
# entity
Altera_UP_PS2_Command_Out
# storage
db|skeleton.(45).cnf
db|skeleton.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_up_ps2_command_out.v
7af2a4a67e412b6532e9ce8d7cbdc71
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CLOCK_CYCLES_FOR_101US
5050
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_101US
13
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_101US
0000000000001
PARAMETER_UNSIGNED_BIN
DEF
CLOCK_CYCLES_FOR_15MS
750000
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_15MS
20
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_15MS
00000000000000000001
PARAMETER_UNSIGNED_BIN
DEF
CLOCK_CYCLES_FOR_2MS
100000
PARAMETER_SIGNED_DEC
DEF
NUMBER_OF_BITS_FOR_2MS
17
PARAMETER_SIGNED_DEC
DEF
COUNTER_INCREMENT_FOR_2MS
00000000000000001
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_0_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_1_INITIATE_COMMUNICATION
001
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_2_WAIT_FOR_CLOCK
010
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_3_TRANSMIT_DATA
011
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_4_TRANSMIT_STOP_BIT
100
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_5_RECEIVE_ACK_BIT
101
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_6_COMMAND_WAS_SENT
110
PARAMETER_UNSIGNED_BIN
DEF
PS2_STATE_7_TRANSMISSION_ERROR
111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
}
# macro_sequence

# end
# entity
lcd
# storage
db|skeleton.(46).cnf
db|skeleton.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lcd.sv
122d4dbb66b0e4c56631e47535ef31e9
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
lcd:mylcd
}
# macro_sequence

# end
# entity
Hexadecimal_To_Seven_Segment
# storage
db|skeleton.(47).cnf
db|skeleton.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
hexadecimal_to_seven_segment.v
a2f9bcba26799a745fe2de471919a3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Hexadecimal_To_Seven_Segment:hex1
Hexadecimal_To_Seven_Segment:hex2
Hexadecimal_To_Seven_Segment:hex3
Hexadecimal_To_Seven_Segment:hex4
Hexadecimal_To_Seven_Segment:hex5
Hexadecimal_To_Seven_Segment:hex6
Hexadecimal_To_Seven_Segment:hex7
Hexadecimal_To_Seven_Segment:hex8
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(48).cnf
db|skeleton.(48).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
6
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_u4m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_u4m
# storage
db|skeleton.(49).cnf
db|skeleton.(49).cnf
# case_insensitive
# source_file
db|shift_taps_u4m.tdf
fd3bc66f0368e67a68fde8791b61d3
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_2b81
# storage
db|skeleton.(50).cnf
db|skeleton.(50).cnf
# case_insensitive
# source_file
db|altsyncram_2b81.tdf
b5928b7681d1153a8b084997a61eb97
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_7pf
# storage
db|skeleton.(51).cnf
db|skeleton.(51).cnf
# case_insensitive
# source_file
db|cntr_7pf.tdf
afce3cfe2ff921a64a12bbdff31494f3
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(52).cnf
db|skeleton.(52).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
10
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_96m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_96m
# storage
db|skeleton.(53).cnf
db|skeleton.(53).cnf
# case_insensitive
# source_file
db|shift_taps_96m.tdf
b3f9a8d6fe159befeed78c7fc4136b47
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_cb81
# storage
db|skeleton.(54).cnf
db|skeleton.(54).cnf
# case_insensitive
# source_file
db|altsyncram_cb81.tdf
918a218fbfab45a64d6288626cb8de7d
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_cpf
# storage
db|skeleton.(55).cnf
db|skeleton.(55).cnf
# case_insensitive
# source_file
db|cntr_cpf.tdf
46e06a6ee231822f1596f8e3882781f6
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(56).cnf
db|skeleton.(56).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
11
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_a6m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_a6m
# storage
db|skeleton.(57).cnf
db|skeleton.(57).cnf
# case_insensitive
# source_file
db|shift_taps_a6m.tdf
528661135d8938cc605d30d7f6c6e
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_gb81
# storage
db|skeleton.(58).cnf
db|skeleton.(58).cnf
# case_insensitive
# source_file
db|altsyncram_gb81.tdf
73dafb5f21e9ec5eb840735bdbe368a2
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_epf
# storage
db|skeleton.(59).cnf
db|skeleton.(59).cnf
# case_insensitive
# source_file
db|cntr_epf.tdf
8c5a15a5ed8881d4cbc2f7b333a4e1e8
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(60).cnf
db|skeleton.(60).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(61).cnf
db|skeleton.(61).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
7
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_v4m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_v4m
# storage
db|skeleton.(62).cnf
db|skeleton.(62).cnf
# case_insensitive
# source_file
db|shift_taps_v4m.tdf
91c22536c99b96cc222b6eefe4c3a8d
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_6b81
# storage
db|skeleton.(63).cnf
db|skeleton.(63).cnf
# case_insensitive
# source_file
db|altsyncram_6b81.tdf
c859c13fdf124de2bfb73b5f38d5fe77
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_9pf
# storage
db|skeleton.(64).cnf
db|skeleton.(64).cnf
# case_insensitive
# source_file
db|cntr_9pf.tdf
556f8cbd355e2a3c78b9d9e7113785f
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_pgc
# storage
db|skeleton.(65).cnf
db|skeleton.(65).cnf
# case_insensitive
# source_file
db|cmpr_pgc.tdf
8d16b37bdc816eecbbd86a28ec068fa
7
# used_port {
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(66).cnf
db|skeleton.(66).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
12
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_b6m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_b6m
# storage
db|skeleton.(67).cnf
db|skeleton.(67).cnf
# case_insensitive
# source_file
db|shift_taps_b6m.tdf
8090785ab9c7a082392ef0c846876570
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_0e81
# storage
db|skeleton.(68).cnf
db|skeleton.(68).cnf
# case_insensitive
# source_file
db|altsyncram_0e81.tdf
395fbda28823efc24b198b87f96f499b
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_mqf
# storage
db|skeleton.(69).cnf
db|skeleton.(69).cnf
# case_insensitive
# source_file
db|cntr_mqf.tdf
c25f66aeb3f61e993a87e6d5f11b6ef
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(70).cnf
db|skeleton.(70).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab2
-1
3
datab1
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(71).cnf
db|skeleton.(71).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_05m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_05m
# storage
db|skeleton.(72).cnf
db|skeleton.(72).cnf
# case_insensitive
# source_file
db|shift_taps_05m.tdf
ce85155ee29f73a15ad675b58d51030
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_8b81
# storage
db|skeleton.(73).cnf
db|skeleton.(73).cnf
# case_insensitive
# source_file
db|altsyncram_8b81.tdf
769e694158e3d6af56d34c248c65aa1d
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_apf
# storage
db|skeleton.(74).cnf
db|skeleton.(74).cnf
# case_insensitive
# source_file
db|cntr_apf.tdf
98f42caea31551b7251d4e88f19ea
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_pgc
# storage
db|skeleton.(75).cnf
db|skeleton.(75).cnf
# case_insensitive
# source_file
db|cmpr_pgc.tdf
8d16b37bdc816eecbbd86a28ec068fa
7
# used_port {
datab1
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(76).cnf
db|skeleton.(76).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
13
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_c6m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_c6m
# storage
db|skeleton.(77).cnf
db|skeleton.(77).cnf
# case_insensitive
# source_file
db|shift_taps_c6m.tdf
dc2cecaaa9c63f1189866df0f870f053
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_2e81
# storage
db|skeleton.(78).cnf
db|skeleton.(78).cnf
# case_insensitive
# source_file
db|altsyncram_2e81.tdf
9fe3bd74c013a1de1d05e599160cbe9
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_nqf
# storage
db|skeleton.(79).cnf
db|skeleton.(79).cnf
# case_insensitive
# source_file
db|cntr_nqf.tdf
2a8e596e29baf283e32e43e893aa719d
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(80).cnf
db|skeleton.(80).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab2
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(81).cnf
db|skeleton.(81).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
17
PARAMETER_UNKNOWN
USR
WIDTH
17
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_4mm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
shift_taps_4mm
# storage
db|skeleton.(82).cnf
db|skeleton.(82).cnf
# case_insensitive
# source_file
db|shift_taps_4mm.tdf
c88a153a1acf7611a7eba8377295ebcb
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_c5b1
# storage
db|skeleton.(83).cnf
db|skeleton.(83).cnf
# case_insensitive
# source_file
db|altsyncram_c5b1.tdf
875fcd2a64ebd9b7814d91efa7b1ff
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_rqf
# storage
db|skeleton.(84).cnf
db|skeleton.(84).cnf
# case_insensitive
# source_file
db|cntr_rqf.tdf
10682fa09d57e5919ce73524fa5c5ff
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(85).cnf
db|skeleton.(85).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
cntr_hah
# storage
db|skeleton.(86).cnf
db|skeleton.(86).cnf
# case_insensitive
# source_file
db|cntr_hah.tdf
c93818b6fc86a8bfac6c4b70e81ad010
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(87).cnf
db|skeleton.(87).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
9
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_15m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_15m
# storage
db|skeleton.(88).cnf
db|skeleton.(88).cnf
# case_insensitive
# source_file
db|shift_taps_15m.tdf
fc4fa24eabcc591823cdf9a6f62e8b20
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ab81
# storage
db|skeleton.(89).cnf
db|skeleton.(89).cnf
# case_insensitive
# source_file
db|altsyncram_ab81.tdf
f6de174c5a6ab1111a275855d1f06f3f
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_bpf
# storage
db|skeleton.(90).cnf
db|skeleton.(90).cnf
# case_insensitive
# source_file
db|cntr_bpf.tdf
f4b087cb1568ed68c64609ad0138cec
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_pgc
# storage
db|skeleton.(91).cnf
db|skeleton.(91).cnf
# case_insensitive
# source_file
db|cmpr_pgc.tdf
8d16b37bdc816eecbbd86a28ec068fa
7
# used_port {
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(92).cnf
db|skeleton.(92).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
14
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_d6m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_d6m
# storage
db|skeleton.(93).cnf
db|skeleton.(93).cnf
# case_insensitive
# source_file
db|shift_taps_d6m.tdf
3028556c7598ccea73154a35b480879a
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_4e81
# storage
db|skeleton.(94).cnf
db|skeleton.(94).cnf
# case_insensitive
# source_file
db|altsyncram_4e81.tdf
13f195cd30424331ff4f9d14876f9b20
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_oqf
# storage
db|skeleton.(95).cnf
db|skeleton.(95).cnf
# case_insensitive
# source_file
db|cntr_oqf.tdf
759fd88970c5494c903962978459d49f
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(96).cnf
db|skeleton.(96).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab2
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(97).cnf
db|skeleton.(97).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
15
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_e6m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_e6m
# storage
db|skeleton.(98).cnf
db|skeleton.(98).cnf
# case_insensitive
# source_file
db|shift_taps_e6m.tdf
f1aa47f5265d60617610ff25f2dfd4d6
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_6e81
# storage
db|skeleton.(99).cnf
db|skeleton.(99).cnf
# case_insensitive
# source_file
db|altsyncram_6e81.tdf
8df7e7f3c1c139ac8c255a674167b70
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_pqf
# storage
db|skeleton.(100).cnf
db|skeleton.(100).cnf
# case_insensitive
# source_file
db|cntr_pqf.tdf
6af74ffa507363786e3577cfc2f39
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(101).cnf
db|skeleton.(101).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(102).cnf
db|skeleton.(102).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
16
PARAMETER_UNKNOWN
USR
WIDTH
2
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_f6m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_f6m
# storage
db|skeleton.(103).cnf
db|skeleton.(103).cnf
# case_insensitive
# source_file
db|shift_taps_f6m.tdf
9d92e187dcfd22aaf4f23678f20e7
7
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_1e81
# storage
db|skeleton.(104).cnf
db|skeleton.(104).cnf
# case_insensitive
# source_file
db|altsyncram_1e81.tdf
2a40f427b6b41cef744867f696b927
7
# used_port {
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_qqf
# storage
db|skeleton.(105).cnf
db|skeleton.(105).cnf
# case_insensitive
# source_file
db|cntr_qqf.tdf
a92cd56bc541831fa20438aab2902d
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_qgc
# storage
db|skeleton.(106).cnf
db|skeleton.(106).cnf
# case_insensitive
# source_file
db|cmpr_qgc.tdf
729248e548651f0561bc0bfd4dfc369
7
# used_port {
datab1
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab2
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(107).cnf
db|skeleton.(107).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
19
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
13
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_ocm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain12
-1
3
remain11
-1
3
remain10
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
1
denom7
-1
1
denom6
-1
1
denom5
-1
1
denom4
-1
1
denom3
-1
1
denom2
-1
1
denom10
-1
1
denom1
-1
1
denom0
-1
1
denom8
-1
2
denom12
-1
2
denom11
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_ocm
# storage
db|skeleton.(108).cnf
db|skeleton.(108).cnf
# case_insensitive
# source_file
db|lpm_divide_ocm.tdf
d1eb77acfc01e7bbf30275fdde2871
7
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain12
-1
3
remain11
-1
3
remain10
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom12
-1
3
denom11
-1
3
denom10
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
sign_div_unsign_dnh
# storage
db|skeleton.(109).cnf
db|skeleton.(109).cnf
# case_insensitive
# source_file
db|sign_div_unsign_dnh.tdf
9acfbf6574115ec1fd6464a793d29e88
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder12
-1
3
remainder11
-1
3
remainder10
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator18
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator12
-1
3
denominator11
-1
3
denominator10
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
alt_u_div_s5f
# storage
db|skeleton.(110).cnf
db|skeleton.(110).cnf
# case_insensitive
# source_file
db|alt_u_div_s5f.tdf
60792ab664a9db1e7fade1db6fe489
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder12
-1
3
remainder11
-1
3
remainder10
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator18
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator12
-1
3
denominator11
-1
3
denominator10
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
add_sub_lkc
# storage
db|skeleton.(111).cnf
db|skeleton.(111).cnf
# case_insensitive
# source_file
db|add_sub_lkc.tdf
86b627b324a8bdde6baa2fe32c9455
7
# used_port {
result0
-1
3
datab0
-1
3
dataa0
-1
3
cout
-1
3
}
# macro_sequence

# end
# entity
add_sub_mkc
# storage
db|skeleton.(112).cnf
db|skeleton.(112).cnf
# case_insensitive
# source_file
db|add_sub_mkc.tdf
abbc73c595cfb323498e2c32bfff83
7
# used_port {
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(113).cnf
db|skeleton.(113).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
13
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
10
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_fcm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom8
-1
1
denom6
-1
1
denom5
-1
1
denom4
-1
1
denom3
-1
1
denom2
-1
1
denom1
-1
1
denom0
-1
1
denom9
-1
2
denom7
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_fcm
# storage
db|skeleton.(114).cnf
db|skeleton.(114).cnf
# case_insensitive
# source_file
db|lpm_divide_fcm.tdf
2a959238385b7e4f3fb995f6455f7
7
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
sign_div_unsign_4nh
# storage
db|skeleton.(115).cnf
db|skeleton.(115).cnf
# case_insensitive
# source_file
db|sign_div_unsign_4nh.tdf
5ab49d68f5048671025e233e92a023
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
alt_u_div_a5f
# storage
db|skeleton.(116).cnf
db|skeleton.(116).cnf
# case_insensitive
# source_file
db|alt_u_div_a5f.tdf
d1432f9185c99a6c8aceb56a622c94b
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(117).cnf
db|skeleton.(117).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
10
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
4
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_sim
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer1
-1
3
numer0
-1
3
denom2
-1
1
denom0
-1
1
denom3
-1
2
denom1
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_sim
# storage
db|skeleton.(118).cnf
db|skeleton.(118).cnf
# case_insensitive
# source_file
db|lpm_divide_sim.tdf
fad72c6d69a5b6549bf85a46872788e
7
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer1
-1
3
numer0
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
sign_div_unsign_klh
# storage
db|skeleton.(119).cnf
db|skeleton.(119).cnf
# case_insensitive
# source_file
db|sign_div_unsign_klh.tdf
da2e55d882a8ed9e78df840a677f4a3
7
# used_port {
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator1
-1
3
numerator0
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
alt_u_div_a2f
# storage
db|skeleton.(120).cnf
db|skeleton.(120).cnf
# case_insensitive
# source_file
db|alt_u_div_a2f.tdf
ab3d6a94fe94f5e71343933ae6f69077
7
# used_port {
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator1
-1
3
numerator0
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(121).cnf
db|skeleton.(121).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
19
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
13
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_lkm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
1
denom7
-1
1
denom6
-1
1
denom5
-1
1
denom4
-1
1
denom3
-1
1
denom2
-1
1
denom10
-1
1
denom1
-1
1
denom0
-1
1
denom8
-1
2
denom12
-1
2
denom11
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_lkm
# storage
db|skeleton.(122).cnf
db|skeleton.(122).cnf
# case_insensitive
# source_file
db|lpm_divide_lkm.tdf
a8c9624d478e03714fdbdeeb92376d0
7
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom12
-1
3
denom11
-1
3
denom10
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(125).cnf
db|skeleton.(125).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1ao1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr0
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# macro_sequence

# end
# entity
altsyncram_1ao1
# storage
db|skeleton.(126).cnf
db|skeleton.(126).cnf
# case_insensitive
# source_file
db|altsyncram_1ao1.tdf
e11a3a51c2503dcb6e47eb26b47613
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(127).cnf
db|skeleton.(127).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
17
PARAMETER_UNKNOWN
USR
WIDTH
17
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_28m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_28m
# storage
db|skeleton.(128).cnf
db|skeleton.(128).cnf
# case_insensitive
# source_file
db|shift_taps_28m.tdf
5f7bec58ec40ba22aa7f6a269de3e6f7
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_eh81
# storage
db|skeleton.(129).cnf
db|skeleton.(129).cnf
# case_insensitive
# source_file
db|altsyncram_eh81.tdf
ed637464c6a5d431182f066b45e727f
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(35).cnf
db|skeleton.(35).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_uvr1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr0
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# macro_sequence

# end
# entity
alt3pram
# storage
db|skeleton.(38).cnf
db|skeleton.(38).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|alt3pram.tdf
fa41c7aa71a3b41bb9465afea2f86d79
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
DEF
LPM_FILE
../DE2_115_Default/GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRITE_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRITE_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG_A
INCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG_B
INCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
}
# used_port {
wren
-1
3
wraddress
-1
3
rdaddress_b
-1
3
rdaddress_a
-1
3
qb
-1
3
qa
-1
3
inclock
-1
3
data
-1
3
}
# macro_sequence

# end
# entity
altdpram
# storage
db|skeleton.(41).cnf
db|skeleton.(41).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altdpram.tdf
dd404883fac1dd4b973eafe15e4bc5
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
4
PARAMETER_UNKNOWN
USR
WIDTHAD
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
../DE2_115_Default/GridDataInitial.mif
PARAMETER_UNKNOWN
USR
LPM_FILE
../DE2_115_Default/GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INDATA_REG
inclock
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
inclock
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
DISABLE_LE_RAM_LIMIT_CHECK
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dpram_0io1
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress9
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress11
-1
3
wraddress10
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress9
-1
3
rdaddress8
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress11
-1
3
rdaddress10
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
inclock
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(123).cnf
db|skeleton.(123).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_UNKNOWN
USR
WIDTHAD_B
12
PARAMETER_UNKNOWN
USR
NUMWORDS_B
4096
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
../DE2_115_Default/GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_flt1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
GridData
# storage
db|skeleton.(7).cnf
db|skeleton.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
griddata.v
a622ba3d1967dabe552018201929a4c9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
vga_controller:vga_ins|GridData:AccessGrid
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
alt3pram
# storage
db|skeleton.(130).cnf
db|skeleton.(130).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|alt3pram.tdf
fa41c7aa71a3b41bb9465afea2f86d79
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
DEF
LPM_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRITE_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRITE_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG_A
INCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG_B
INCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
}
# used_port {
wren
-1
3
wraddress
-1
3
rdaddress_b
-1
3
rdaddress_a
-1
3
qb
-1
3
qa
-1
3
inclock
-1
3
data
-1
3
}
# hierarchies {
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component
}
# macro_sequence

# end
# entity
altdpram
# storage
db|skeleton.(131).cnf
db|skeleton.(131).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altdpram.tdf
dd404883fac1dd4b973eafe15e4bc5
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
4
PARAMETER_UNKNOWN
USR
WIDTHAD
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
LPM_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INDATA_REG
inclock
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
inclock
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
DISABLE_LE_RAM_LIMIT_CHECK
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dpram_h2n1
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress9
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress11
-1
3
wraddress10
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress9
-1
3
rdaddress8
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress11
-1
3
rdaddress10
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
inclock
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(132).cnf
db|skeleton.(132).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_UNKNOWN
USR
WIDTHAD_B
12
PARAMETER_UNKNOWN
USR
NUMWORDS_B
4096
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_06s1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_06s1
# storage
db|skeleton.(9).cnf
db|skeleton.(9).cnf
# case_insensitive
# source_file
db|altsyncram_06s1.tdf
adf746eaf48f841efed90938d737ac0
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
griddatainitial.mif
c6f64d6cf3d2e98c94cd5083a748264e
}
# macro_sequence

# end
# entity
altsyncram_g5a1
# storage
db|skeleton.(12).cnf
db|skeleton.(12).cnf
# case_insensitive
# source_file
db|altsyncram_g5a1.tdf
39d2591b5754a3ad80168e6778bcd22
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
colormemmifreal.mif
18e31a48fdb5a438d8a384931a908237
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(133).cnf
db|skeleton.(133).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
17
PARAMETER_UNKNOWN
USR
WIDTH
12
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_t7m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_t7m
# storage
db|skeleton.(134).cnf
db|skeleton.(134).cnf
# case_insensitive
# source_file
db|shift_taps_t7m.tdf
e88b4a27bb699169dea18491197bfa8d
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_4h81
# storage
db|skeleton.(135).cnf
db|skeleton.(135).cnf
# case_insensitive
# source_file
db|altsyncram_4h81.tdf
883026b4c251da6f41e582669849971
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
control
# storage
db|skeleton.(21).cnf
db|skeleton.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
control.v
8b774a28b3efac8a7c24911f0fd8df7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|control:Controller
}
# macro_sequence

# end
# entity
pipeControl
# storage
db|skeleton.(22).cnf
db|skeleton.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
control.v
8b774a28b3efac8a7c24911f0fd8df7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|pipeControl:Controller2
}
# macro_sequence

# end
# entity
altsyncram_hvc1
# storage
db|skeleton.(33).cnf
db|skeleton.(33).cnf
# case_insensitive
# source_file
db|altsyncram_hvc1.tdf
c67ee6b6edf2f95342d9d47b858750d
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
dmem.mif
1bc1c32d4d26561be4d07fa3fb813149
}
# macro_sequence

# end
# entity
altsyncram_pl81
# storage
db|skeleton.(34).cnf
db|skeleton.(34).cnf
# case_insensitive
# source_file
db|altsyncram_pl81.tdf
feb71a8d8d81454664f073806647364
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
imem.mif
6484bd712074cbcb1ed28b324641fd1
}
# macro_sequence

# end
# entity
altdpram
# storage
db|skeleton.(13).cnf
db|skeleton.(13).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altdpram.tdf
dd404883fac1dd4b973eafe15e4bc5
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
4
PARAMETER_UNKNOWN
USR
WIDTHAD
12
PARAMETER_UNKNOWN
USR
NUMWORDS
4096
PARAMETER_UNKNOWN
USR
FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
LPM_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INDATA_REG
inclock
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
inclock
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
DISABLE_LE_RAM_LIMIT_CHECK
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dpram_82n1
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress9
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress11
-1
3
wraddress10
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress9
-1
3
rdaddress8
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress11
-1
3
rdaddress10
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
inclock
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component1
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component2
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(14).cnf
db|skeleton.(14).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_UNKNOWN
USR
WIDTHAD_A
12
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4096
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_UNKNOWN
USR
WIDTHAD_B
12
PARAMETER_UNKNOWN
USR
NUMWORDS_B
4096
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
GridDataInitial.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_n5s1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
}
# macro_sequence

# end
# entity
altsyncram_n5s1
# storage
db|skeleton.(15).cnf
db|skeleton.(15).cnf
# case_insensitive
# source_file
db|altsyncram_n5s1.tdf
467d6cb9c37a9057c01373324351fa
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
griddatainitial.mif
c6f64d6cf3d2e98c94cd5083a748264e
}
# hierarchies {
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_n5s1:auto_generated
vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_n5s1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(17).cnf
db|skeleton.(17).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
colormemmifreal.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_75a1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
vga_controller:vga_ins|ColorData:AccessColor|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_75a1
# storage
db|skeleton.(18).cnf
db|skeleton.(18).cnf
# case_insensitive
# source_file
db|altsyncram_75a1.tdf
23bc66dec87a91f87f18b863e191a9d4
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
colormemmifreal.mif
18e31a48fdb5a438d8a384931a908237
}
# hierarchies {
vga_controller:vga_ins|ColorData:AccessColor|altsyncram:altsyncram_component|altsyncram_75a1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(140).cnf
db|skeleton.(140).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
dmem.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_8vc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_8vc1
# storage
db|skeleton.(141).cnf
db|skeleton.(141).cnf
# case_insensitive
# source_file
db|altsyncram_8vc1.tdf
4136f3c6415f49943b7624415aab8c4c
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
dmem.mif
1bc1c32d4d26561be4d07fa3fb813149
}
# hierarchies {
processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|skeleton.(142).cnf
db|skeleton.(142).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
imem.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_gl81
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_gl81
# storage
db|skeleton.(143).cnf
db|skeleton.(143).cnf
# case_insensitive
# source_file
db|altsyncram_gl81.tdf
8b1ee2fa13347a6976ba9d2fdc0e132
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
imem.mif
6484bd712074cbcb1ed28b324641fd1
}
# hierarchies {
processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_gl81:auto_generated
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(144).cnf
db|skeleton.(144).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
15
PARAMETER_UNKNOWN
USR
WIDTH
12
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_i7m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_i7m
# storage
db|skeleton.(145).cnf
db|skeleton.(145).cnf
# case_insensitive
# source_file
db|shift_taps_i7m.tdf
dac9497b9ce1adc5af3364f85a35251
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ng81
# storage
db|skeleton.(146).cnf
db|skeleton.(146).cnf
# case_insensitive
# source_file
db|altsyncram_ng81.tdf
e9fcbfc6a8f769f27a74899ccd3d88f
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(147).cnf
db|skeleton.(147).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
19
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
13
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_scm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain12
-1
3
remain11
-1
3
remain10
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
1
denom7
-1
1
denom6
-1
1
denom5
-1
1
denom4
-1
1
denom3
-1
1
denom2
-1
1
denom10
-1
1
denom1
-1
1
denom0
-1
1
denom8
-1
2
denom12
-1
2
denom11
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_scm
# storage
db|skeleton.(148).cnf
db|skeleton.(148).cnf
# case_insensitive
# source_file
db|lpm_divide_scm.tdf
26112879985d509eab2fa717a9d13
7
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain12
-1
3
remain11
-1
3
remain10
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom12
-1
3
denom11
-1
3
denom10
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
sign_div_unsign_hnh
# storage
db|skeleton.(149).cnf
db|skeleton.(149).cnf
# case_insensitive
# source_file
db|sign_div_unsign_hnh.tdf
54d8a62d314f6d24a98aeab63a4b78
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder12
-1
3
remainder11
-1
3
remainder10
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator18
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator12
-1
3
denominator11
-1
3
denominator10
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
alt_u_div_iaf
# storage
db|skeleton.(150).cnf
db|skeleton.(150).cnf
# case_insensitive
# source_file
db|alt_u_div_iaf.tdf
2056b1585f7d241702fc477a797fa
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder12
-1
3
remainder11
-1
3
remainder10
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator18
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator12
-1
3
denominator11
-1
3
denominator10
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
add_sub_7pc
# storage
db|skeleton.(151).cnf
db|skeleton.(151).cnf
# case_insensitive
# source_file
db|add_sub_7pc.tdf
8cd642a1df16ca76c8cafb6ed22fc0b2
7
# used_port {
result0
-1
3
datab0
-1
3
dataa0
-1
3
cout
-1
3
}
# macro_sequence

# end
# entity
add_sub_8pc
# storage
db|skeleton.(152).cnf
db|skeleton.(152).cnf
# case_insensitive
# source_file
db|add_sub_8pc.tdf
23e23230b5442d2fa8e0a64aed057
7
# used_port {
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(153).cnf
db|skeleton.(153).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
13
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
10
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_jcm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom8
-1
1
denom6
-1
1
denom5
-1
1
denom4
-1
1
denom3
-1
1
denom2
-1
1
denom1
-1
1
denom0
-1
1
denom9
-1
2
denom7
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_jcm
# storage
db|skeleton.(154).cnf
db|skeleton.(154).cnf
# case_insensitive
# source_file
db|lpm_divide_jcm.tdf
c9577d9ce4c11bef3ce6e5ef26f9a22
7
# used_port {
remain9
-1
3
remain8
-1
3
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
sign_div_unsign_8nh
# storage
db|skeleton.(155).cnf
db|skeleton.(155).cnf
# case_insensitive
# source_file
db|sign_div_unsign_8nh.tdf
1b60e58349dfae6c8cd423a64b1642c
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
alt_u_div_0af
# storage
db|skeleton.(156).cnf
db|skeleton.(156).cnf
# case_insensitive
# source_file
db|alt_u_div_0af.tdf
97ec5d7959e0bd336cdcaf11ba003c
7
# used_port {
remainder9
-1
3
remainder8
-1
3
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator9
-1
3
denominator8
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(157).cnf
db|skeleton.(157).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
10
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
4
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_0jm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer1
-1
3
numer0
-1
3
denom2
-1
1
denom0
-1
1
denom3
-1
2
denom1
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_0jm
# storage
db|skeleton.(158).cnf
db|skeleton.(158).cnf
# case_insensitive
# source_file
db|lpm_divide_0jm.tdf
3c35a9d686c8392facac633595bd268
7
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer1
-1
3
numer0
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
sign_div_unsign_olh
# storage
db|skeleton.(159).cnf
db|skeleton.(159).cnf
# case_insensitive
# source_file
db|sign_div_unsign_olh.tdf
c17732a7c428c670e25d81752dae7d7f
7
# used_port {
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator1
-1
3
numerator0
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
alt_u_div_07f
# storage
db|skeleton.(160).cnf
db|skeleton.(160).cnf
# case_insensitive
# source_file
db|alt_u_div_07f.tdf
36f7fb569f92e961315b5bcd4b9d172
7
# used_port {
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator1
-1
3
numerator0
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
}
# macro_sequence

# end
# entity
lpm_divide
# storage
db|skeleton.(161).cnf
db|skeleton.(161).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|lpm_divide.tdf
54966f81ff8a917b1dc9b9ad1a09648
7
# user_parameter {
LPM_WIDTHN
19
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
13
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_pkm
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
1
denom7
-1
1
denom6
-1
1
denom5
-1
1
denom4
-1
1
denom3
-1
1
denom2
-1
1
denom10
-1
1
denom1
-1
1
denom0
-1
1
denom8
-1
2
denom12
-1
2
denom11
-1
2
}
# macro_sequence

# end
# entity
lpm_divide_pkm
# storage
db|skeleton.(162).cnf
db|skeleton.(162).cnf
# case_insensitive
# source_file
db|lpm_divide_pkm.tdf
e1023eafae45af618c38c6a8d98ff1
7
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom9
-1
3
denom8
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom12
-1
3
denom11
-1
3
denom10
-1
3
denom1
-1
3
denom0
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(168).cnf
db|skeleton.(168).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
8
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_n4m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_n4m
# storage
db|skeleton.(169).cnf
db|skeleton.(169).cnf
# case_insensitive
# source_file
db|shift_taps_n4m.tdf
d5ccb64148cf5ba2c38b52871f465b4
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_va81
# storage
db|skeleton.(170).cnf
db|skeleton.(170).cnf
# case_insensitive
# source_file
db|altsyncram_va81.tdf
834d9acbcc5d1fd3a59535526ab4796
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(171).cnf
db|skeleton.(171).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
9
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_o4m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_o4m
# storage
db|skeleton.(172).cnf
db|skeleton.(172).cnf
# case_insensitive
# source_file
db|shift_taps_o4m.tdf
88c262f7ec46c0fe903a723d2e972e34
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_1b81
# storage
db|skeleton.(173).cnf
db|skeleton.(173).cnf
# case_insensitive
# source_file
db|altsyncram_1b81.tdf
9830a1acbdeede20eae5aa231f0ff5c
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(174).cnf
db|skeleton.(174).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
10
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_06m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_06m
# storage
db|skeleton.(175).cnf
db|skeleton.(175).cnf
# case_insensitive
# source_file
db|shift_taps_06m.tdf
ff8d2073fdba21222cf112b7a763cf1
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_3b81
# storage
db|skeleton.(176).cnf
db|skeleton.(176).cnf
# case_insensitive
# source_file
db|altsyncram_3b81.tdf
4319663594e567167ddbd9a43ba78440
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(177).cnf
db|skeleton.(177).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
6
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_l4m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_l4m
# storage
db|skeleton.(178).cnf
db|skeleton.(178).cnf
# case_insensitive
# source_file
db|shift_taps_l4m.tdf
cfd454fe92aaf2f68cb437873b9dd50
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_pa81
# storage
db|skeleton.(179).cnf
db|skeleton.(179).cnf
# case_insensitive
# source_file
db|altsyncram_pa81.tdf
1b1ad4f6de617e476aad5c8b3f2722
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(180).cnf
db|skeleton.(180).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
11
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_16m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_16m
# storage
db|skeleton.(181).cnf
db|skeleton.(181).cnf
# case_insensitive
# source_file
db|shift_taps_16m.tdf
583d985d41a05a93d2e4a769d412e36
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_7b81
# storage
db|skeleton.(182).cnf
db|skeleton.(182).cnf
# case_insensitive
# source_file
db|altsyncram_7b81.tdf
8911f3a71b6325f322914679e12125e7
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(183).cnf
db|skeleton.(183).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
7
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_m4m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_m4m
# storage
db|skeleton.(184).cnf
db|skeleton.(184).cnf
# case_insensitive
# source_file
db|shift_taps_m4m.tdf
f5a9bdf47ea7152464e789a73ae7df98
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ta81
# storage
db|skeleton.(185).cnf
db|skeleton.(185).cnf
# case_insensitive
# source_file
db|altsyncram_ta81.tdf
c7de2340df2cb11309edca134c916c1
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(186).cnf
db|skeleton.(186).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
12
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_26m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_26m
# storage
db|skeleton.(187).cnf
db|skeleton.(187).cnf
# case_insensitive
# source_file
db|shift_taps_26m.tdf
af737fa3fe43c3acdb432f24a0eeed
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_nd81
# storage
db|skeleton.(188).cnf
db|skeleton.(188).cnf
# case_insensitive
# source_file
db|altsyncram_nd81.tdf
c28d6a2cbf5263a5c5865f6aa113c87
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|skeleton.(189).cnf
db|skeleton.(189).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altshift_taps.tdf
5c6e29e82067e9c0935e713e259a7546
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
13
PARAMETER_UNKNOWN
USR
WIDTH
6
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_36m
PARAMETER_UNKNOWN
USR
}
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
shift_taps_36m
# storage
db|skeleton.(190).cnf
db|skeleton.(190).cnf
# case_insensitive
# source_file
db|shift_taps_36m.tdf
1ec046dad92d4daec7e83ea669574c7a
7
# used_port {
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_pd81
# storage
db|skeleton.(191).cnf
db|skeleton.(191).cnf
# case_insensitive
# source_file
db|altsyncram_pd81.tdf
d644e94437996458c96cbb74b0e32ab
7
# used_port {
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
vga_controller
# storage
db|skeleton.(5).cnf
db|skeleton.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_controller.v
a5bb3997a59caeaa133cfcbd6cd470bc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
vga_controller:vga_ins
}
# macro_sequence

# end
# entity
register32B
# storage
db|skeleton.(20).cnf
db|skeleton.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|register32B:STATUS
processor:myprocessor|register32B:PlayerOne_buff
processor:myprocessor|register32B:PlayerTwo_buff
processor:myprocessor|register32B:program_counter
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register
processor:myprocessor|regFile:registers|register32B:my_reg0
}
# macro_sequence

# end
# entity
DFFx
# storage
db|skeleton.(23).cnf
db|skeleton.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|register32B:STATUS|DFFx:loop1[0].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[1].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[2].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[3].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[4].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[5].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[6].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[7].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[8].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[9].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[10].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[11].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[12].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[13].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[14].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[15].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[16].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[17].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[18].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[19].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[20].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[21].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[22].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[23].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[24].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[25].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[26].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[27].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[28].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[29].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[30].a_dff
processor:myprocessor|register32B:STATUS|DFFx:loop1[31].a_dff
processor:myprocessor|Grid:myGrid|DFFx:getaddr[0].buffer_addr0
processor:myprocessor|Grid:myGrid|DFFx:getaddr[0].buffer_addr1
processor:myprocessor|Grid:myGrid|DFFx:getaddr[1].buffer_addr0
processor:myprocessor|Grid:myGrid|DFFx:getaddr[1].buffer_addr1
processor:myprocessor|Grid:myGrid|DFFx:getaddr[2].buffer_addr0
processor:myprocessor|Grid:myGrid|DFFx:getaddr[2].buffer_addr1
processor:myprocessor|Grid:myGrid|DFFx:getaddr[3].buffer_addr0
processor:myprocessor|Grid:myGrid|DFFx:getaddr[3].buffer_addr1
processor:myprocessor|Grid:myGrid|DFFx:getaddr[4].buffer_addr0
processor:myprocessor|Grid:myGrid|DFFx:getaddr[4].buffer_addr1
processor:myprocessor|Grid:myGrid|DFFx:getaddr[5].buffer_addr0
processor:myprocessor|Grid:myGrid|DFFx:getaddr[5].buffer_addr1
processor:myprocessor|Grid:myGrid|DFFx:buffer_
processor:myprocessor|Grid:myGrid|DFFx:df_super_enble
processor:myprocessor|Grid:myGrid|DFFx:buffer_crash
processor:myprocessor|Grid:myGrid|DFFx:haltGame
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[0].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[1].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[2].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[3].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[4].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[5].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[6].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[7].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[8].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[9].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[10].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[11].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[12].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[13].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[14].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[15].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[16].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[17].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[18].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[19].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[20].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[21].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[22].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[23].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[24].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[25].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[26].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[27].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[28].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[29].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[30].a_dff
processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[31].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[0].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[1].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[2].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[3].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[4].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[5].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[6].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[7].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[8].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[9].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[10].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[11].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[12].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[13].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[14].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[15].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[16].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[17].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[18].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[19].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[20].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[21].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[22].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[23].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[24].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[25].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[26].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[27].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[28].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[29].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[30].a_dff
processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[31].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[0].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[1].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[2].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[4].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[5].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[6].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[7].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[8].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[9].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[10].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[11].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[12].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[13].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[14].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[15].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[16].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[17].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[18].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[19].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[20].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[21].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[22].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[23].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[24].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[25].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[26].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[27].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[28].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[29].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[30].a_dff
processor:myprocessor|register32B:program_counter|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[31].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[0].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[1].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[2].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[3].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[4].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[5].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[6].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[7].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[8].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[9].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[10].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[11].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[12].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[13].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[14].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[15].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[16].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[17].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[18].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[19].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[20].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[21].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[22].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[23].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[24].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[25].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[26].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[27].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[28].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[29].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[30].a_dff
processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[31].a_dff
processor:myprocessor|DFFx:Latches1[0].fd_PC
processor:myprocessor|DFFx:Latches1[0].fd_instr
processor:myprocessor|DFFx:Latches1[0].dx_regA
processor:myprocessor|DFFx:Latches1[0].dx_regB
processor:myprocessor|DFFx:Latches1[0].dx_Immed
processor:myprocessor|DFFx:Latches1[0].dx_PC
processor:myprocessor|DFFx:Latches1[0].dx_PC_alu
processor:myprocessor|DFFx:Latches1[0].dx_sign
processor:myprocessor|DFFx:Latches1[0].dx_instr
processor:myprocessor|DFFx:Latches1[0].dx_addr
processor:myprocessor|DFFx:Latches1[0].xm_alu_res
processor:myprocessor|DFFx:Latches1[0].xm_readRegA
processor:myprocessor|DFFx:Latches1[0].xm_PC
processor:myprocessor|DFFx:Latches1[0].xm_instr
processor:myprocessor|DFFx:Latches1[0].xm_sign
processor:myprocessor|DFFx:Latches1[0].mw_Data
processor:myprocessor|DFFx:Latches1[0].mw_ALU
processor:myprocessor|DFFx:Latches1[0].mw_instr
processor:myprocessor|DFFx:Latches1[0].mw_PC
processor:myprocessor|DFFx:Latches1[0].mw_sign
processor:myprocessor|DFFx:Latches1[1].fd_PC
processor:myprocessor|DFFx:Latches1[1].fd_instr
processor:myprocessor|DFFx:Latches1[1].dx_regA
processor:myprocessor|DFFx:Latches1[1].dx_regB
processor:myprocessor|DFFx:Latches1[1].dx_Immed
processor:myprocessor|DFFx:Latches1[1].dx_PC
processor:myprocessor|DFFx:Latches1[1].dx_PC_alu
processor:myprocessor|DFFx:Latches1[1].dx_sign
processor:myprocessor|DFFx:Latches1[1].dx_instr
processor:myprocessor|DFFx:Latches1[1].dx_addr
processor:myprocessor|DFFx:Latches1[1].xm_alu_res
processor:myprocessor|DFFx:Latches1[1].xm_readRegA
processor:myprocessor|DFFx:Latches1[1].xm_PC
processor:myprocessor|DFFx:Latches1[1].xm_instr
processor:myprocessor|DFFx:Latches1[1].xm_sign
processor:myprocessor|DFFx:Latches1[1].mw_Data
processor:myprocessor|DFFx:Latches1[1].mw_ALU
processor:myprocessor|DFFx:Latches1[1].mw_instr
processor:myprocessor|DFFx:Latches1[1].mw_PC
processor:myprocessor|DFFx:Latches1[1].mw_sign
processor:myprocessor|DFFx:Latches1[2].fd_PC
processor:myprocessor|DFFx:Latches1[2].fd_instr
processor:myprocessor|DFFx:Latches1[2].dx_regA
processor:myprocessor|DFFx:Latches1[2].dx_regB
processor:myprocessor|DFFx:Latches1[2].dx_Immed
processor:myprocessor|DFFx:Latches1[2].dx_PC
processor:myprocessor|DFFx:Latches1[2].dx_PC_alu
processor:myprocessor|DFFx:Latches1[2].dx_sign
processor:myprocessor|DFFx:Latches1[2].dx_instr
processor:myprocessor|DFFx:Latches1[2].dx_addr
processor:myprocessor|DFFx:Latches1[2].xm_alu_res
processor:myprocessor|DFFx:Latches1[2].xm_readRegA
processor:myprocessor|DFFx:Latches1[2].xm_PC
processor:myprocessor|DFFx:Latches1[2].xm_instr
processor:myprocessor|DFFx:Latches1[2].xm_sign
processor:myprocessor|DFFx:Latches1[2].mw_Data
processor:myprocessor|DFFx:Latches1[2].mw_ALU
processor:myprocessor|DFFx:Latches1[2].mw_instr
processor:myprocessor|DFFx:Latches1[2].mw_PC
processor:myprocessor|DFFx:Latches1[2].mw_sign
processor:myprocessor|DFFx:Latches1[3].fd_PC
processor:myprocessor|DFFx:Latches1[3].fd_instr
processor:myprocessor|DFFx:Latches1[3].dx_regA
processor:myprocessor|DFFx:Latches1[3].dx_regB
processor:myprocessor|DFFx:Latches1[3].dx_Immed
processor:myprocessor|DFFx:Latches1[3].dx_PC
processor:myprocessor|DFFx:Latches1[3].dx_PC_alu
processor:myprocessor|DFFx:Latches1[3].dx_sign
processor:myprocessor|DFFx:Latches1[3].dx_instr
processor:myprocessor|DFFx:Latches1[3].dx_addr
processor:myprocessor|DFFx:Latches1[3].xm_alu_res
processor:myprocessor|DFFx:Latches1[3].xm_readRegA
processor:myprocessor|DFFx:Latches1[3].xm_PC
processor:myprocessor|DFFx:Latches1[3].xm_instr
processor:myprocessor|DFFx:Latches1[3].xm_sign
processor:myprocessor|DFFx:Latches1[3].mw_Data
processor:myprocessor|DFFx:Latches1[3].mw_ALU
processor:myprocessor|DFFx:Latches1[3].mw_instr
processor:myprocessor|DFFx:Latches1[3].mw_PC
processor:myprocessor|DFFx:Latches1[3].mw_sign
processor:myprocessor|DFFx:Latches1[4].fd_PC
processor:myprocessor|DFFx:Latches1[4].fd_instr
processor:myprocessor|DFFx:Latches1[4].dx_regA
processor:myprocessor|DFFx:Latches1[4].dx_regB
processor:myprocessor|DFFx:Latches1[4].dx_Immed
processor:myprocessor|DFFx:Latches1[4].dx_PC
processor:myprocessor|DFFx:Latches1[4].dx_PC_alu
processor:myprocessor|DFFx:Latches1[4].dx_sign
processor:myprocessor|DFFx:Latches1[4].dx_instr
processor:myprocessor|DFFx:Latches1[4].dx_addr
processor:myprocessor|DFFx:Latches1[4].xm_alu_res
processor:myprocessor|DFFx:Latches1[4].xm_readRegA
processor:myprocessor|DFFx:Latches1[4].xm_PC
processor:myprocessor|DFFx:Latches1[4].xm_instr
processor:myprocessor|DFFx:Latches1[4].xm_sign
processor:myprocessor|DFFx:Latches1[4].mw_Data
processor:myprocessor|DFFx:Latches1[4].mw_ALU
processor:myprocessor|DFFx:Latches1[4].mw_instr
processor:myprocessor|DFFx:Latches1[4].mw_PC
processor:myprocessor|DFFx:Latches1[4].mw_sign
processor:myprocessor|DFFx:Latches1[5].fd_PC
processor:myprocessor|DFFx:Latches1[5].fd_instr
processor:myprocessor|DFFx:Latches1[5].dx_regA
processor:myprocessor|DFFx:Latches1[5].dx_regB
processor:myprocessor|DFFx:Latches1[5].dx_Immed
processor:myprocessor|DFFx:Latches1[5].dx_PC
processor:myprocessor|DFFx:Latches1[5].dx_PC_alu
processor:myprocessor|DFFx:Latches1[5].dx_sign
processor:myprocessor|DFFx:Latches1[5].dx_instr
processor:myprocessor|DFFx:Latches1[5].dx_addr
processor:myprocessor|DFFx:Latches1[5].xm_alu_res
processor:myprocessor|DFFx:Latches1[5].xm_readRegA
processor:myprocessor|DFFx:Latches1[5].xm_PC
processor:myprocessor|DFFx:Latches1[5].xm_instr
processor:myprocessor|DFFx:Latches1[5].xm_sign
processor:myprocessor|DFFx:Latches1[5].mw_Data
processor:myprocessor|DFFx:Latches1[5].mw_ALU
processor:myprocessor|DFFx:Latches1[5].mw_instr
processor:myprocessor|DFFx:Latches1[5].mw_PC
processor:myprocessor|DFFx:Latches1[5].mw_sign
processor:myprocessor|DFFx:Latches1[6].fd_PC
processor:myprocessor|DFFx:Latches1[6].fd_instr
processor:myprocessor|DFFx:Latches1[6].dx_regA
processor:myprocessor|DFFx:Latches1[6].dx_regB
processor:myprocessor|DFFx:Latches1[6].dx_Immed
processor:myprocessor|DFFx:Latches1[6].dx_PC
processor:myprocessor|DFFx:Latches1[6].dx_PC_alu
processor:myprocessor|DFFx:Latches1[6].dx_sign
processor:myprocessor|DFFx:Latches1[6].dx_instr
processor:myprocessor|DFFx:Latches1[6].dx_addr
processor:myprocessor|DFFx:Latches1[6].xm_alu_res
processor:myprocessor|DFFx:Latches1[6].xm_readRegA
processor:myprocessor|DFFx:Latches1[6].xm_PC
processor:myprocessor|DFFx:Latches1[6].xm_instr
processor:myprocessor|DFFx:Latches1[6].xm_sign
processor:myprocessor|DFFx:Latches1[6].mw_Data
processor:myprocessor|DFFx:Latches1[6].mw_ALU
processor:myprocessor|DFFx:Latches1[6].mw_instr
processor:myprocessor|DFFx:Latches1[6].mw_PC
processor:myprocessor|DFFx:Latches1[6].mw_sign
processor:myprocessor|DFFx:Latches1[7].fd_PC
processor:myprocessor|DFFx:Latches1[7].fd_instr
processor:myprocessor|DFFx:Latches1[7].dx_regA
processor:myprocessor|DFFx:Latches1[7].dx_regB
processor:myprocessor|DFFx:Latches1[7].dx_Immed
processor:myprocessor|DFFx:Latches1[7].dx_PC
processor:myprocessor|DFFx:Latches1[7].dx_PC_alu
processor:myprocessor|DFFx:Latches1[7].dx_sign
processor:myprocessor|DFFx:Latches1[7].dx_instr
processor:myprocessor|DFFx:Latches1[7].dx_addr
processor:myprocessor|DFFx:Latches1[7].xm_alu_res
processor:myprocessor|DFFx:Latches1[7].xm_readRegA
processor:myprocessor|DFFx:Latches1[7].xm_PC
processor:myprocessor|DFFx:Latches1[7].xm_instr
processor:myprocessor|DFFx:Latches1[7].xm_sign
processor:myprocessor|DFFx:Latches1[7].mw_Data
processor:myprocessor|DFFx:Latches1[7].mw_ALU
processor:myprocessor|DFFx:Latches1[7].mw_instr
processor:myprocessor|DFFx:Latches1[7].mw_PC
processor:myprocessor|DFFx:Latches1[7].mw_sign
processor:myprocessor|DFFx:Latches1[8].fd_PC
processor:myprocessor|DFFx:Latches1[8].fd_instr
processor:myprocessor|DFFx:Latches1[8].dx_regA
processor:myprocessor|DFFx:Latches1[8].dx_regB
processor:myprocessor|DFFx:Latches1[8].dx_Immed
processor:myprocessor|DFFx:Latches1[8].dx_PC
processor:myprocessor|DFFx:Latches1[8].dx_PC_alu
processor:myprocessor|DFFx:Latches1[8].dx_sign
processor:myprocessor|DFFx:Latches1[8].dx_instr
processor:myprocessor|DFFx:Latches1[8].dx_addr
processor:myprocessor|DFFx:Latches1[8].xm_alu_res
processor:myprocessor|DFFx:Latches1[8].xm_readRegA
processor:myprocessor|DFFx:Latches1[8].xm_PC
processor:myprocessor|DFFx:Latches1[8].xm_instr
processor:myprocessor|DFFx:Latches1[8].xm_sign
processor:myprocessor|DFFx:Latches1[8].mw_Data
processor:myprocessor|DFFx:Latches1[8].mw_ALU
processor:myprocessor|DFFx:Latches1[8].mw_instr
processor:myprocessor|DFFx:Latches1[8].mw_PC
processor:myprocessor|DFFx:Latches1[8].mw_sign
processor:myprocessor|DFFx:Latches1[9].fd_PC
processor:myprocessor|DFFx:Latches1[9].fd_instr
processor:myprocessor|DFFx:Latches1[9].dx_regA
processor:myprocessor|DFFx:Latches1[9].dx_regB
processor:myprocessor|DFFx:Latches1[9].dx_Immed
processor:myprocessor|DFFx:Latches1[9].dx_PC
processor:myprocessor|DFFx:Latches1[9].dx_PC_alu
processor:myprocessor|DFFx:Latches1[9].dx_sign
processor:myprocessor|DFFx:Latches1[9].dx_instr
processor:myprocessor|DFFx:Latches1[9].dx_addr
processor:myprocessor|DFFx:Latches1[9].xm_alu_res
processor:myprocessor|DFFx:Latches1[9].xm_readRegA
processor:myprocessor|DFFx:Latches1[9].xm_PC
processor:myprocessor|DFFx:Latches1[9].xm_instr
processor:myprocessor|DFFx:Latches1[9].xm_sign
processor:myprocessor|DFFx:Latches1[9].mw_Data
processor:myprocessor|DFFx:Latches1[9].mw_ALU
processor:myprocessor|DFFx:Latches1[9].mw_instr
processor:myprocessor|DFFx:Latches1[9].mw_PC
processor:myprocessor|DFFx:Latches1[9].mw_sign
processor:myprocessor|DFFx:Latches1[10].fd_PC
processor:myprocessor|DFFx:Latches1[10].fd_instr
processor:myprocessor|DFFx:Latches1[10].dx_regA
processor:myprocessor|DFFx:Latches1[10].dx_regB
processor:myprocessor|DFFx:Latches1[10].dx_Immed
processor:myprocessor|DFFx:Latches1[10].dx_PC
processor:myprocessor|DFFx:Latches1[10].dx_PC_alu
processor:myprocessor|DFFx:Latches1[10].dx_sign
processor:myprocessor|DFFx:Latches1[10].dx_instr
processor:myprocessor|DFFx:Latches1[10].dx_addr
processor:myprocessor|DFFx:Latches1[10].xm_alu_res
processor:myprocessor|DFFx:Latches1[10].xm_readRegA
processor:myprocessor|DFFx:Latches1[10].xm_PC
processor:myprocessor|DFFx:Latches1[10].xm_instr
processor:myprocessor|DFFx:Latches1[10].xm_sign
processor:myprocessor|DFFx:Latches1[10].mw_Data
processor:myprocessor|DFFx:Latches1[10].mw_ALU
processor:myprocessor|DFFx:Latches1[10].mw_instr
processor:myprocessor|DFFx:Latches1[10].mw_PC
processor:myprocessor|DFFx:Latches1[10].mw_sign
processor:myprocessor|DFFx:Latches1[11].fd_PC
processor:myprocessor|DFFx:Latches1[11].fd_instr
processor:myprocessor|DFFx:Latches1[11].dx_regA
processor:myprocessor|DFFx:Latches1[11].dx_regB
processor:myprocessor|DFFx:Latches1[11].dx_Immed
processor:myprocessor|DFFx:Latches1[11].dx_PC
processor:myprocessor|DFFx:Latches1[11].dx_PC_alu
processor:myprocessor|DFFx:Latches1[11].dx_sign
processor:myprocessor|DFFx:Latches1[11].dx_instr
processor:myprocessor|DFFx:Latches1[11].dx_addr
processor:myprocessor|DFFx:Latches1[11].xm_alu_res
processor:myprocessor|DFFx:Latches1[11].xm_readRegA
processor:myprocessor|DFFx:Latches1[11].xm_PC
processor:myprocessor|DFFx:Latches1[11].xm_instr
processor:myprocessor|DFFx:Latches1[11].xm_sign
processor:myprocessor|DFFx:Latches1[11].mw_Data
processor:myprocessor|DFFx:Latches1[11].mw_ALU
processor:myprocessor|DFFx:Latches1[11].mw_instr
processor:myprocessor|DFFx:Latches1[11].mw_PC
processor:myprocessor|DFFx:Latches1[11].mw_sign
processor:myprocessor|DFFx:Latches1[12].fd_PC
processor:myprocessor|DFFx:Latches1[12].fd_instr
processor:myprocessor|DFFx:Latches1[12].dx_regA
processor:myprocessor|DFFx:Latches1[12].dx_regB
processor:myprocessor|DFFx:Latches1[12].dx_Immed
processor:myprocessor|DFFx:Latches1[12].dx_PC
processor:myprocessor|DFFx:Latches1[12].dx_PC_alu
processor:myprocessor|DFFx:Latches1[12].dx_sign
processor:myprocessor|DFFx:Latches1[12].dx_instr
processor:myprocessor|DFFx:Latches1[12].dx_addr
processor:myprocessor|DFFx:Latches1[12].xm_alu_res
processor:myprocessor|DFFx:Latches1[12].xm_readRegA
processor:myprocessor|DFFx:Latches1[12].xm_PC
processor:myprocessor|DFFx:Latches1[12].xm_instr
processor:myprocessor|DFFx:Latches1[12].xm_sign
processor:myprocessor|DFFx:Latches1[12].mw_Data
processor:myprocessor|DFFx:Latches1[12].mw_ALU
processor:myprocessor|DFFx:Latches1[12].mw_instr
processor:myprocessor|DFFx:Latches1[12].mw_PC
processor:myprocessor|DFFx:Latches1[12].mw_sign
processor:myprocessor|DFFx:Latches1[13].fd_PC
processor:myprocessor|DFFx:Latches1[13].fd_instr
processor:myprocessor|DFFx:Latches1[13].dx_regA
processor:myprocessor|DFFx:Latches1[13].dx_regB
processor:myprocessor|DFFx:Latches1[13].dx_Immed
processor:myprocessor|DFFx:Latches1[13].dx_PC
processor:myprocessor|DFFx:Latches1[13].dx_PC_alu
processor:myprocessor|DFFx:Latches1[13].dx_sign
processor:myprocessor|DFFx:Latches1[13].dx_instr
processor:myprocessor|DFFx:Latches1[13].dx_addr
processor:myprocessor|DFFx:Latches1[13].xm_alu_res
processor:myprocessor|DFFx:Latches1[13].xm_readRegA
processor:myprocessor|DFFx:Latches1[13].xm_PC
processor:myprocessor|DFFx:Latches1[13].xm_instr
processor:myprocessor|DFFx:Latches1[13].xm_sign
processor:myprocessor|DFFx:Latches1[13].mw_Data
processor:myprocessor|DFFx:Latches1[13].mw_ALU
processor:myprocessor|DFFx:Latches1[13].mw_instr
processor:myprocessor|DFFx:Latches1[13].mw_PC
processor:myprocessor|DFFx:Latches1[13].mw_sign
processor:myprocessor|DFFx:Latches1[14].fd_PC
processor:myprocessor|DFFx:Latches1[14].fd_instr
processor:myprocessor|DFFx:Latches1[14].dx_regA
processor:myprocessor|DFFx:Latches1[14].dx_regB
processor:myprocessor|DFFx:Latches1[14].dx_Immed
processor:myprocessor|DFFx:Latches1[14].dx_PC
processor:myprocessor|DFFx:Latches1[14].dx_PC_alu
processor:myprocessor|DFFx:Latches1[14].dx_sign
processor:myprocessor|DFFx:Latches1[14].dx_instr
processor:myprocessor|DFFx:Latches1[14].dx_addr
processor:myprocessor|DFFx:Latches1[14].xm_alu_res
processor:myprocessor|DFFx:Latches1[14].xm_readRegA
processor:myprocessor|DFFx:Latches1[14].xm_PC
processor:myprocessor|DFFx:Latches1[14].xm_instr
processor:myprocessor|DFFx:Latches1[14].xm_sign
processor:myprocessor|DFFx:Latches1[14].mw_Data
processor:myprocessor|DFFx:Latches1[14].mw_ALU
processor:myprocessor|DFFx:Latches1[14].mw_instr
processor:myprocessor|DFFx:Latches1[14].mw_PC
processor:myprocessor|DFFx:Latches1[14].mw_sign
processor:myprocessor|DFFx:Latches1[15].fd_PC
processor:myprocessor|DFFx:Latches1[15].fd_instr
processor:myprocessor|DFFx:Latches1[15].dx_regA
processor:myprocessor|DFFx:Latches1[15].dx_regB
processor:myprocessor|DFFx:Latches1[15].dx_Immed
processor:myprocessor|DFFx:Latches1[15].dx_PC
processor:myprocessor|DFFx:Latches1[15].dx_PC_alu
processor:myprocessor|DFFx:Latches1[15].dx_sign
processor:myprocessor|DFFx:Latches1[15].dx_instr
processor:myprocessor|DFFx:Latches1[15].dx_addr
processor:myprocessor|DFFx:Latches1[15].xm_alu_res
processor:myprocessor|DFFx:Latches1[15].xm_readRegA
processor:myprocessor|DFFx:Latches1[15].xm_PC
processor:myprocessor|DFFx:Latches1[15].xm_instr
processor:myprocessor|DFFx:Latches1[15].xm_sign
processor:myprocessor|DFFx:Latches1[15].mw_Data
processor:myprocessor|DFFx:Latches1[15].mw_ALU
processor:myprocessor|DFFx:Latches1[15].mw_instr
processor:myprocessor|DFFx:Latches1[15].mw_PC
processor:myprocessor|DFFx:Latches1[15].mw_sign
processor:myprocessor|DFFx:Latches1[16].fd_PC
processor:myprocessor|DFFx:Latches1[16].fd_instr
processor:myprocessor|DFFx:Latches1[16].dx_regA
processor:myprocessor|DFFx:Latches1[16].dx_regB
processor:myprocessor|DFFx:Latches1[16].dx_Immed
processor:myprocessor|DFFx:Latches1[16].dx_PC
processor:myprocessor|DFFx:Latches1[16].dx_PC_alu
processor:myprocessor|DFFx:Latches1[16].dx_sign
processor:myprocessor|DFFx:Latches1[16].dx_instr
processor:myprocessor|DFFx:Latches1[16].dx_addr
processor:myprocessor|DFFx:Latches1[16].xm_alu_res
processor:myprocessor|DFFx:Latches1[16].xm_readRegA
processor:myprocessor|DFFx:Latches1[16].xm_PC
processor:myprocessor|DFFx:Latches1[16].xm_instr
processor:myprocessor|DFFx:Latches1[16].xm_sign
processor:myprocessor|DFFx:Latches1[16].mw_Data
processor:myprocessor|DFFx:Latches1[16].mw_ALU
processor:myprocessor|DFFx:Latches1[16].mw_instr
processor:myprocessor|DFFx:Latches1[16].mw_PC
processor:myprocessor|DFFx:Latches1[16].mw_sign
processor:myprocessor|DFFx:Latches1[17].fd_PC
processor:myprocessor|DFFx:Latches1[17].fd_instr
processor:myprocessor|DFFx:Latches1[17].dx_regA
processor:myprocessor|DFFx:Latches1[17].dx_regB
processor:myprocessor|DFFx:Latches1[17].dx_Immed
processor:myprocessor|DFFx:Latches1[17].dx_PC
processor:myprocessor|DFFx:Latches1[17].dx_PC_alu
processor:myprocessor|DFFx:Latches1[17].dx_sign
processor:myprocessor|DFFx:Latches1[17].dx_instr
processor:myprocessor|DFFx:Latches1[17].dx_addr
processor:myprocessor|DFFx:Latches1[17].xm_alu_res
processor:myprocessor|DFFx:Latches1[17].xm_readRegA
processor:myprocessor|DFFx:Latches1[17].xm_PC
processor:myprocessor|DFFx:Latches1[17].xm_instr
processor:myprocessor|DFFx:Latches1[17].xm_sign
processor:myprocessor|DFFx:Latches1[17].mw_Data
processor:myprocessor|DFFx:Latches1[17].mw_ALU
processor:myprocessor|DFFx:Latches1[17].mw_instr
processor:myprocessor|DFFx:Latches1[17].mw_PC
processor:myprocessor|DFFx:Latches1[17].mw_sign
processor:myprocessor|DFFx:Latches1[18].fd_PC
processor:myprocessor|DFFx:Latches1[18].fd_instr
processor:myprocessor|DFFx:Latches1[18].dx_regA
processor:myprocessor|DFFx:Latches1[18].dx_regB
processor:myprocessor|DFFx:Latches1[18].dx_Immed
processor:myprocessor|DFFx:Latches1[18].dx_PC
processor:myprocessor|DFFx:Latches1[18].dx_PC_alu
processor:myprocessor|DFFx:Latches1[18].dx_sign
processor:myprocessor|DFFx:Latches1[18].dx_instr
processor:myprocessor|DFFx:Latches1[18].dx_addr
processor:myprocessor|DFFx:Latches1[18].xm_alu_res
processor:myprocessor|DFFx:Latches1[18].xm_readRegA
processor:myprocessor|DFFx:Latches1[18].xm_PC
processor:myprocessor|DFFx:Latches1[18].xm_instr
processor:myprocessor|DFFx:Latches1[18].xm_sign
processor:myprocessor|DFFx:Latches1[18].mw_Data
processor:myprocessor|DFFx:Latches1[18].mw_ALU
processor:myprocessor|DFFx:Latches1[18].mw_instr
processor:myprocessor|DFFx:Latches1[18].mw_PC
processor:myprocessor|DFFx:Latches1[18].mw_sign
processor:myprocessor|DFFx:Latches1[19].fd_PC
processor:myprocessor|DFFx:Latches1[19].fd_instr
processor:myprocessor|DFFx:Latches1[19].dx_regA
processor:myprocessor|DFFx:Latches1[19].dx_regB
processor:myprocessor|DFFx:Latches1[19].dx_Immed
processor:myprocessor|DFFx:Latches1[19].dx_PC
processor:myprocessor|DFFx:Latches1[19].dx_PC_alu
processor:myprocessor|DFFx:Latches1[19].dx_sign
processor:myprocessor|DFFx:Latches1[19].dx_instr
processor:myprocessor|DFFx:Latches1[19].dx_addr
processor:myprocessor|DFFx:Latches1[19].xm_alu_res
processor:myprocessor|DFFx:Latches1[19].xm_readRegA
processor:myprocessor|DFFx:Latches1[19].xm_PC
processor:myprocessor|DFFx:Latches1[19].xm_instr
processor:myprocessor|DFFx:Latches1[19].xm_sign
processor:myprocessor|DFFx:Latches1[19].mw_Data
processor:myprocessor|DFFx:Latches1[19].mw_ALU
processor:myprocessor|DFFx:Latches1[19].mw_instr
processor:myprocessor|DFFx:Latches1[19].mw_PC
processor:myprocessor|DFFx:Latches1[19].mw_sign
processor:myprocessor|DFFx:Latches1[20].fd_PC
processor:myprocessor|DFFx:Latches1[20].fd_instr
processor:myprocessor|DFFx:Latches1[20].dx_regA
processor:myprocessor|DFFx:Latches1[20].dx_regB
processor:myprocessor|DFFx:Latches1[20].dx_Immed
processor:myprocessor|DFFx:Latches1[20].dx_PC
processor:myprocessor|DFFx:Latches1[20].dx_PC_alu
processor:myprocessor|DFFx:Latches1[20].dx_sign
processor:myprocessor|DFFx:Latches1[20].dx_instr
processor:myprocessor|DFFx:Latches1[20].dx_addr
processor:myprocessor|DFFx:Latches1[20].xm_alu_res
processor:myprocessor|DFFx:Latches1[20].xm_readRegA
processor:myprocessor|DFFx:Latches1[20].xm_PC
processor:myprocessor|DFFx:Latches1[20].xm_instr
processor:myprocessor|DFFx:Latches1[20].xm_sign
processor:myprocessor|DFFx:Latches1[20].mw_Data
processor:myprocessor|DFFx:Latches1[20].mw_ALU
processor:myprocessor|DFFx:Latches1[20].mw_instr
processor:myprocessor|DFFx:Latches1[20].mw_PC
processor:myprocessor|DFFx:Latches1[20].mw_sign
processor:myprocessor|DFFx:Latches1[21].fd_PC
processor:myprocessor|DFFx:Latches1[21].fd_instr
processor:myprocessor|DFFx:Latches1[21].dx_regA
processor:myprocessor|DFFx:Latches1[21].dx_regB
processor:myprocessor|DFFx:Latches1[21].dx_Immed
processor:myprocessor|DFFx:Latches1[21].dx_PC
processor:myprocessor|DFFx:Latches1[21].dx_PC_alu
processor:myprocessor|DFFx:Latches1[21].dx_sign
processor:myprocessor|DFFx:Latches1[21].dx_instr
processor:myprocessor|DFFx:Latches1[21].dx_addr
processor:myprocessor|DFFx:Latches1[21].xm_alu_res
processor:myprocessor|DFFx:Latches1[21].xm_readRegA
processor:myprocessor|DFFx:Latches1[21].xm_PC
processor:myprocessor|DFFx:Latches1[21].xm_instr
processor:myprocessor|DFFx:Latches1[21].xm_sign
processor:myprocessor|DFFx:Latches1[21].mw_Data
processor:myprocessor|DFFx:Latches1[21].mw_ALU
processor:myprocessor|DFFx:Latches1[21].mw_instr
processor:myprocessor|DFFx:Latches1[21].mw_PC
processor:myprocessor|DFFx:Latches1[21].mw_sign
processor:myprocessor|DFFx:Latches1[22].fd_PC
processor:myprocessor|DFFx:Latches1[22].fd_instr
processor:myprocessor|DFFx:Latches1[22].dx_regA
processor:myprocessor|DFFx:Latches1[22].dx_regB
processor:myprocessor|DFFx:Latches1[22].dx_Immed
processor:myprocessor|DFFx:Latches1[22].dx_PC
processor:myprocessor|DFFx:Latches1[22].dx_PC_alu
processor:myprocessor|DFFx:Latches1[22].dx_sign
processor:myprocessor|DFFx:Latches1[22].dx_instr
processor:myprocessor|DFFx:Latches1[22].dx_addr
processor:myprocessor|DFFx:Latches1[22].xm_alu_res
processor:myprocessor|DFFx:Latches1[22].xm_readRegA
processor:myprocessor|DFFx:Latches1[22].xm_PC
processor:myprocessor|DFFx:Latches1[22].xm_instr
processor:myprocessor|DFFx:Latches1[22].xm_sign
processor:myprocessor|DFFx:Latches1[22].mw_Data
processor:myprocessor|DFFx:Latches1[22].mw_ALU
processor:myprocessor|DFFx:Latches1[22].mw_instr
processor:myprocessor|DFFx:Latches1[22].mw_PC
processor:myprocessor|DFFx:Latches1[22].mw_sign
processor:myprocessor|DFFx:Latches1[23].fd_PC
processor:myprocessor|DFFx:Latches1[23].fd_instr
processor:myprocessor|DFFx:Latches1[23].dx_regA
processor:myprocessor|DFFx:Latches1[23].dx_regB
processor:myprocessor|DFFx:Latches1[23].dx_Immed
processor:myprocessor|DFFx:Latches1[23].dx_PC
processor:myprocessor|DFFx:Latches1[23].dx_PC_alu
processor:myprocessor|DFFx:Latches1[23].dx_sign
processor:myprocessor|DFFx:Latches1[23].dx_instr
processor:myprocessor|DFFx:Latches1[23].dx_addr
processor:myprocessor|DFFx:Latches1[23].xm_alu_res
processor:myprocessor|DFFx:Latches1[23].xm_readRegA
processor:myprocessor|DFFx:Latches1[23].xm_PC
processor:myprocessor|DFFx:Latches1[23].xm_instr
processor:myprocessor|DFFx:Latches1[23].xm_sign
processor:myprocessor|DFFx:Latches1[23].mw_Data
processor:myprocessor|DFFx:Latches1[23].mw_ALU
processor:myprocessor|DFFx:Latches1[23].mw_instr
processor:myprocessor|DFFx:Latches1[23].mw_PC
processor:myprocessor|DFFx:Latches1[23].mw_sign
processor:myprocessor|DFFx:Latches1[24].fd_PC
processor:myprocessor|DFFx:Latches1[24].fd_instr
processor:myprocessor|DFFx:Latches1[24].dx_regA
processor:myprocessor|DFFx:Latches1[24].dx_regB
processor:myprocessor|DFFx:Latches1[24].dx_Immed
processor:myprocessor|DFFx:Latches1[24].dx_PC
processor:myprocessor|DFFx:Latches1[24].dx_PC_alu
processor:myprocessor|DFFx:Latches1[24].dx_sign
processor:myprocessor|DFFx:Latches1[24].dx_instr
processor:myprocessor|DFFx:Latches1[24].dx_addr
processor:myprocessor|DFFx:Latches1[24].xm_alu_res
processor:myprocessor|DFFx:Latches1[24].xm_readRegA
processor:myprocessor|DFFx:Latches1[24].xm_PC
processor:myprocessor|DFFx:Latches1[24].xm_instr
processor:myprocessor|DFFx:Latches1[24].xm_sign
processor:myprocessor|DFFx:Latches1[24].mw_Data
processor:myprocessor|DFFx:Latches1[24].mw_ALU
processor:myprocessor|DFFx:Latches1[24].mw_instr
processor:myprocessor|DFFx:Latches1[24].mw_PC
processor:myprocessor|DFFx:Latches1[24].mw_sign
processor:myprocessor|DFFx:Latches1[25].fd_PC
processor:myprocessor|DFFx:Latches1[25].fd_instr
processor:myprocessor|DFFx:Latches1[25].dx_regA
processor:myprocessor|DFFx:Latches1[25].dx_regB
processor:myprocessor|DFFx:Latches1[25].dx_Immed
processor:myprocessor|DFFx:Latches1[25].dx_PC
processor:myprocessor|DFFx:Latches1[25].dx_PC_alu
processor:myprocessor|DFFx:Latches1[25].dx_sign
processor:myprocessor|DFFx:Latches1[25].dx_instr
processor:myprocessor|DFFx:Latches1[25].dx_addr
processor:myprocessor|DFFx:Latches1[25].xm_alu_res
processor:myprocessor|DFFx:Latches1[25].xm_readRegA
processor:myprocessor|DFFx:Latches1[25].xm_PC
processor:myprocessor|DFFx:Latches1[25].xm_instr
processor:myprocessor|DFFx:Latches1[25].xm_sign
processor:myprocessor|DFFx:Latches1[25].mw_Data
processor:myprocessor|DFFx:Latches1[25].mw_ALU
processor:myprocessor|DFFx:Latches1[25].mw_instr
processor:myprocessor|DFFx:Latches1[25].mw_PC
processor:myprocessor|DFFx:Latches1[25].mw_sign
processor:myprocessor|DFFx:Latches1[26].fd_PC
processor:myprocessor|DFFx:Latches1[26].fd_instr
processor:myprocessor|DFFx:Latches1[26].dx_regA
processor:myprocessor|DFFx:Latches1[26].dx_regB
processor:myprocessor|DFFx:Latches1[26].dx_Immed
processor:myprocessor|DFFx:Latches1[26].dx_PC
processor:myprocessor|DFFx:Latches1[26].dx_PC_alu
processor:myprocessor|DFFx:Latches1[26].dx_sign
processor:myprocessor|DFFx:Latches1[26].dx_instr
processor:myprocessor|DFFx:Latches1[26].dx_addr
processor:myprocessor|DFFx:Latches1[26].xm_alu_res
processor:myprocessor|DFFx:Latches1[26].xm_readRegA
processor:myprocessor|DFFx:Latches1[26].xm_PC
processor:myprocessor|DFFx:Latches1[26].xm_instr
processor:myprocessor|DFFx:Latches1[26].xm_sign
processor:myprocessor|DFFx:Latches1[26].mw_Data
processor:myprocessor|DFFx:Latches1[26].mw_ALU
processor:myprocessor|DFFx:Latches1[26].mw_instr
processor:myprocessor|DFFx:Latches1[26].mw_PC
processor:myprocessor|DFFx:Latches1[26].mw_sign
processor:myprocessor|DFFx:Latches1[27].fd_PC
processor:myprocessor|DFFx:Latches1[27].fd_instr
processor:myprocessor|DFFx:Latches1[27].dx_regA
processor:myprocessor|DFFx:Latches1[27].dx_regB
processor:myprocessor|DFFx:Latches1[27].dx_Immed
processor:myprocessor|DFFx:Latches1[27].dx_PC
processor:myprocessor|DFFx:Latches1[27].dx_PC_alu
processor:myprocessor|DFFx:Latches1[27].dx_sign
processor:myprocessor|DFFx:Latches1[27].dx_instr
processor:myprocessor|DFFx:Latches1[27].dx_addr
processor:myprocessor|DFFx:Latches1[27].xm_alu_res
processor:myprocessor|DFFx:Latches1[27].xm_readRegA
processor:myprocessor|DFFx:Latches1[27].xm_PC
processor:myprocessor|DFFx:Latches1[27].xm_instr
processor:myprocessor|DFFx:Latches1[27].xm_sign
processor:myprocessor|DFFx:Latches1[27].mw_Data
processor:myprocessor|DFFx:Latches1[27].mw_ALU
processor:myprocessor|DFFx:Latches1[27].mw_instr
processor:myprocessor|DFFx:Latches1[27].mw_PC
processor:myprocessor|DFFx:Latches1[27].mw_sign
processor:myprocessor|DFFx:Latches1[28].fd_PC
processor:myprocessor|DFFx:Latches1[28].fd_instr
processor:myprocessor|DFFx:Latches1[28].dx_regA
processor:myprocessor|DFFx:Latches1[28].dx_regB
processor:myprocessor|DFFx:Latches1[28].dx_Immed
processor:myprocessor|DFFx:Latches1[28].dx_PC
processor:myprocessor|DFFx:Latches1[28].dx_PC_alu
processor:myprocessor|DFFx:Latches1[28].dx_sign
processor:myprocessor|DFFx:Latches1[28].dx_instr
processor:myprocessor|DFFx:Latches1[28].dx_addr
processor:myprocessor|DFFx:Latches1[28].xm_alu_res
processor:myprocessor|DFFx:Latches1[28].xm_readRegA
processor:myprocessor|DFFx:Latches1[28].xm_PC
processor:myprocessor|DFFx:Latches1[28].xm_instr
processor:myprocessor|DFFx:Latches1[28].xm_sign
processor:myprocessor|DFFx:Latches1[28].mw_Data
processor:myprocessor|DFFx:Latches1[28].mw_ALU
processor:myprocessor|DFFx:Latches1[28].mw_instr
processor:myprocessor|DFFx:Latches1[28].mw_PC
processor:myprocessor|DFFx:Latches1[28].mw_sign
processor:myprocessor|DFFx:Latches1[29].fd_PC
processor:myprocessor|DFFx:Latches1[29].fd_instr
processor:myprocessor|DFFx:Latches1[29].dx_regA
processor:myprocessor|DFFx:Latches1[29].dx_regB
processor:myprocessor|DFFx:Latches1[29].dx_Immed
processor:myprocessor|DFFx:Latches1[29].dx_PC
processor:myprocessor|DFFx:Latches1[29].dx_PC_alu
processor:myprocessor|DFFx:Latches1[29].dx_sign
processor:myprocessor|DFFx:Latches1[29].dx_instr
processor:myprocessor|DFFx:Latches1[29].dx_addr
processor:myprocessor|DFFx:Latches1[29].xm_alu_res
processor:myprocessor|DFFx:Latches1[29].xm_readRegA
processor:myprocessor|DFFx:Latches1[29].xm_PC
processor:myprocessor|DFFx:Latches1[29].xm_instr
processor:myprocessor|DFFx:Latches1[29].xm_sign
processor:myprocessor|DFFx:Latches1[29].mw_Data
processor:myprocessor|DFFx:Latches1[29].mw_ALU
processor:myprocessor|DFFx:Latches1[29].mw_instr
processor:myprocessor|DFFx:Latches1[29].mw_PC
processor:myprocessor|DFFx:Latches1[29].mw_sign
processor:myprocessor|DFFx:Latches1[30].fd_PC
processor:myprocessor|DFFx:Latches1[30].fd_instr
processor:myprocessor|DFFx:Latches1[30].dx_regA
processor:myprocessor|DFFx:Latches1[30].dx_regB
processor:myprocessor|DFFx:Latches1[30].dx_Immed
processor:myprocessor|DFFx:Latches1[30].dx_PC
processor:myprocessor|DFFx:Latches1[30].dx_PC_alu
processor:myprocessor|DFFx:Latches1[30].dx_sign
processor:myprocessor|DFFx:Latches1[30].dx_instr
processor:myprocessor|DFFx:Latches1[30].dx_addr
processor:myprocessor|DFFx:Latches1[30].xm_alu_res
processor:myprocessor|DFFx:Latches1[30].xm_readRegA
processor:myprocessor|DFFx:Latches1[30].xm_PC
processor:myprocessor|DFFx:Latches1[30].xm_instr
processor:myprocessor|DFFx:Latches1[30].xm_sign
processor:myprocessor|DFFx:Latches1[30].mw_Data
processor:myprocessor|DFFx:Latches1[30].mw_ALU
processor:myprocessor|DFFx:Latches1[30].mw_instr
processor:myprocessor|DFFx:Latches1[30].mw_PC
processor:myprocessor|DFFx:Latches1[30].mw_sign
processor:myprocessor|DFFx:Latches1[31].fd_PC
processor:myprocessor|DFFx:Latches1[31].fd_instr
processor:myprocessor|DFFx:Latches1[31].dx_regA
processor:myprocessor|DFFx:Latches1[31].dx_regB
processor:myprocessor|DFFx:Latches1[31].dx_Immed
processor:myprocessor|DFFx:Latches1[31].dx_PC
processor:myprocessor|DFFx:Latches1[31].dx_PC_alu
processor:myprocessor|DFFx:Latches1[31].dx_sign
processor:myprocessor|DFFx:Latches1[31].dx_instr
processor:myprocessor|DFFx:Latches1[31].dx_addr
processor:myprocessor|DFFx:Latches1[31].xm_alu_res
processor:myprocessor|DFFx:Latches1[31].xm_readRegA
processor:myprocessor|DFFx:Latches1[31].xm_PC
processor:myprocessor|DFFx:Latches1[31].xm_instr
processor:myprocessor|DFFx:Latches1[31].xm_sign
processor:myprocessor|DFFx:Latches1[31].mw_Data
processor:myprocessor|DFFx:Latches1[31].mw_ALU
processor:myprocessor|DFFx:Latches1[31].mw_instr
processor:myprocessor|DFFx:Latches1[31].mw_PC
processor:myprocessor|DFFx:Latches1[31].mw_sign
processor:myprocessor|DFFx:mdPipe[0].P_isNop
processor:myprocessor|DFFx:mdPipe[0].P_exc_v
processor:myprocessor|DFFx:mdPipe[0].P_isMul
processor:myprocessor|DFFx:mdPipe[0].P_isDiv
processor:myprocessor|DFFx:mdPipe[0].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[0].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[0].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[1].P_isMul
processor:myprocessor|DFFx:mdPipe[1].P_isDiv
processor:myprocessor|DFFx:mdPipe[1].P_isNop
processor:myprocessor|DFFx:mdPipe[1].P_exc_v
processor:myprocessor|DFFx:mdPipe[1].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[1].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[1].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[2].P_isMul
processor:myprocessor|DFFx:mdPipe[2].P_isDiv
processor:myprocessor|DFFx:mdPipe[2].P_isNop
processor:myprocessor|DFFx:mdPipe[2].P_exc_v
processor:myprocessor|DFFx:mdPipe[2].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[2].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[2].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[3].P_isMul
processor:myprocessor|DFFx:mdPipe[3].P_isDiv
processor:myprocessor|DFFx:mdPipe[3].P_isNop
processor:myprocessor|DFFx:mdPipe[3].P_exc_v
processor:myprocessor|DFFx:mdPipe[3].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[3].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[3].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[4].P_isMul
processor:myprocessor|DFFx:mdPipe[4].P_isDiv
processor:myprocessor|DFFx:mdPipe[4].P_isNop
processor:myprocessor|DFFx:mdPipe[4].P_exc_v
processor:myprocessor|DFFx:mdPipe[4].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[4].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[4].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[5].P_isMul
processor:myprocessor|DFFx:mdPipe[5].P_isDiv
processor:myprocessor|DFFx:mdPipe[5].P_isNop
processor:myprocessor|DFFx:mdPipe[5].P_exc_v
processor:myprocessor|DFFx:mdPipe[5].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[5].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[5].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[6].P_isMul
processor:myprocessor|DFFx:mdPipe[6].P_isDiv
processor:myprocessor|DFFx:mdPipe[6].P_isNop
processor:myprocessor|DFFx:mdPipe[6].P_exc_v
processor:myprocessor|DFFx:mdPipe[6].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[6].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[6].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[7].P_isMul
processor:myprocessor|DFFx:mdPipe[7].P_isDiv
processor:myprocessor|DFFx:mdPipe[7].P_isNop
processor:myprocessor|DFFx:mdPipe[7].P_exc_v
processor:myprocessor|DFFx:mdPipe[7].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[7].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[7].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[8].P_isMul
processor:myprocessor|DFFx:mdPipe[8].P_isDiv
processor:myprocessor|DFFx:mdPipe[8].P_isNop
processor:myprocessor|DFFx:mdPipe[8].P_exc_v
processor:myprocessor|DFFx:mdPipe[8].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[8].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[8].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[9].P_isMul
processor:myprocessor|DFFx:mdPipe[9].P_isDiv
processor:myprocessor|DFFx:mdPipe[9].P_isNop
processor:myprocessor|DFFx:mdPipe[9].P_exc_v
processor:myprocessor|DFFx:mdPipe[9].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[9].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[9].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[10].P_isMul
processor:myprocessor|DFFx:mdPipe[10].P_isDiv
processor:myprocessor|DFFx:mdPipe[10].P_isNop
processor:myprocessor|DFFx:mdPipe[10].P_exc_v
processor:myprocessor|DFFx:mdPipe[10].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[10].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[10].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[11].P_isMul
processor:myprocessor|DFFx:mdPipe[11].P_isDiv
processor:myprocessor|DFFx:mdPipe[11].P_isNop
processor:myprocessor|DFFx:mdPipe[11].P_exc_v
processor:myprocessor|DFFx:mdPipe[11].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[11].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[11].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[12].P_isMul
processor:myprocessor|DFFx:mdPipe[12].P_isDiv
processor:myprocessor|DFFx:mdPipe[12].P_isNop
processor:myprocessor|DFFx:mdPipe[12].P_exc_v
processor:myprocessor|DFFx:mdPipe[12].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[12].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[12].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[13].P_isMul
processor:myprocessor|DFFx:mdPipe[13].P_isDiv
processor:myprocessor|DFFx:mdPipe[13].P_isNop
processor:myprocessor|DFFx:mdPipe[13].P_exc_v
processor:myprocessor|DFFx:mdPipe[13].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[13].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[13].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[14].P_isMul
processor:myprocessor|DFFx:mdPipe[14].P_isDiv
processor:myprocessor|DFFx:mdPipe[14].P_isNop
processor:myprocessor|DFFx:mdPipe[14].P_exc_v
processor:myprocessor|DFFx:mdPipe[14].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[14].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[14].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[15].P_isMul
processor:myprocessor|DFFx:mdPipe[15].P_isDiv
processor:myprocessor|DFFx:mdPipe[15].P_isNop
processor:myprocessor|DFFx:mdPipe[15].P_exc_v
processor:myprocessor|DFFx:mdPipe[15].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[15].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[15].instrStore[31].P_contr
processor:myprocessor|DFFx:mdPipe[16].P_isMul
processor:myprocessor|DFFx:mdPipe[16].P_isDiv
processor:myprocessor|DFFx:mdPipe[16].P_isNop
processor:myprocessor|DFFx:mdPipe[16].P_exc_v
processor:myprocessor|DFFx:mdPipe[16].instrStore[0].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[0].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[1].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[1].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[2].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[2].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[3].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[3].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[4].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[4].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[5].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[5].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[6].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[6].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[7].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[7].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[8].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[8].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[9].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[9].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[10].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[10].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[11].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[11].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[12].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[12].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[13].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[13].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[14].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[14].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[15].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[15].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[16].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[16].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[17].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[17].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[18].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[18].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[19].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[19].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[20].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[20].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[21].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[21].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[22].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[22].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[23].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[23].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[24].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[24].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[25].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[25].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[26].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[26].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[27].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[27].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[28].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[28].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[29].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[29].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[30].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[30].P_contr
processor:myprocessor|DFFx:mdPipe[16].instrStore[31].P_instr
processor:myprocessor|DFFx:mdPipe[16].instrStore[31].P_contr
processor:myprocessor|DFFx:Latches2[0].dx_shiftAmt
processor:myprocessor|DFFx:Latches2[1].dx_shiftAmt
processor:myprocessor|DFFx:Latches2[2].dx_shiftAmt
processor:myprocessor|DFFx:Latches2[3].dx_shiftAmt
processor:myprocessor|DFFx:Latches2[4].dx_shiftAmt
}
# macro_sequence

# end
# entity
decoder6B
# storage
db|skeleton.(24).cnf
db|skeleton.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
regFile
# storage
db|skeleton.(25).cnf
db|skeleton.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|regFile:registers
}
# macro_sequence

# end
# entity
decoder5B
# storage
db|skeleton.(26).cnf
db|skeleton.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|regFile:registers|decoder5B:decW
processor:myprocessor|regFile:registers|decoder5B:decRA
processor:myprocessor|regFile:registers|decoder5B:decRB
processor:myprocessor|control:Controller|decoder5B:dec01
processor:myprocessor|control:Controller|decoder5B:dec02
processor:myprocessor|pipeControl:Controller2|decoder5B:dec00
processor:myprocessor|pipeControl:Controller2|decoder5B:dec01
processor:myprocessor|pipeControl:Controller2|decoder5B:dec02
processor:myprocessor|pipeControl:Controller2|decoder5B:dec03
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|decoder5B:dec01
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|decoder5B:dec00
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|decoder5B:dec01
}
# macro_sequence

# end
# entity
tri_set
# storage
db|skeleton.(27).cnf
db|skeleton.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|regFile:registers|tri_set:loop1[1].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[1].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[2].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[2].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[3].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[3].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[4].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[4].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[5].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[5].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[6].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[6].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[7].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[7].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[8].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[8].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[9].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[9].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[10].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[10].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[11].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[11].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[12].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[12].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[13].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[13].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[14].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[14].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[15].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[15].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[16].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[16].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[17].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[17].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[18].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[18].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[19].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[19].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[20].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[20].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[21].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[21].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[22].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[22].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[23].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[23].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[24].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[24].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[25].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[25].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[26].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[26].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[27].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[27].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[28].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[28].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[29].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[29].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[30].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[30].tri_b
processor:myprocessor|regFile:registers|tri_set:loop1[31].tri_a
processor:myprocessor|regFile:registers|tri_set:loop1[31].tri_b
processor:myprocessor|regFile:registers|tri_set:tri_a
processor:myprocessor|regFile:registers|tri_set:tri_b
}
# macro_sequence

# end
# entity
ALU
# storage
db|skeleton.(29).cnf
db|skeleton.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|ALU:data_ALU
}
# macro_sequence

# end
# entity
singleCycle
# storage
db|skeleton.(30).cnf
db|skeleton.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|ALU:data_ALU|singleCycle:addsub
}
# macro_sequence

# end
# entity
AddSubAndOr
# storage
db|skeleton.(31).cnf
db|skeleton.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart
}
# macro_sequence

# end
# entity
FourBitSliceComp
# storage
db|skeleton.(32).cnf
db|skeleton.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:my_slice00
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[1].my_slice
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[2].my_slice
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[3].my_slice
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[4].my_slice
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[5].my_slice
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[6].my_slice
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:my_slice2
}
# macro_sequence

# end
# entity
barrelShifter
# storage
db|skeleton.(124).cnf
db|skeleton.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|ALU:data_ALU|singleCycle:addsub|barrelShifter:shifter
}
# macro_sequence

# end
# entity
multdiv
# storage
db|skeleton.(136).cnf
db|skeleton.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|ALU:data_ALU|multdiv:md
}
# macro_sequence

# end
# entity
Adder
# storage
db|skeleton.(137).cnf
db|skeleton.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|Adder:branch_ALU
processor:myprocessor|Adder:PC_plus_one
}
# macro_sequence

# end
# entity
FourBitSlice
# storage
db|skeleton.(138).cnf
db|skeleton.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|Adder:branch_ALU|FourBitSlice:my_slice00
processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[1].my_slice
processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[2].my_slice
processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[3].my_slice
processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[4].my_slice
processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[5].my_slice
processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[6].my_slice
processor:myprocessor|Adder:branch_ALU|FourBitSlice:my_slice2
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[2].my_slice
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[3].my_slice
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[4].my_slice
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[5].my_slice
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[6].my_slice
processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice2
}
# macro_sequence

# end
# entity
multdiv_pipeControl
# storage
db|skeleton.(139).cnf
db|skeleton.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
auxiliary.v
55c1351dea59fd16de33baebc09184
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp
}
# macro_sequence

# end
# entity
memoryGrid
# storage
db|skeleton.(28).cnf
db|skeleton.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
memorygrid.v
69ee637c31c1f7b5bad4c24eb952c38
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altsyncram
# storage
db|skeleton.(163).cnf
db|skeleton.(163).cnf
# case_insensitive
# source_file
|altera|91sp2|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
5120
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
5120
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
512
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_86u1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clocken0
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr0
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_86u1
# storage
db|skeleton.(164).cnf
db|skeleton.(164).cnf
# case_insensitive
# source_file
db|altsyncram_86u1.tdf
6d6d233f7e055b3481be49c28f9882
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b0
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
}
# hierarchies {
processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component|altsyncram_86u1:auto_generated
}
# macro_sequence

# end
# entity
decode_5ua
# storage
db|skeleton.(165).cnf
db|skeleton.(165).cnf
# case_insensitive
# source_file
db|decode_5ua.tdf
dda2d9954fe918e75d539356711c07
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component|altsyncram_86u1:auto_generated|decode_5ua:decode2
}
# macro_sequence

# end
# entity
mux_eob
# storage
db|skeleton.(166).cnf
db|skeleton.(166).cnf
# case_insensitive
# source_file
db|mux_eob.tdf
9c636d8cb5972ab2972f59bdf64615ec
7
# used_port {
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component|altsyncram_86u1:auto_generated|mux_eob:mux3
}
# macro_sequence

# end
# entity
processor
# storage
db|skeleton.(16).cnf
db|skeleton.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
processor.v
77ba32cafe63637c3f42517c4a4d39d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
md_stages
16
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
processor:myprocessor
}
# macro_sequence

# end
# entity
fiveBitEquals
# storage
db|skeleton.(167).cnf
db|skeleton.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
processor.v
77ba32cafe63637c3f42517c4a4d39d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq1
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq2
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq4
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq5
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq7
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq8
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:rep1
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:FLC1
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:FLC2
processor:myprocessor|pipeControl:Controller2|fiveBitEquals:FLC3
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq8
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq1
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq2
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq4
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq5
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq7
processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq8
}
# macro_sequence

# end
# entity
skeleton
# storage
db|skeleton.(0).cnf
db|skeleton.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
skeleton.v
f57d8762d4482ff9edf7bf4fb43df3dd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
Grid
# storage
db|skeleton.(19).cnf
db|skeleton.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
grid.v
9ebe6c436ea5345415f22807b2ab3fc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
processor:myprocessor|Grid:myGrid
}
# macro_sequence

# end
# complete
