# Fabrication SOP (v1.0): Hydrogen-Intercalated Graphene / h-BN Heterostructures for RT Superconductivity Trials

## Scope
End-to-end, physically-grounded process to fabricate, encapsulate, and measure hydrogen-rich graphene/h-BN devices aimed at achieving Allenâ€“Dynes targets: ğœ”_log â‰¥ 120 meV, ğœ‡âˆ— â‰¤ 0.12, ğœ†_eff â‰¥ 2.5. Designed for a standard 2D-materials cleanroom. Includes recipes, tool setpoints, inline QC, pass/fail gates, and failure-mode fixes. Two device variants are provided to derisk: A) monolayer graphene + H; B) twisted bilayer graphene (TBG) + H.

## 0) Safety & contamination controls

### Chemicals
Piranha (Hâ‚‚SOâ‚„/Hâ‚‚Oâ‚‚), acetone/IPA, TMA/Hâ‚‚O (thermal ALD), dilute HF (optional native oxide strip), FeClâ‚ƒ (Cu etch), PMMA, PPC.

### Gases
UHP Ar, UHP Hâ‚‚, forming gas (5% Hâ‚‚/Nâ‚‚).

### Plasma
Low-power Hâ‚‚ plasma only (10â€“30 W). Never expose unprotected graphene to Oâ‚‚ plasma.

### PPE
Splash goggles, face shield, acid apron, heavy nitrile gloves for wet benches; HF protocol if used.

### Cross-contam
Dedicate graphene-only carriers/boats; no polymer outgassing in furnaces. ALD and RIE load-locks must be clean (pre-bake).

## 1) Bill of materials & tools (representative; substitute equivalents acceptable)

### Substrates
4-inch Si(100) with 285â€“300 nm thermal SiOâ‚‚ (dice to 10Ã—10 mm chips).

### 2D materials
Monolayer CVD graphene on Cu foil; optional monolayer/few-layer h-BN (CVD) for capping; optional TBG via tear-and-stack.

### Metals & dielectrics
Ti/Au (10/80â€“100 nm) for contacts, Pd (1â€“3 nm) micro-reservoir (optional), Alâ‚‚Oâ‚ƒ (8â€“15 nm) thermal ALD cap, optional SiNâ‚“ (5â€“10 nm) PEALD outer moisture barrier.

### Core tools
Optical lithography or EBL, e-beam evaporation or sputter, thermal ALD (TMA/Hâ‚‚O), RIE with Hâ‚‚ capability (or downstream Hâ‚‚ plasma), hot plates, glovebox (optional but ideal), Raman (532 nm), AFM, SEM, XPS (optional), STM/STS (optional), PPMS or MPMS for transport / magnetometry.

## 2) Device architecture (baseline)

### Substrate stack
Si/SiOâ‚‚(300 nm) (Si is global back gate).

### Channel
Graphene (Variant A) or TBG ~1.1â€“1.2Â° (Variant B). Channel: 10â€“30 Âµm length Ã— 2â€“5 Âµm width Hall-bar or 4-probe bar.

### Hydrogenation
Low-damage Hâ‚‚ plasma (two-sided effective via edge infiltration + pre/post caps).

### Encapsulation (â€œtrap-and-clampâ€)
Immediate thermal ALD Alâ‚‚Oâ‚ƒ (8â€“15 nm) at 90â€“120 Â°C; optional Pd micro-reservoir ring (1â€“3 nm) outside active channel, buried under Alâ‚‚Oâ‚ƒ; optional outer PEALD SiNâ‚“ (5â€“10 nm) at â‰¤120 Â°C.

### Gating
Global back-gate (Si) + optional top-gate (Au over Alâ‚‚Oâ‚ƒ/h-BN; 20â€“40 nm spacing) for plasmon tuning.

## 3) Process flow (high-level)

1.  Substrate clean & fiducials
2.  (Optional) Substrate strain features (nano-ridges)
3.  2D transfer (graphene; optional h-BN underlayer; TBG assembly if chosen)
4.  Contact patterning + metallization
5.  Pre-cap (thin Alâ‚‚Oâ‚ƒ 3â€“5 nm)
6.  Hydrogenation (low-power Hâ‚‚ plasma)
7.  Final caps (Alâ‚‚Oâ‚ƒ â†’ optional Pd ring â†’ Alâ‚‚Oâ‚ƒ â†’ optional SiNâ‚“)
8.  Top-gate (optional)
9.  Post-fab low-T anneal (â‰¤150 Â°C)
10. Inline metrology & electrical bring-up
11. Superconductivity test plan (R(T), Meissner, spectroscopy)

Stop/go gates embedded after steps 1, 3, 5, 6, 7, 10.

## 4) Detailed SOP & recipes

### Step 1 â€” Substrate prep (10Ã—10 mm chips)
*   **Reproducibility and Cleanup:** Emphasize cleanroom assembly protocols. Ensure all tools and consumables are certified for cleanroom use.
*   Cleave wafer; ultrasonic acetone 5 min â†’ IPA 2 min â†’ Nâ‚‚ dry.
*   Piranha 3:1 Hâ‚‚SOâ‚„:Hâ‚‚Oâ‚‚, 10 min @ 110â€“120 Â°C â†’ copious DI rinse â†’ Nâ‚‚ dry.
*   Hotplate 150 Â°C, 5 min (desorb moisture).
*   (Optional) Oâ‚‚ UV-ozone 5 min for organics; do not Oâ‚‚-plasma the graphene later.
*   QC-1: Contact angle < 15Â° (hydrophilic SiOâ‚‚); optical: no particles > 1 Âµm.

### Step 2 â€” (Optional) Strain-tuning ridges (pre-pattern)
*   Goal: ~0.5â€“1.5% uniaxial strain after transfer.
### Step 2 â€” (Optional) Strain-tuning ridges (pre-pattern)
*   Goal: ~0.5â€“1.5% uniaxial strain after transfer.

### Step 2 â€” (Optional) Strain-tuning ridges (pre-pattern)
*   Goal: ~0.5â€“1.5% uniaxial strain after transfer.
*   Spin PMMA A4 4000 rpm 60 s, softbake 180 Â°C 90 s.
*   EBL: define 20â€“50 nm tall, 200â€“500 nm pitch ridges (HSQ or resist-reflow method).
*   RIE-SiOâ‚‚: CHFâ‚ƒ/Ar 30/10 sccm, 30 mTorr, 80 W, etch 20â€“50 nm (calibrate).
*   Strip resist (NMP 80 Â°C) â†’ IPA â†’ Nâ‚‚ â†’ 150 Â°C 5 min bake.
*   QC-2: AFM ridge height within Â±5 nm; RMS roughness < 0.5 nm between ridges.

### Step 3 â€” 2D material assembly

#### 3A) Monolayer graphene transfer (wet, PMMA)
*   Spin PMMA A4 3000 rpm 60 s on graphene/Cu â†’ bake 180 Â°C 2 min.
*   Float in 0.1â€“0.5 M FeClâ‚ƒ to etch Cu; multiple DI exchanges.
*   Scoop onto SiOâ‚‚ chip; dry 5 min; bake 60â€“80 Â°C 10 min (avoid wrinkles).
*   PMMA removal: acetone 20 min â†’ IPA â†’ Nâ‚‚; 120 Â°C 10 min bake.
*   QC-3: Raman (532 nm): Monolayer: ğ¼_2ğ·/ğ¼_ğº > 2; D peak at ~1350 cmâ»Â¹ negligible (D/G < 0.05 pre-H). 2D FWHM < 35 cmâ»Â¹. Map over channel area (5Ã—5 grid).
*   (Optional underlayer h-BN via dry pick-up improves ğœ‡âˆ— screening; keep â‰¤5 nm to maintain gate coupling.)

#### 3B) TBG tear-and-stack (Variant B)
*   PPC/PDMS stamp picks up half-flake at RT, rotate 1.15 Â± 0.05Â°, pick second half.
*   **Twist Angle Precision:** Utilize SHG microscopy or a piezo-controlled micro-rotator for real-time twist-angle monitoring, aiming for Â±0.02Â° precision. Fine-tune angle after initial stacking if necessary.
*   **Reproducibility and Cleanup:** Before stacking, perform a high-temperature annealing step (e.g., 150-200 Â°C in vacuum or forming gas) to minimize defects and ensure a clean, stable stack.
*   Release on chip at 90â€“110 Â°C.
*   PPC removal: chloroform 20 min â†’ IPA â†’ Nâ‚‚ â†’ 120 Â°C 10 min bake.
*   QC-3B: MoirÃ© check by STM/FFT or dark-field TEM if available; else Raman 2D anisotropy mapping. Accept if twist 1.10â€“1.20Â° and wrinkle-free over â‰¥10 Âµm span.

### Step 4 â€” Contacts & mesa (Hall-bar / 4-probe)
*   Spin PMMA A4 4000 rpm 60 s; EBL define electrodes (tip spacing 1â€“3 Âµm, width 0.5â€“1 Âµm).
*   Descum: downstream Ar (no Oâ‚‚), 10 W, 30 s (or no-plasma if resist well developed).
*   E-beam evap: Ti/Au 10/90 nm @ â‰¤0.5 Ã…/s; base pressure â‰¤2Ã—10â»â· Torr; stage â‰¤25 Â°C.
*   Lift-off: acetone soak 30â€“60 min (no ultrasonics on fragile stacks) â†’ IPA â†’ Nâ‚‚.
*   (Optional) Mesa etch to isolate channel: CHFâ‚ƒ/Oâ‚‚ 30/3 sccm, 20 mTorr, 40 W, etch 10â€“20 s (protect contacts).
*   QC-4: SEM: clean edges; AFM: < 2 nm residue. Probe test: 2-terminal contact ğ‘…_ğ‘ < 1 kÎ©/contact.

### Step 5 â€” Pre-cap Alâ‚‚Oâ‚ƒ (protect before H)
*   Thermal ALD (TMA/Hâ‚‚O), 100 Â°C, 30â€“50 cycles â†’ 3â€“5 nm Alâ‚‚Oâ‚ƒ.
*   Purge â‰¥10 s between pulses to avoid parasitics.
*   QC-5: Ellipsometry (+/âˆ’0.3 nm), AFM uniformity; Raman: graphene D peak unchanged (no damage).

### Step 6 â€” Hydrogenation (low-damage, two-sided effective)
*   Rationale: Achieve sub-monolayer Câ€“H incorporation (few % of C sites) to add high-Ï‰ modes while preserving conductivity. Use pulsed, low-power Hâ‚‚ plasma with immediate post-cap.
*   **Hydrogen Stability Enhancements:** Consider adding a CaHâ‚“ or PdHâ‚“ nanolayer (1-3 nm) as a hydride reservoir, either as a pre-hydrogenation layer or integrated within the encapsulation stack, to enable "recharging" of hydrogen.
*   Tool: downstream RIE or ICP with remote plasma, sample grounded.
*   Chamber base â‰¤5Ã—10â»â¶ Torr.
*   Recipe H-1 (gentle): Hâ‚‚ 50 sccm, 20 mTorr, 10 W RF, stage 25 Â°C. 10Ã— pulses 20 s ON / 40 s OFF (total ON = 200 s).
*   Recipe H-2 (moderate): Hâ‚‚ 75 sccm, 30 mTorr, 20 W RF, 25 Â°C; 6Ã— pulses 20 s/40 s (ON = 120 s).
*   Keep plasma line-of-sight blocked (use shadow mask) to promote radical diffusion and minimize ion bombardment.
*   Critical: Transfer within â‰¤5 min under dry Nâ‚‚ to ALD tool for final cap.
*   QC-6 (immediate Raman, 532 nm): Emergent Câ€“H stretch (~2850â€“2950 cmâ»Â¹ shoulders); ğ·/ğº rises but target 0.10 â‰¤ ğ·/ğº â‰¤ 0.35 (over-hydrogenation if > 0.4). 2D peak persists (conductive network intact).
*   Abort if: D/G > 0.5 or G peak severely broadened (amorphization).

### Step 7 â€” Final encapsulation (â€œclampâ€)
*   Main ALD cap: Thermal ALD Alâ‚‚Oâ‚ƒ to total 10â€“15 nm (i.e., add 5â€“10 nm above pre-cap) at 100â€“120 Â°C. **Ensure this ALD Alâ‚‚Oâ‚ƒ layer is dense and pinhole-free to effectively trap and clamp hydrogen.**
*   Optional Pd micro-reservoir ring (edge-fed): Lithography: define a 1â€“2 Âµm-wide ring around channel, â‰¥1 Âµm away from active graphene (on cap). E-beam evap Pd 1â€“3 nm @ â‰¤0.2 Ã…/s; lift-off. Purpose: Pd absorbs H and buffers local chemical potential; do not place Pd directly on channel.
*   Outer moisture barrier (optional): PEALD SiNâ‚“ 5â€“10 nm @ â‰¤120 Â°C (low-power plasma).
*   Top-gate (optional): Define gate over channel (separated by Alâ‚‚Oâ‚ƒ/h-BN dielectric); Au 30â€“50 nm.
*   QC-7: AFM step heights; gate leakage < 10 pA @ Â±5 V; Raman confirms no new damage.

### Step 8 â€” Low-temperature stabilization anneal
*   Forming gas (5% Hâ‚‚/Nâ‚‚), 120â€“150 Â°C, 1â€“2 h in tube furnace or hotplate enclosure.
*   Purpose: heal mild defects, stabilize Câ€“H; avoid >150 Â°C to preserve hydrogenation.
*   QC-8: Raman map: D/G unchanged Â±0.05; sheet resistance within 10% of pre-anneal; no gate leakage drift.

## 5) Inline metrology & acceptance criteria (per gate)

| Gate | Metric | Target / Window | Rationale |
|---|---|---|---|
| QC-1 | Surface particles | None > 1 Âµm (optical) | Prevent blisters/wrinkles |
| QC-2 | Ridge height | 20â€“50 nm Â±5 nm | Predictable strain |
| QC-3 | Raman monolayer | ğ¼_2ğ·/ğ¼_ğº > 2, D/G<0.05 | High-quality graphene prior to H |
| QC-3B | Twist angle | 1.10â€“1.20Â° | Flat-band regime |
| QC-4 | Contact ğ‘…_ğ‘ | < 1 kÎ© | Low series R for 4-probe |
| QC-5 | Pre-cap thickness | 3â€“5 nm Alâ‚‚Oâ‚ƒ | Damage shield before H |
| QC-6 | Raman after H | 0.10 â‰¤ ğ·/ğº â‰¤ 0.35; Câ€“H present; 2D visible | Sub-ML H without amorphization |
| QC-7 | Cap stack | Alâ‚‚Oâ‚ƒ total 10â€“15 nm; SiNâ‚“ 0/5â€“10 nm; Pd 1â€“3 nm ring | Trap-and-clamp; moisture barrier |
| QC-8 | Stability | Raman unchanged; leakage < 10 pA @ Â±5 V | Integrity before measurements |

## 6) Estimating physical targets (Ï‰_log, Î»_eff, Î¼*) from lab observables

Note: Only full ğ›¼Â²ğ¹(ğœ”) (e.g., INS/DFPT) yields rigorous ğœ”_log. Below are pragmatic proxies for screening and iteration.

### ğœ”_log proxy from vibrational spectra
Acquire FTIR (or high-range Raman) 600â€“3200 cmâ»Â¹. Compute ğœ”_log â‰ˆ exp( (âˆ‘áµ¢ğ‘¤áµ¢lnğœ”áµ¢) / (âˆ‘áµ¢ğ‘¤áµ¢) ), ğ‘¤áµ¢âˆğ¼áµ¢ with ğ¼áµ¢ the (baseline-corrected, polarization-averaged) peak intensities of Câ€“C (âˆ¼1580 cmâ»Â¹), Câ€“H (âˆ¼2900 cmâ»Â¹), and any Bâ€“N/H modes present. Screening target: ğœ”_log â‰¥ 120 meV (~968 cmâ»Â¹; Câ€“H modes strongly lift the log-average).

### ğœ†_eff trend from Raman linewidth & electronic DOS
Mode softening & linewidth broadening (G, 2D) with gating/doping and strain can indicate EPC strength. Track âˆ‚ğœ”_ğº/âˆ‚ğ‘› and FWHM vs carrier density; larger shifts under gating suggest stronger EPC. Combine with low-bias STS DOS enhancement (Variant B).

### ğœ‡âˆ— mitigation by dielectric environment
Use h-BN under/over layers (3â€“10 nm total) and Alâ‚‚Oâ‚ƒ cap to enhance screening; avoid ultra-high carrier densities that raise Coulomb repulsion. Dual-gate operation to tune to the sweet spot where gap opens but dissipation remains low.

These quick-look proxies plus transport give a go/no-go to proceed to deep characterization.

## 7) Electrical & magnetic test plan (room-T capable)

### Transport (4-probe Hall-bar)
*   PPMS or probe station 300 K â†’ 4.2 K sweeps; I = 1â€“100 ÂµA (start small).
*   Record R(T), Iâ€“V at multiple T, B-field 0â€“1 T.
*   RT superconductivity signature: near-ohmic above ğ‘‡_ğ‘, sharp Râ†’0 within 1â€“5 K around 300 K; critical current emerges; field suppresses zero-R.
*   Artifacts to exclude: contact shorts (check non-local resistance), ionic conduction (time-dependent drift), Joule self-heating (current dependence).

### Magnetometry (MPMS)
*   ZFC/FC protocol; small field 5â€“10 Oe; T = 250â€“330 K.
*   Look for Meissner onset coincident (Â±3 K) with R(T) transition; correct for substrate/background.

### Spectroscopy (STS/IETS, optional)
*   Room-T UHV-STM; measure dI/dV and dÂ²I/dVÂ² over 0â€“150 meV.
*   Target gap 2Î” â‰ˆ 3.5â€“4.5 k_B T_c â†’ Î” â‰ˆ 45â€“60 meV for ğ‘‡_ğ‘ âˆ¼ 300 K.

### Specific heat (PPMS heat-cap option, optional but decisive)
*   Micro-calorimetry on chip arrays; look for heat-capacity jump Î”ğ¶ at ğ‘‡_ğ‘.

### Integrated Measurement Points (IETS)
*   **On-chip IETS Junction:** Integrate an Inelastic Electron Tunneling Spectroscopy (IETS) junction directly into the device structure (e.g., by defining a small tunnel barrier during contact patterning). This allows for direct, consistent measurements of Î±Â²F(Ï‰) and confirmation of Î»_eff without device reassembly.

### Concordance rule
Claim only if transport + Meissner (+/- spectroscopy) co-align within Â±3 K and field/current dependencies are consistent with superconductivity.

## 8) Parameter sweeps & DOE (design-of-experiments)
Run N â‰¥ 12 chips across a matrix:
*   H-dose: H-1 vs H-2; pulse count Â±50%.
*   Cap thickness: Alâ‚‚Oâ‚ƒ 8, 12, 15 nm; with/without SiNâ‚“.
*   Strain: No ridges vs 20 nm vs 50 nm ridges.
*   Variant: Monolayer vs TBG.
*   Gate bias: Back-gate sweep âˆ’60â€¦+60 V; optional top-gate Â±5 V.

Track: Raman (D/G, CH), sheet R, R(T), leakage, onset features. Use SPC charts; promote only statistically significant wins.

### Pressure and Environment Control
*   **Piston-Cylinder Cell:** For critical steps involving pressure, utilize a piston-cylinder cell with a controllable pressure ramp. This allows for gradual pressure increase and real-time monitoring of device stability, optimizing conditions beyond a single setpoint.

## 9) Common failure modes & fixes

### Over-hydrogenation (amorphization)
D/G > 0.4; 2D collapses. â†’ Reduce power to 10 W, halve pulses, increase OFF-time; ensure pre-cap present.

### No H signature
No CH peaks; D/G < 0.1. â†’ Increase total ON-time 1.5Ã—; consider mild sample warm (40â€“60 Â°C) to enhance radical mobility; add Pd ring.

### High contact resistance
Poor Ti adhesion on Alâ‚‚Oâ‚ƒ residues. â†’ Brief Ar sputter clean (200 eV, 10 s) on contact windows only before metallization.

### Gate leakage
Pinholes in ALD. â†’ Increase cycles; lower temp to improve film density; add SiNâ‚“ 5 nm.

### R(T) drop but no Meissner
Possible filament/short or ionic conduction. â†’ Non-local measurement; drive frequency dependence; remove Pd ring (re-fab); cross-section inspect.

## 10) Optional Variant B (TBG-focused enhancements)
*   Aim twist 1.15Â°; apply uniaxial strain 0.5â€“1% via ridges to flatten bands further.
*   Retain lower H-dose (stay H-1) to minimize disorder.
*   Prefer h-BN underlayer (3â€“5 nm) to smooth potential landscape; top-gate strongly recommended to tune filling.

## 11) Data logging (minimal template)
*   Chip ID / Variant / Lot / Date
*   Process recipe IDs (H-dose, ALD cycles, ridge height)
*   Raman maps (CSV of peak positions, FWHM, intensities)
*   AFM/SEM thumbnails
*   Electrical: R(T), Iâ€“V, non-local R, gate leakage
*   Magnetometry: ZFC/FC curves; background subtraction notes
*   Comments: anomalies, tool deviations, ambient conditions

## 12) Practical notes on physics targets

### ğœ”_log
Introduction of Câ€“H stretch (âˆ¼360 meV) elevates the log-average even at small coverage; avoid killing ğœ‹ networkâ€”stay in D/G 0.1â€“0.3 band.

### ğœ†_eff
Increases with EPC (strain-softened G, moirÃ©-enhanced DOS in TBG) plus plasmonic contribution via gating at 10â€“50 nm distances; dual-gate lets you find the â€œÎ»-ridge.â€

### ğœ‡âˆ—
Keep electronic screening high (h-BN + Alâ‚‚Oâ‚ƒ stack; moderate carrier density). Excessive doping can increase Coulomb repulsion; tune to maximize gap/coherence instead of raw carrier count.

### Quick â€œGolden Recipesâ€ (starting points)
*   **GR-A (Monolayer graphene)**: QC graphene â†’ contacts â†’ pre-cap Alâ‚‚Oâ‚ƒ 4 nm (100 Â°C) â†’ H-1 (10 W, 200 s total ON) â†’ Alâ‚‚Oâ‚ƒ +8 nm â†’ SiNâ‚“ 5 nm â†’ form-gas 130 Â°C 90 min.
*   **GR-B (TBG 1.15Â°)**: Same as GR-A but H-1 at 120 s total ON, with h-BN 3â€“5 nm underlayer and top-gate Au 40 nm.

## 13) What constitutes a credible â€œhitâ€

### R(T)
â‰¥3-order drop to instrument floor near 300 K, reversible with B-field (â‰¥0.1 T) and I-bias.

### Meissner
Diamagnetic onset aligned with R(T); ZFC/FC separation expected.

### Spectroscopy
STS/IETS feature consistent with Î” â‰ˆ 45â€“60 meV.

### Specific heat
Micro-calorimetry on chip arrays; look for heat-capacity jump Î”ğ¶ at ğ‘‡_ğ‘.

### Concordance rule
Claim only if transport + Meissner (+/- spectroscopy) co-align within Â±3 K and field/current dependencies are consistent with superconductivity.

### Reproducibility
â‰¥3 chips with concordant onsets; parameter-trend consistency (e.g., H-dose or gate-tuning shifts ğ‘‡_ğ‘ logically).

### Artifacts excluded
Via non-local tests, contact re-layout, and thermal controls.

## Final remarks
This SOP is deliberately conservative on hydrogenation (low-damage, pulsed, immediate capping) and aggressive on encapsulation and inline QCâ€”the two levers most likely to preserve high-frequency H modes (lifting ğœ”_log) while keeping the ğœ‹ network conductive (supporting ğœ†_eff). Variant B (TBG) offers an additional flat-band route if monolayer trials plateau.
