# Copyright (C) 2023  AGH University of Science and Technology
# MTM UEC2
# Author: Piotr Kaczmarczyk
#
# Description:
# List of files defining the modules used during the test.
# Specify the file paths relative to THIS file.
# For syntax detail see AMD Xilinx UG 900:
# https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Project-File-.prj-Syntax


sv work ../../rtl/draw/ifs_pkgs/vga_pkg.sv \
        ../../rtl/draw/ifs_pkgs/colour_pkg.sv \
        ../../rtl/draw/ifs_pkgs/vga_if.sv \
        ../../rtl/draw/top_draw_board/top_draw_board.sv \
        ../../rtl/draw/top_draw_board/vga_timing.sv \
        ../../rtl/draw/top_draw_board/draw_bg.sv \
        ../../rtl/draw/top_draw_board/draw_board.sv \
        ../../rtl/draw/top_draw_board/draw_button.sv \
        ../../rtl/draw/edge_ctr/ts_counter.sv \
        ../../rtl/draw/edge_ctr/edge_ctr.sv \
        ../../rtl/draw/edge_ctr/edge_detector.sv \
        ../../rtl/draw/top_redraw_board/top_redraw_board.sv \
        ../../rtl/draw/top_redraw_board/draw_flag.sv \
        ../../rtl/draw/top_redraw_board/draw_defused.sv \
        ../../rtl/draw/top_redraw_board/draw_mine.sv \
        ../../rtl/draw/top_redraw_board/generate_flag_array.sv \
        ../../rtl/draw/top_redraw_board/generate_defuse_array.sv \
        ../../rtl/draw/top_redraw_board/defuse_row.sv \
        ../../rtl/draw/top_redraw_board/defuse_missing.sv \
        ../../rtl/draw/top_redraw_board/array_timing.sv \
        ../../rtl/game/top_game_setup/top_game_setup.sv \
        ../../rtl/game/top_game_setup/select_level.sv \
        ../../rtl/game/game_set_if.sv \
        ../../rtl/game/top_game_setup/latch.sv \
        ../../rtl/game/top_game_setup/settings_latch.sv \
        ../../rtl/game/top_mine/top_mine.sv \
        ../../rtl/game/detect_index.sv \
        ../../rtl/game/mine_board.sv \
        ../../rtl/game/dim_counter.sv \
        ../../rtl/game/mine_check.sv \
        ../../rtl/game/random_gen.sv \
        ../../rtl/mouse/top_mouse.sv \
        ../../rtl/mouse/draw_mouse.sv \
        ../../rtl/mouse/synchr.sv \
        ../../rtl/top_vga.sv \
        ../../fpga/rtl/top_vga_basys3.sv \
        ../common/tiff_writer.sv \
        top_vga_tb.sv

verilog work ../common/glbl.v \
        ../../rtl/import/list_ch04_15_disp_hex_mux.v \
        ../../rtl/import/delay.v

vhdl work ../../rtl/mouse/MouseCtl.vhd \
        ../../rtl/mouse/MouseDisplay.vhd \
        ../../rtl/mouse/Ps2Interface.vhd 

