part=xcu250-figd2104-2l-e

[hls]
syn.file=./src/real_matmul.cpp
syn.top=real_matmul
tb.file=./src/tb_main.cpp

flow_target=vitis
clock=8ns
clock_uncertainty=12%
syn.output.format=rtl
