
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls2' (Linux_x86_64 version 5.15.0-140-generic) on Wed Jul 23 18:22:34 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:370:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:370:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.99 seconds. CPU system time: 1.28 seconds. Elapsed time: 9.77 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,779 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84,029 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,413 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,042 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 25, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_376_1' (firmware/hls_dummy.cpp:376:23) in function 'hls_dummy' completely with a factor of 40 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'FillFlatArr' (firmware/hls_dummy.cpp:315:5) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>' completely with a factor of 25 (firmware/hls_dummy.cpp:305:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:323:9) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>' completely with a factor of 1 (firmware/hls_dummy.cpp:305:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_dummy.cpp:309:5) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>' completely with a factor of 40 (firmware/hls_dummy.cpp:305:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>' completely with a factor of 40 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:362:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:363:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:14)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 22.05 seconds. CPU system time: 1.09 seconds. Elapsed time: 26.66 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.504 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:362:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>'
	 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 25>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>'... converting 1201 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 1, 3>' (firmware/hls_dummy.cpp:134:24)...1175 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.04 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11.06 seconds. CPU system time: 0.14 seconds. Elapsed time: 11.21 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 25>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,1,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 25>' to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 49.75 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.81 seconds. CPU system time: 0.15 seconds. Elapsed time: 11.96 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 324.45 seconds. CPU system time: 0.59 seconds. Elapsed time: 325.16 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 19.03 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.2 seconds. CPU system time: 0.15 seconds. Elapsed time: 20.58 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.8 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_40_6_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' is 5650 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7ns_14_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.68 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 68.95 seconds. CPU system time: 2.15 seconds. Elapsed time: 71.48 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.11 seconds. CPU system time: 0.6 seconds. Elapsed time: 23.27 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c52_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c53_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c54_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c55_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c56_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c57_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c58_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c59_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c60_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c61_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.23 seconds. Elapsed time: 15.96 seconds; current allocated memory: 2.619 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 29.47 seconds. CPU system time: 0.24 seconds. Elapsed time: 29.82 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.2 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.53 seconds; current allocated memory: 2.667 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 605.68 seconds. CPU system time: 7.66 seconds. Elapsed time: 640.58 seconds; current allocated memory: 1.218 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h10m40s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.004 ; gain = 114.992 ; free physical = 730520 ; free virtual = 892869
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47676
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2889.391 ; gain = 456.516 ; free physical = 729750 ; free virtual = 892187
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_40_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_40_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3640]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3680]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3681]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3682]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3683]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3684]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3685]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3686]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3687]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3688]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3689]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3690]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3691]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3692]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3693]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3694]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3695]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3696]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3697]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3698]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3699]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3700]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3701]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3702]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3703]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3704]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3705]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3706]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3707]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3708]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3709]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3710]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3711]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3712]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3713]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3714]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3715]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3716]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3717]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3718]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3719]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:3720]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p25-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3423.016 ; gain = 990.141 ; free physical = 722693 ; free virtual = 885398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.016 ; gain = 990.141 ; free physical = 729191 ; free virtual = 891905
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 4163.570 ; gain = 1730.695 ; free physical = 719366 ; free virtual = 882372
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 125   
	   3 Input    8 Bit       Adders := 100   
	  13 Input    8 Bit       Adders := 25    
	   3 Input    6 Bit       Adders := 25    
	   2 Input    5 Bit       Adders := 1201  
	   3 Input    4 Bit       Adders := 1200  
	   4 Input    4 Bit       Adders := 600   
	   2 Input    4 Bit       Adders := 600   
	   2 Input    2 Bit       Adders := 380   
+---XORs : 
	   2 Input      1 Bit         XORs := 281   
+---Registers : 
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1605  
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 298   
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 1754  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 70    
	  11 Input   10 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 600   
	   2 Input    8 Bit        Muxes := 1880  
	   2 Input    7 Bit        Muxes := 50    
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 178   
	   2 Input    2 Bit        Muxes := 193   
	   2 Input    1 Bit        Muxes := 1153  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'icmp_ln134_423_reg_83364_reg[0]' (FDE) to 'icmp_ln134_977_reg_87579_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_422_reg_83359_reg[0]' (FDE) to 'icmp_ln134_976_reg_87574_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_419_reg_83334_reg[0]' (FDE) to 'icmp_ln134_881_reg_86849_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_418_reg_83329_reg[0]' (FDE) to 'icmp_ln134_880_reg_86844_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_411_reg_83274_reg[0]' (FDE) to 'icmp_ln134_689_reg_85389_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_410_reg_83269_reg[0]' (FDE) to 'icmp_ln134_688_reg_85384_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_431_reg_83424_reg[0]' (FDE) to 'icmp_ln134_1169_reg_89039_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_430_reg_83419_reg[0]' (FDE) to 'icmp_ln134_1168_reg_89034_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_339_reg_82729_reg[0]' (FDE) to 'icmp_ln134_61_reg_80614_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_338_reg_82724_reg[0]' (FDE) to 'icmp_ln134_60_reg_80609_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_435_reg_83459_reg[0]' (FDE) to 'icmp_ln134_65_reg_80644_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_434_reg_83454_reg[0]' (FDE) to 'icmp_ln134_64_reg_80639_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_441_reg_83504_reg[0]' (FDE) to 'icmp_ln134_209_reg_81739_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_440_reg_83499_reg[0]' (FDE) to 'icmp_ln134_208_reg_81734_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_221_reg_81829_reg[0]' (FDE) to 'icmp_ln134_729_reg_85694_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_220_reg_81824_reg[0]' (FDE) to 'icmp_ln134_728_reg_85689_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1061_reg_88219_reg[0]' (FDE) to 'icmp_ln134_139_reg_81204_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1060_reg_88214_reg[0]' (FDE) to 'icmp_ln134_138_reg_81199_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_795_reg_86194_reg[0]' (FDE) to 'icmp_ln134_655_reg_85129_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_794_reg_86189_reg[0]' (FDE) to 'icmp_ln134_654_reg_85124_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_799_reg_86224_reg[0]' (FDE) to 'icmp_ln134_751_reg_85859_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_798_reg_86219_reg[0]' (FDE) to 'icmp_ln134_750_reg_85854_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_75_reg_80719_reg[0]' (FDE) to 'icmp_ln134_675_reg_85284_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_74_reg_80714_reg[0]' (FDE) to 'icmp_ln134_674_reg_85279_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_77_reg_80734_reg[0]' (FDE) to 'icmp_ln134_723_reg_85649_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_76_reg_80729_reg[0]' (FDE) to 'icmp_ln134_722_reg_85644_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_725_reg_85664_reg[0]' (FDE) to 'icmp_ln134_125_reg_81099_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_724_reg_85659_reg[0]' (FDE) to 'icmp_ln134_124_reg_81094_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1195_reg_89234_reg[0]' (FDE) to 'icmp_ln134_1055_reg_88169_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1194_reg_89229_reg[0]' (FDE) to 'icmp_ln134_1054_reg_88164_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'icmp_ln134_41_reg_80459_reg[0]' (FDE) to 'icmp_ln134_1009_reg_87824_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_40_reg_80454_reg[0]' (FDE) to 'icmp_ln134_1008_reg_87819_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1123_reg_88689_reg[0]' (FDE) to 'icmp_ln134_477_reg_83774_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1122_reg_88684_reg[0]' (FDE) to 'icmp_ln134_476_reg_83769_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_9_reg_80219_reg[0]' (FDE) to 'icmp_ln134_241_reg_81984_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_8_reg_80214_reg[0]' (FDE) to 'icmp_ln134_240_reg_81979_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1119_reg_88659_reg[0]' (FDE) to 'icmp_ln134_381_reg_83044_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1118_reg_88654_reg[0]' (FDE) to 'icmp_ln134_380_reg_83039_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_31_reg_80384_reg[0]' (FDE) to 'icmp_ln134_769_reg_85999_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_30_reg_80379_reg[0]' (FDE) to 'icmp_ln134_768_reg_85994_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1121_reg_88674_reg[0]' (FDE) to 'icmp_ln134_429_reg_83409_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1120_reg_88669_reg[0]' (FDE) to 'icmp_ln134_428_reg_83404_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_29_reg_80369_reg[0]' (FDE) to 'icmp_ln134_721_reg_85634_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_28_reg_80364_reg[0]' (FDE) to 'icmp_ln134_720_reg_85629_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1115_reg_88629_reg[0]' (FDE) to 'icmp_ln134_285_reg_82314_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1114_reg_88624_reg[0]' (FDE) to 'icmp_ln134_284_reg_82309_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_33_reg_80399_reg[0]' (FDE) to 'icmp_ln134_817_reg_86364_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_32_reg_80394_reg[0]' (FDE) to 'icmp_ln134_816_reg_86359_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1129_reg_88734_reg[0]' (FDE) to 'icmp_ln134_621_reg_84869_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1128_reg_88729_reg[0]' (FDE) to 'icmp_ln134_620_reg_84864_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_159_reg_81359_reg[0]' (FDE) to 'icmp_ln134_391_reg_83124_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_158_reg_81354_reg[0]' (FDE) to 'icmp_ln134_390_reg_83119_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_153_reg_81314_reg[0]' (FDE) to 'icmp_ln134_247_reg_82029_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_152_reg_81309_reg[0]' (FDE) to 'icmp_ln134_246_reg_82024_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1089_reg_88429_reg[0]' (FDE) to 'icmp_ln134_811_reg_86314_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1088_reg_88424_reg[0]' (FDE) to 'icmp_ln134_810_reg_86309_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1073_reg_88309_reg[0]' (FDE) to 'icmp_ln134_427_reg_83394_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1072_reg_88304_reg[0]' (FDE) to 'icmp_ln134_426_reg_83389_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_263_reg_82149_reg[0]' (FDE) to 'icmp_ln134_587_reg_84614_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_262_reg_82144_reg[0]' (FDE) to 'icmp_ln134_586_reg_84609_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_257_reg_82104_reg[0]' (FDE) to 'icmp_ln134_443_reg_83519_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_256_reg_82099_reg[0]' (FDE) to 'icmp_ln134_442_reg_83514_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1081_reg_88369_reg[0]' (FDE) to 'icmp_ln134_619_reg_84854_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1080_reg_88364_reg[0]' (FDE) to 'icmp_ln134_618_reg_84849_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_253_reg_82074_reg[0]' (FDE) to 'icmp_ln134_347_reg_82789_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_252_reg_82069_reg[0]' (FDE) to 'icmp_ln134_346_reg_82784_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_255_reg_82089_reg[0]' (FDE) to 'icmp_ln134_395_reg_83154_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_254_reg_82084_reg[0]' (FDE) to 'icmp_ln134_394_reg_83149_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_271_reg_82209_reg[0]' (FDE) to 'icmp_ln134_779_reg_86074_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_270_reg_82204_reg[0]' (FDE) to 'icmp_ln134_778_reg_86069_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_269_reg_82194_reg[0]' (FDE) to 'icmp_ln134_731_reg_85709_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_268_reg_82189_reg[0]' (FDE) to 'icmp_ln134_730_reg_85704_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1041_reg_88064_reg[0]' (FDE) to 'icmp_ln134_809_reg_86299_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1040_reg_88059_reg[0]' (FDE) to 'icmp_ln134_808_reg_86294_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_259_reg_82119_reg[0]' (FDE) to 'icmp_ln134_491_reg_83884_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_258_reg_82114_reg[0]' (FDE) to 'icmp_ln134_490_reg_83879_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1039_reg_88049_reg[0]' (FDE) to 'icmp_ln134_761_reg_85934_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1038_reg_88044_reg[0]' (FDE) to 'icmp_ln134_760_reg_85929_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1023_reg_87929_reg[0]' (FDE) to 'icmp_ln134_377_reg_83014_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1022_reg_87924_reg[0]' (FDE) to 'icmp_ln134_376_reg_83009_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1025_reg_87944_reg[0]' (FDE) to 'icmp_ln134_425_reg_83379_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1024_reg_87939_reg[0]' (FDE) to 'icmp_ln134_424_reg_83374_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1043_reg_88079_reg[0]' (FDE) to 'icmp_ln134_857_reg_86664_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1042_reg_88074_reg[0]' (FDE) to 'icmp_ln134_856_reg_86659_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1033_reg_88004_reg[0]' (FDE) to 'icmp_ln134_617_reg_84839_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1032_reg_87999_reg[0]' (FDE) to 'icmp_ln134_616_reg_84834_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1031_reg_87989_reg[0]' (FDE) to 'icmp_ln134_569_reg_84474_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1030_reg_87984_reg[0]' (FDE) to 'icmp_ln134_568_reg_84469_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_317_reg_82559_reg[0]' (FDE) to 'icmp_ln134_733_reg_85724_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_316_reg_82554_reg[0]' (FDE) to 'icmp_ln134_732_reg_85719_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_359_reg_82879_reg[0]' (FDE) to 'icmp_ln134_591_reg_84644_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_358_reg_82874_reg[0]' (FDE) to 'icmp_ln134_590_reg_84639_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_363_reg_82909_reg[0]' (FDE) to 'icmp_ln134_687_reg_85374_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_362_reg_82904_reg[0]' (FDE) to 'icmp_ln134_686_reg_85369_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_357_reg_82864_reg[0]' (FDE) to 'icmp_ln134_543_reg_84279_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_356_reg_82859_reg[0]' (FDE) to 'icmp_ln134_542_reg_84274_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_353_reg_82834_reg[0]' (FDE) to 'icmp_ln134_447_reg_83549_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_352_reg_82829_reg[0]' (FDE) to 'icmp_ln134_446_reg_83544_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_351_reg_82819_reg[0]' (FDE) to 'icmp_ln134_399_reg_83184_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_350_reg_82814_reg[0]' (FDE) to 'icmp_ln134_398_reg_83179_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O2[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O2[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O4[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O6[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O6[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O8[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O8[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O10[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O10[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O12[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O12[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O14[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O14[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O16[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O16[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O18[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O18[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O20[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O20[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O22[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O22[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O24[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O24[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O26[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O26[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O28[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O28[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O30[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O30[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O32[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O32[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O34[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O34[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O36[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O36[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O38[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O38[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O40[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O40[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O42[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O42[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O44[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O44[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O46[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O46[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O48[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O48[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O50[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O50[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O52[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O52[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O54[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O54[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O56[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O56[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O58[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O58[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O60[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O60[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O62[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O62[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O64[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O64[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O66[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O66[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O68[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O68[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O70[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O70[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O72[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O72[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O74[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O74[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O76[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O76[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O80[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O80[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O82[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O82[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O86[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O86[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O88[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O88[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O92[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O92[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O94[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O94[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O98[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O98[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\agg_tmp_i_i65_i_i_reg_5406_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\agg_tmp_i_i_i_i_reg_5366_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\agg_tmp_i_reg_5446_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_25_fu_668_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_24_fu_664_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_23_fu_660_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_22_fu_656_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_21_fu_652_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_20_fu_648_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_19_fu_644_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_18_fu_640_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_17_fu_636_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_16_fu_632_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_15_fu_628_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_14_fu_624_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_13_fu_620_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_12_fu_616_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_11_fu_612_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_10_fu_608_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_9_fu_604_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_8_fu_600_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_7_fu_596_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_6_fu_592_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_5_fu_588_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_4_fu_584_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_3_fu_580_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_2_fu_576_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\pair_value_1_fu_572_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\agg_tmp3_i33_i_i_i_1_reg_5401_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\agg_tmp_i_i65_i_i_1_reg_5411_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0/\agg_tmp3_i_1_reg_5461_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:00 . Memory (MB): peak = 4196.383 ; gain = 1763.508 ; free physical = 712393 ; free virtual = 876486
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:03:41 . Memory (MB): peak = 4226.586 ; gain = 1793.711 ; free physical = 710881 ; free virtual = 876398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:40 ; elapsed = 00:03:53 . Memory (MB): peak = 4254.520 ; gain = 1821.645 ; free physical = 704077 ; free virtual = 869783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:51 ; elapsed = 00:04:05 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 710201 ; free virtual = 876136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:04:05 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 710205 ; free virtual = 876141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:02 ; elapsed = 00:04:16 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 710017 ; free virtual = 876104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:06 ; elapsed = 00:04:20 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 707590 ; free virtual = 873738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:08 ; elapsed = 00:04:22 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 704694 ; free virtual = 870870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:09 ; elapsed = 00:04:23 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 703489 ; free virtual = 869680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  4550|
|3     |LUT1   |   346|
|4     |LUT2   | 17121|
|5     |LUT3   |  6155|
|6     |LUT4   | 22611|
|7     |LUT5   |  5410|
|8     |LUT6   | 28324|
|9     |FDRE   | 15010|
|10    |FDSE   |   604|
|11    |IBUF   |   324|
|12    |OBUF   |   363|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                     |Cells  |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                           | 100819|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |    320|
|3     |  flatten_out_10_U                                                    |hls_dummy_fifo_w8_d2_S                                                                     |     40|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_998                                                        |     32|
|5     |  flatten_out_11_U                                                    |hls_dummy_fifo_w8_d2_S_0                                                                   |     42|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_997                                                        |     32|
|7     |  flatten_out_12_U                                                    |hls_dummy_fifo_w8_d2_S_1                                                                   |     40|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_996                                                        |     32|
|9     |  flatten_out_13_U                                                    |hls_dummy_fifo_w8_d2_S_2                                                                   |     41|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_995                                                        |     32|
|11    |  flatten_out_14_U                                                    |hls_dummy_fifo_w8_d2_S_3                                                                   |     40|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_994                                                        |     32|
|13    |  flatten_out_15_U                                                    |hls_dummy_fifo_w8_d2_S_4                                                                   |     41|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_993                                                        |     32|
|15    |  flatten_out_16_U                                                    |hls_dummy_fifo_w8_d2_S_5                                                                   |     41|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_992                                                        |     32|
|17    |  flatten_out_17_U                                                    |hls_dummy_fifo_w8_d2_S_6                                                                   |     40|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_991                                                        |     32|
|19    |  flatten_out_18_U                                                    |hls_dummy_fifo_w8_d2_S_7                                                                   |     40|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_990                                                        |     32|
|21    |  flatten_out_19_U                                                    |hls_dummy_fifo_w8_d2_S_8                                                                   |     43|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_989                                                        |     32|
|23    |  flatten_out_1_U                                                     |hls_dummy_fifo_w8_d2_S_9                                                                   |     40|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_988                                                        |     32|
|25    |  flatten_out_20_U                                                    |hls_dummy_fifo_w8_d2_S_10                                                                  |     42|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_987                                                        |     32|
|27    |  flatten_out_21_U                                                    |hls_dummy_fifo_w8_d2_S_11                                                                  |     40|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_986                                                        |     32|
|29    |  flatten_out_22_U                                                    |hls_dummy_fifo_w8_d2_S_12                                                                  |     41|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_985                                                        |     32|
|31    |  flatten_out_23_U                                                    |hls_dummy_fifo_w8_d2_S_13                                                                  |     42|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_984                                                        |     32|
|33    |  flatten_out_24_U                                                    |hls_dummy_fifo_w8_d2_S_14                                                                  |     43|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_983                                                        |     32|
|35    |  flatten_out_25_U                                                    |hls_dummy_fifo_w8_d2_S_15                                                                  |     42|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_982                                                        |     32|
|37    |  flatten_out_26_U                                                    |hls_dummy_fifo_w8_d2_S_16                                                                  |     40|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_981                                                        |     32|
|39    |  flatten_out_27_U                                                    |hls_dummy_fifo_w8_d2_S_17                                                                  |     44|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_980                                                        |     32|
|41    |  flatten_out_28_U                                                    |hls_dummy_fifo_w8_d2_S_18                                                                  |     41|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_979                                                        |     32|
|43    |  flatten_out_29_U                                                    |hls_dummy_fifo_w8_d2_S_19                                                                  |     40|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_978                                                        |     32|
|45    |  flatten_out_2_U                                                     |hls_dummy_fifo_w8_d2_S_20                                                                  |     40|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_977                                                        |     32|
|47    |  flatten_out_30_U                                                    |hls_dummy_fifo_w8_d2_S_21                                                                  |     40|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_976                                                        |     32|
|49    |  flatten_out_31_U                                                    |hls_dummy_fifo_w8_d2_S_22                                                                  |     40|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_975                                                        |     32|
|51    |  flatten_out_32_U                                                    |hls_dummy_fifo_w8_d2_S_23                                                                  |     43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_974                                                        |     32|
|53    |  flatten_out_33_U                                                    |hls_dummy_fifo_w8_d2_S_24                                                                  |     41|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_973                                                        |     32|
|55    |  flatten_out_34_U                                                    |hls_dummy_fifo_w8_d2_S_25                                                                  |     40|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_972                                                        |     32|
|57    |  flatten_out_35_U                                                    |hls_dummy_fifo_w8_d2_S_26                                                                  |     40|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_971                                                        |     32|
|59    |  flatten_out_36_U                                                    |hls_dummy_fifo_w8_d2_S_27                                                                  |     41|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_970                                                        |     32|
|61    |  flatten_out_37_U                                                    |hls_dummy_fifo_w8_d2_S_28                                                                  |     40|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_969                                                        |     32|
|63    |  flatten_out_38_U                                                    |hls_dummy_fifo_w8_d2_S_29                                                                  |     40|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_968                                                        |     32|
|65    |  flatten_out_39_U                                                    |hls_dummy_fifo_w8_d2_S_30                                                                  |     41|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_967                                                        |     32|
|67    |  flatten_out_3_U                                                     |hls_dummy_fifo_w8_d2_S_31                                                                  |     40|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_966                                                        |     32|
|69    |  flatten_out_4_U                                                     |hls_dummy_fifo_w8_d2_S_32                                                                  |     40|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_965                                                        |     32|
|71    |  flatten_out_5_U                                                     |hls_dummy_fifo_w8_d2_S_33                                                                  |     41|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_964                                                        |     32|
|73    |  flatten_out_6_U                                                     |hls_dummy_fifo_w8_d2_S_34                                                                  |     41|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_963                                                        |     32|
|75    |  flatten_out_7_U                                                     |hls_dummy_fifo_w8_d2_S_35                                                                  |     42|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_962                                                        |     32|
|77    |  flatten_out_8_U                                                     |hls_dummy_fifo_w8_d2_S_36                                                                  |     40|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_961                                                        |     32|
|79    |  flatten_out_9_U                                                     |hls_dummy_fifo_w8_d2_S_37                                                                  |     42|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_960                                                        |     32|
|81    |  flatten_out_U                                                       |hls_dummy_fifo_w8_d2_S_38                                                                  |     40|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_959                                                        |     32|
|83    |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                  |     54|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_958                                                        |     45|
|85    |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                  |     38|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_957                                                        |     28|
|87    |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                  |    347|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_956                                                        |    329|
|89    |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_42                                                                  |     59|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_955                                                        |     49|
|91    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_43                                                                  |     36|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_954                                                        |     27|
|93    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_44                                                                  |    344|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_953                                                        |    323|
|95    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_45                                                                  |     61|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_952                                                        |     47|
|97    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_46                                                                  |     36|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_951                                                        |     27|
|99    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_47                                                                  |    347|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_950                                                        |    328|
|101   |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_48                                                                  |     54|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_949                                                        |     44|
|103   |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_49                                                                  |     52|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_948                                                        |     43|
|105   |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                  |     37|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_947                                                        |     27|
|107   |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                  |    349|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_946                                                        |    331|
|109   |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                  |    287|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_945                                                        |    270|
|111   |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                  |     36|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_944                                                        |     27|
|113   |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                  |    113|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_943                                                        |    104|
|115   |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_55                                                                  |     38|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_942                                                        |     28|
|117   |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_56                                                                  |    349|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_941                                                        |    331|
|119   |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_57                                                                  |     53|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_940                                                        |     44|
|121   |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_58                                                                  |     39|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_939                                                        |     27|
|123   |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_59                                                                  |    347|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_938                                                        |    329|
|125   |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_60                                                                  |     57|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_937                                                        |     46|
|127   |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_61                                                                  |     36|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_936                                                        |     27|
|129   |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_62                                                                  |    345|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_935                                                        |    328|
|131   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_63                                                                  |     45|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_934                                                        |     35|
|133   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_64                                                                  |    826|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_933                                                        |    816|
|135   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_65                                                                  |    814|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_932                                                        |    802|
|137   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_66                                                                  |    797|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_931                                                        |    788|
|139   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_67                                                                  |    784|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_930                                                        |    774|
|141   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_68                                                                  |    774|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_929                                                        |    765|
|143   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w8_d2_S_69                                                                  |    760|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_928                                                        |    751|
|145   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w8_d2_S_70                                                                  |    741|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_927                                                        |    732|
|147   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w8_d2_S_71                                                                  |    732|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_926                                                        |    723|
|149   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w8_d2_S_72                                                                  |    717|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_925                                                        |    708|
|151   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w8_d2_S_73                                                                  |    702|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_924                                                        |    690|
|153   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_74                                                                  |    951|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_923                                                        |    942|
|155   |  sparse_arr_feat_reduce_out_20_U                                     |hls_dummy_fifo_w8_d2_S_75                                                                  |    685|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_922                                                        |    676|
|157   |  sparse_arr_feat_reduce_out_21_U                                     |hls_dummy_fifo_w8_d2_S_76                                                                  |    671|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_921                                                        |    662|
|159   |  sparse_arr_feat_reduce_out_22_U                                     |hls_dummy_fifo_w8_d2_S_77                                                                  |    657|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_920                                                        |    648|
|161   |  sparse_arr_feat_reduce_out_23_U                                     |hls_dummy_fifo_w8_d2_S_78                                                                  |    643|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_919                                                        |    634|
|163   |  sparse_arr_feat_reduce_out_24_U                                     |hls_dummy_fifo_w8_d2_S_79                                                                  |    630|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_918                                                        |    621|
|165   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_80                                                                  |    951|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_917                                                        |    942|
|167   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_81                                                                  |    937|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_916                                                        |    927|
|169   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_82                                                                  |    909|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_915                                                        |    900|
|171   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_83                                                                  |    895|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_914                                                        |    886|
|173   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_84                                                                  |    881|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_913                                                        |    872|
|175   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_85                                                                  |    867|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_912                                                        |    858|
|177   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_86                                                                  |    854|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_911                                                        |    844|
|179   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_87                                                                  |    839|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_910                                                        |    830|
|181   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_88                                                                  |    967|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |    957|
|183   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w3_d2_S                                                                     |    303|
|184   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_909                                                        |    294|
|185   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w3_d2_S_89                                                                  |     20|
|186   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_908                                                        |     10|
|187   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w3_d2_S_90                                                                  |    221|
|188   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_907                                                        |    212|
|189   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w3_d2_S_91                                                                  |     19|
|190   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_906                                                        |     10|
|191   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w3_d2_S_92                                                                  |    392|
|192   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_905                                                        |    383|
|193   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w3_d2_S_93                                                                  |     20|
|194   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_904                                                        |     10|
|195   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w3_d2_S_94                                                                  |    221|
|196   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_903                                                        |    212|
|197   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w3_d2_S_95                                                                  |     21|
|198   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_902                                                        |     10|
|199   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w3_d2_S_96                                                                  |    399|
|200   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_901                                                        |    390|
|201   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w3_d2_S_97                                                                  |     19|
|202   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_900                                                        |     10|
|203   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w3_d2_S_98                                                                  |    237|
|204   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_899                                                        |    228|
|205   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w3_d2_S_99                                                                  |     19|
|206   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_898                                                        |     10|
|207   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w3_d2_S_100                                                                 |    391|
|208   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_897                                                        |    382|
|209   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w3_d2_S_101                                                                 |     19|
|210   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_896                                                        |     10|
|211   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w3_d2_S_102                                                                 |    185|
|212   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_895                                                        |    176|
|213   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w3_d2_S_103                                                                 |     19|
|214   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_894                                                        |     10|
|215   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w3_d2_S_104                                                                 |    323|
|216   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_893                                                        |    314|
|217   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w3_d2_S_105                                                                 |     19|
|218   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_892                                                        |     10|
|219   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w3_d2_S_106                                                                 |    235|
|220   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_891                                                        |    226|
|221   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w3_d2_S_107                                                                 |     20|
|222   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_890                                                        |     10|
|223   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w3_d2_S_108                                                                 |    196|
|224   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_889                                                        |    187|
|225   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w3_d2_S_109                                                                 |     24|
|226   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_888                                                        |     15|
|227   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w3_d2_S_110                                                                 |    335|
|228   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_887                                                        |    326|
|229   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w3_d2_S_111                                                                 |     19|
|230   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_886                                                        |     10|
|231   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w3_d2_S_112                                                                 |    265|
|232   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_885                                                        |    256|
|233   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w3_d2_S_113                                                                 |     19|
|234   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_884                                                        |     10|
|235   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w3_d2_S_114                                                                 |    321|
|236   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_883                                                        |    312|
|237   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w3_d2_S_115                                                                 |     20|
|238   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_882                                                        |     10|
|239   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w3_d2_S_116                                                                 |    239|
|240   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_881                                                        |    230|
|241   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w3_d2_S_117                                                                 |     19|
|242   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_880                                                        |     10|
|243   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w3_d2_S_118                                                                 |    344|
|244   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_879                                                        |    335|
|245   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w3_d2_S_119                                                                 |     19|
|246   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_878                                                        |     10|
|247   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w3_d2_S_120                                                                 |    222|
|248   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_877                                                        |    213|
|249   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w3_d2_S_121                                                                 |     19|
|250   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_876                                                        |     10|
|251   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w3_d2_S_122                                                                 |    396|
|252   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_875                                                        |    387|
|253   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w3_d2_S_123                                                                 |     19|
|254   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_874                                                        |     10|
|255   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w3_d2_S_124                                                                 |    178|
|256   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_873                                                        |    169|
|257   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w3_d2_S_125                                                                 |     20|
|258   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_872                                                        |     10|
|259   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w3_d2_S_126                                                                 |    361|
|260   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_871                                                        |    350|
|261   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w3_d2_S_127                                                                 |     19|
|262   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_870                                                        |     10|
|263   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w3_d2_S_128                                                                 |    249|
|264   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_869                                                        |    240|
|265   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w3_d2_S_129                                                                 |     19|
|266   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_868                                                        |     10|
|267   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w3_d2_S_130                                                                 |    326|
|268   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_867                                                        |    317|
|269   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w3_d2_S_131                                                                 |     20|
|270   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_866                                                        |     11|
|271   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w3_d2_S_132                                                                 |    485|
|272   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_865                                                        |    476|
|273   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w3_d2_S_133                                                                 |     21|
|274   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_864                                                        |     11|
|275   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w3_d2_S_134                                                                 |    254|
|276   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_863                                                        |    243|
|277   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w3_d2_S_135                                                                 |     19|
|278   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_862                                                        |     10|
|279   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w3_d2_S_136                                                                 |    460|
|280   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_861                                                        |    450|
|281   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w3_d2_S_137                                                                 |     19|
|282   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_860                                                        |     10|
|283   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w3_d2_S_138                                                                 |    214|
|284   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_859                                                        |    205|
|285   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w3_d2_S_139                                                                 |     19|
|286   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_858                                                        |     10|
|287   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w3_d2_S_140                                                                 |    379|
|288   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_857                                                        |    369|
|289   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w3_d2_S_141                                                                 |     20|
|290   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_856                                                        |     10|
|291   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w3_d2_S_142                                                                 |    208|
|292   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_855                                                        |    198|
|293   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w3_d2_S_143                                                                 |     19|
|294   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_854                                                        |     10|
|295   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w3_d2_S_144                                                                 |    418|
|296   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_853                                                        |    409|
|297   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w3_d2_S_145                                                                 |     19|
|298   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_852                                                        |     10|
|299   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w3_d2_S_146                                                                 |    213|
|300   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_851                                                        |    204|
|301   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w3_d2_S_147                                                                 |     21|
|302   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_850                                                        |     10|
|303   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w3_d2_S_148                                                                 |    433|
|304   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_849                                                        |    424|
|305   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w3_d2_S_149                                                                 |     23|
|306   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_848                                                        |     10|
|307   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w3_d2_S_150                                                                 |    274|
|308   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_847                                                        |    265|
|309   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w3_d2_S_151                                                                 |     19|
|310   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_846                                                        |     10|
|311   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w3_d2_S_152                                                                 |    259|
|312   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_845                                                        |    250|
|313   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w3_d2_S_153                                                                 |     19|
|314   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_844                                                        |     10|
|315   |  sparse_arr_hash_reduce_out_40_c52_channel_U                         |hls_dummy_fifo_w3_d2_S_154                                                                 |    428|
|316   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_843                                                        |    418|
|317   |  sparse_arr_hash_reduce_out_40_c_U                                   |hls_dummy_fifo_w3_d2_S_155                                                                 |     20|
|318   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_842                                                        |     10|
|319   |  sparse_arr_hash_reduce_out_41_c53_channel_U                         |hls_dummy_fifo_w3_d2_S_156                                                                 |    259|
|320   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_841                                                        |    250|
|321   |  sparse_arr_hash_reduce_out_41_c_U                                   |hls_dummy_fifo_w3_d2_S_157                                                                 |     19|
|322   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_840                                                        |     10|
|323   |  sparse_arr_hash_reduce_out_42_c54_channel_U                         |hls_dummy_fifo_w3_d2_S_158                                                                 |    329|
|324   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_839                                                        |    318|
|325   |  sparse_arr_hash_reduce_out_42_c_U                                   |hls_dummy_fifo_w3_d2_S_159                                                                 |     22|
|326   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_838                                                        |     10|
|327   |  sparse_arr_hash_reduce_out_43_c55_channel_U                         |hls_dummy_fifo_w3_d2_S_160                                                                 |    212|
|328   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_837                                                        |    203|
|329   |  sparse_arr_hash_reduce_out_43_c_U                                   |hls_dummy_fifo_w3_d2_S_161                                                                 |     20|
|330   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_836                                                        |     10|
|331   |  sparse_arr_hash_reduce_out_44_c56_channel_U                         |hls_dummy_fifo_w3_d2_S_162                                                                 |    344|
|332   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_835                                                        |    335|
|333   |  sparse_arr_hash_reduce_out_44_c_U                                   |hls_dummy_fifo_w3_d2_S_163                                                                 |     19|
|334   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_834                                                        |     10|
|335   |  sparse_arr_hash_reduce_out_45_c57_channel_U                         |hls_dummy_fifo_w3_d2_S_164                                                                 |    246|
|336   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_833                                                        |    237|
|337   |  sparse_arr_hash_reduce_out_45_c_U                                   |hls_dummy_fifo_w3_d2_S_165                                                                 |     19|
|338   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_832                                                        |     10|
|339   |  sparse_arr_hash_reduce_out_46_c58_channel_U                         |hls_dummy_fifo_w3_d2_S_166                                                                 |    356|
|340   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_831                                                        |    346|
|341   |  sparse_arr_hash_reduce_out_46_c_U                                   |hls_dummy_fifo_w3_d2_S_167                                                                 |     20|
|342   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_830                                                        |     10|
|343   |  sparse_arr_hash_reduce_out_47_c59_channel_U                         |hls_dummy_fifo_w3_d2_S_168                                                                 |    216|
|344   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_829                                                        |    207|
|345   |  sparse_arr_hash_reduce_out_47_c_U                                   |hls_dummy_fifo_w3_d2_S_169                                                                 |     19|
|346   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_828                                                        |     10|
|347   |  sparse_arr_hash_reduce_out_48_c60_channel_U                         |hls_dummy_fifo_w3_d2_S_170                                                                 |    587|
|348   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_827                                                        |    578|
|349   |  sparse_arr_hash_reduce_out_48_c_U                                   |hls_dummy_fifo_w3_d2_S_171                                                                 |     19|
|350   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_826                                                        |     10|
|351   |  sparse_arr_hash_reduce_out_49_c61_channel_U                         |hls_dummy_fifo_w3_d2_S_172                                                                 |    164|
|352   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_825                                                        |    155|
|353   |  sparse_arr_hash_reduce_out_49_c_U                                   |hls_dummy_fifo_w3_d2_S_173                                                                 |     19|
|354   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_824                                                        |     10|
|355   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w3_d2_S_174                                                                 |    402|
|356   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_823                                                        |    393|
|357   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w3_d2_S_175                                                                 |     21|
|358   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_822                                                        |     10|
|359   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w3_d2_S_176                                                                 |    201|
|360   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_821                                                        |    192|
|361   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w3_d2_S_177                                                                 |     21|
|362   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_820                                                        |     12|
|363   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w3_d2_S_178                                                                 |    343|
|364   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_819                                                        |    334|
|365   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w3_d2_S_179                                                                 |     19|
|366   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_818                                                        |     10|
|367   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w3_d2_S_180                                                                 |    224|
|368   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_817                                                        |    215|
|369   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w3_d2_S_181                                                                 |     19|
|370   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_816                                                        |     10|
|371   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w3_d2_S_182                                                                 |    349|
|372   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_815                                                        |    339|
|373   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w3_d2_S_183                                                                 |     19|
|374   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_814                                                        |     10|
|375   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w3_d2_S_184                                                                 |    259|
|376   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_813                                                        |    250|
|377   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w3_d2_S_185                                                                 |     21|
|378   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_812                                                        |     10|
|379   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w3_d2_S_186                                                                 |    376|
|380   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_811                                                        |    366|
|381   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w3_d2_S_187                                                                 |     29|
|382   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg                                                            |     20|
|383   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s               |  48943|
|384   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     20|
|385   |    mul_8s_7ns_14_1_1_U114                                            |hls_dummy_mul_8s_7ns_14_1_1_188                                                            |     21|
|386   |    mul_8s_7ns_14_1_1_U140                                            |hls_dummy_mul_8s_7ns_14_1_1_189                                                            |     21|
|387   |    mul_8s_7ns_14_1_1_U166                                            |hls_dummy_mul_8s_7ns_14_1_1_190                                                            |     20|
|388   |    mul_8s_7ns_14_1_1_U192                                            |hls_dummy_mul_8s_7ns_14_1_1_191                                                            |     20|
|389   |    mul_8s_7ns_14_1_1_U218                                            |hls_dummy_mul_8s_7ns_14_1_1_192                                                            |     21|
|390   |    mul_8s_7ns_14_1_1_U244                                            |hls_dummy_mul_8s_7ns_14_1_1_193                                                            |     20|
|391   |    mul_8s_7ns_14_1_1_U270                                            |hls_dummy_mul_8s_7ns_14_1_1_194                                                            |     21|
|392   |    mul_8s_7ns_14_1_1_U296                                            |hls_dummy_mul_8s_7ns_14_1_1_195                                                            |     21|
|393   |    mul_8s_7ns_14_1_1_U322                                            |hls_dummy_mul_8s_7ns_14_1_1_196                                                            |     21|
|394   |    mul_8s_7ns_14_1_1_U348                                            |hls_dummy_mul_8s_7ns_14_1_1_197                                                            |     21|
|395   |    mul_8s_7ns_14_1_1_U36                                             |hls_dummy_mul_8s_7ns_14_1_1_198                                                            |     21|
|396   |    mul_8s_7ns_14_1_1_U374                                            |hls_dummy_mul_8s_7ns_14_1_1_199                                                            |     20|
|397   |    mul_8s_7ns_14_1_1_U400                                            |hls_dummy_mul_8s_7ns_14_1_1_200                                                            |     20|
|398   |    mul_8s_7ns_14_1_1_U426                                            |hls_dummy_mul_8s_7ns_14_1_1_201                                                            |     21|
|399   |    mul_8s_7ns_14_1_1_U452                                            |hls_dummy_mul_8s_7ns_14_1_1_202                                                            |     21|
|400   |    mul_8s_7ns_14_1_1_U478                                            |hls_dummy_mul_8s_7ns_14_1_1_203                                                            |     21|
|401   |    mul_8s_7ns_14_1_1_U504                                            |hls_dummy_mul_8s_7ns_14_1_1_204                                                            |     21|
|402   |    mul_8s_7ns_14_1_1_U530                                            |hls_dummy_mul_8s_7ns_14_1_1_205                                                            |     21|
|403   |    mul_8s_7ns_14_1_1_U556                                            |hls_dummy_mul_8s_7ns_14_1_1_206                                                            |     20|
|404   |    mul_8s_7ns_14_1_1_U582                                            |hls_dummy_mul_8s_7ns_14_1_1_207                                                            |     21|
|405   |    mul_8s_7ns_14_1_1_U608                                            |hls_dummy_mul_8s_7ns_14_1_1_208                                                            |     20|
|406   |    mul_8s_7ns_14_1_1_U62                                             |hls_dummy_mul_8s_7ns_14_1_1_209                                                            |     21|
|407   |    mul_8s_7ns_14_1_1_U634                                            |hls_dummy_mul_8s_7ns_14_1_1_210                                                            |     21|
|408   |    mul_8s_7ns_14_1_1_U88                                             |hls_dummy_mul_8s_7ns_14_1_1_211                                                            |     21|
|409   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |     16|
|410   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |     33|
|411   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |     17|
|412   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |     16|
|413   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |     33|
|414   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_216                                                             |     17|
|415   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |     25|
|416   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_218                                                             |     16|
|417   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_219                                                             |     22|
|418   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_220                                                             |     25|
|419   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_221                                                             |     16|
|420   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |     17|
|421   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |     17|
|422   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |     17|
|423   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |     35|
|424   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |     17|
|425   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_227                                                             |     16|
|426   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |     25|
|427   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_229                                                             |     22|
|428   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_230                                                             |     16|
|429   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_231                                                             |     16|
|430   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |     22|
|431   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |     16|
|432   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |     16|
|433   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |     25|
|434   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |     22|
|435   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |     21|
|436   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_238                                                             |     28|
|437   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_239                                                             |     17|
|438   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_240                                                             |     16|
|439   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_241                                                             |     33|
|440   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_242                                                             |     16|
|441   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |     17|
|442   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |     25|
|443   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |     16|
|444   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |     22|
|445   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |     25|
|446   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_248                                                             |     17|
|447   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_249                                                             |     17|
|448   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |     17|
|449   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_251                                                             |     35|
|450   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_252                                                             |     18|
|451   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_253                                                             |     33|
|452   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |     16|
|453   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |     25|
|454   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |     22|
|455   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |     16|
|456   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |     22|
|457   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_259                                                             |     16|
|458   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_260                                                             |     16|
|459   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_261                                                             |     25|
|460   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_262                                                             |     22|
|461   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_263                                                             |     17|
|462   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |     16|
|463   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_265                                                             |     33|
|464   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_266                                                             |     17|
|465   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_267                                                             |     16|
|466   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_268                                                             |     33|
|467   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_269                                                             |     17|
|468   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_270                                                             |     29|
|469   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_271                                                             |     16|
|470   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_272                                                             |     18|
|471   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_273                                                             |     25|
|472   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_274                                                             |     16|
|473   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_275                                                             |     17|
|474   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_276                                                             |     18|
|475   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_277                                                             |     17|
|476   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_278                                                             |     35|
|477   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_279                                                             |     18|
|478   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_280                                                             |     17|
|479   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_281                                                             |     25|
|480   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_282                                                             |     22|
|481   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_283                                                             |     16|
|482   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_284                                                             |     25|
|483   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |     22|
|484   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |     16|
|485   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_287                                                             |     16|
|486   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_288                                                             |     25|
|487   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_289                                                             |     22|
|488   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_290                                                             |     16|
|489   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_291                                                             |     33|
|490   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_292                                                             |     17|
|491   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_293                                                             |     21|
|492   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_294                                                             |     28|
|493   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_295                                                             |     22|
|494   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |     17|
|495   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |     29|
|496   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |     16|
|497   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |     18|
|498   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |     25|
|499   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_301                                                             |     17|
|500   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |     18|
|501   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |     17|
|502   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_304                                                             |     35|
|503   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_305                                                             |     18|
|504   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_306                                                             |     16|
|505   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |     17|
|506   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |     27|
|507   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |     22|
|508   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |     16|
|509   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |     22|
|510   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_312                                                             |     16|
|511   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |     16|
|512   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_314                                                             |     25|
|513   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_315                                                             |     22|
|514   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_316                                                             |     22|
|515   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |     16|
|516   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |     33|
|517   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |     17|
|518   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |     16|
|519   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |     33|
|520   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_322                                                             |     17|
|521   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |     25|
|522   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |     16|
|523   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_325                                                             |     22|
|524   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_326                                                             |     25|
|525   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_327                                                             |     16|
|526   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |     17|
|527   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |     17|
|528   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |     22|
|529   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |     30|
|530   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |     18|
|531   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |     17|
|532   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |     28|
|533   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |     23|
|534   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |     16|
|535   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_337                                                             |     16|
|536   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |     18|
|537   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |     16|
|538   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |     16|
|539   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |     25|
|540   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |     22|
|541   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |     21|
|542   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |     28|
|543   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |     17|
|544   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |     21|
|545   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |     28|
|546   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_348                                                             |     25|
|547   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_349                                                             |     17|
|548   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |     25|
|549   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |     16|
|550   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |     22|
|551   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |     29|
|552   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_354                                                             |     17|
|553   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_355                                                             |     18|
|554   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |     22|
|555   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_357                                                             |     30|
|556   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |     18|
|557   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_359                                                             |     22|
|558   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_360                                                             |     17|
|559   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |     28|
|560   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |     23|
|561   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |     17|
|562   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |     22|
|563   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_365                                                             |     16|
|564   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_366                                                             |     16|
|565   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |     25|
|566   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_368                                                             |     22|
|567   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_369                                                             |     16|
|568   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_370                                                             |     16|
|569   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |     33|
|570   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |     17|
|571   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |     21|
|572   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |     28|
|573   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |     17|
|574   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_376                                                             |     25|
|575   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |     16|
|576   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |     22|
|577   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |     25|
|578   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_380                                                             |     33|
|579   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |     17|
|580   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |     17|
|581   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |     17|
|582   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |     30|
|583   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |     23|
|584   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |     17|
|585   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |     28|
|586   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |     23|
|587   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |     17|
|588   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |     23|
|589   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_391                                                             |     17|
|590   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |     16|
|591   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |     16|
|592   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |     25|
|593   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |     22|
|594   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |     16|
|595   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |     33|
|596   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |     17|
|597   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |     21|
|598   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |     28|
|599   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_401                                                             |     16|
|600   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |     17|
|601   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |     25|
|602   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |     16|
|603   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |     22|
|604   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |     26|
|605   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |     17|
|606   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |     17|
|607   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |     17|
|608   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |     35|
|609   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |     18|
|610   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_412                                                             |     33|
|611   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |     17|
|612   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |     28|
|613   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |     23|
|614   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |     17|
|615   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |     23|
|616   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |     17|
|617   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |     16|
|618   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |     25|
|619   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |     22|
|620   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_422                                                             |     17|
|621   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |     16|
|622   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |     33|
|623   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |     17|
|624   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |     16|
|625   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |     33|
|626   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |     17|
|627   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |     25|
|628   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |     16|
|629   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |     22|
|630   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |     26|
|631   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_433                                                             |     25|
|632   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |     17|
|633   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |     17|
|634   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |     17|
|635   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |     35|
|636   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |     18|
|637   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |     17|
|638   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |     28|
|639   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |     23|
|640   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |     17|
|641   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |     19|
|642   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_444                                                             |     16|
|643   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |     17|
|644   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |     17|
|645   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |     25|
|646   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |     22|
|647   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |     16|
|648   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |     33|
|649   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |     17|
|650   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |     16|
|651   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |     33|
|652   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_454                                                             |     22|
|653   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |     17|
|654   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |     25|
|655   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |     16|
|656   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |     22|
|657   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |     30|
|658   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |     17|
|659   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |     17|
|660   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |     17|
|661   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |     35|
|662   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |     18|
|663   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_465                                                             |     25|
|664   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |     17|
|665   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |     28|
|666   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |     23|
|667   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |     17|
|668   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |     23|
|669   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |     17|
|670   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |     17|
|671   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |     27|
|672   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |     22|
|673   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_475                                                             |     17|
|674   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_476                                                             |     16|
|675   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_477                                                             |     33|
|676   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_478                                                             |     17|
|677   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_479                                                             |     16|
|678   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_480                                                             |     33|
|679   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_481                                                             |     17|
|680   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_482                                                             |     25|
|681   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_483                                                             |     16|
|682   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_484                                                             |     22|
|683   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |     26|
|684   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |     17|
|685   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_487                                                             |     18|
|686   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |     17|
|687   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |     30|
|688   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |     23|
|689   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_491                                                             |     17|
|690   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |     28|
|691   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_493                                                             |     23|
|692   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |     17|
|693   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |     23|
|694   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_496                                                             |     16|
|695   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |     17|
|696   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_498                                                             |     17|
|697   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |     28|
|698   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |     23|
|699   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |     16|
|700   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_502                                                             |     33|
|701   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |     17|
|702   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_504                                                             |     16|
|703   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |     33|
|704   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_506                                                             |     16|
|705   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |     17|
|706   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |     25|
|707   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_509                                                             |     16|
|708   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |     22|
|709   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |     26|
|710   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |     17|
|711   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_513                                                             |     18|
|712   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |     17|
|713   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_515                                                             |     35|
|714   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |     18|
|715   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_517                                                             |     33|
|716   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |     17|
|717   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_519                                                             |     28|
|718   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |     23|
|719   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |     17|
|720   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |     23|
|721   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_523                                                             |     17|
|722   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |     17|
|723   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_525                                                             |     28|
|724   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |     23|
|725   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |     17|
|726   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_528                                                             |     17|
|727   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |     33|
|728   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_530                                                             |     17|
|729   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |     21|
|730   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |     28|
|731   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |     17|
|732   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_534                                                             |     25|
|733   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |     16|
|734   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_536                                                             |     22|
|735   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_537                                                             |     26|
|736   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_538                                                             |     16|
|737   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_539                                                             |     17|
|738   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_540                                                             |     17|
|739   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_541                                                             |     22|
|740   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_542                                                             |     30|
|741   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_543                                                             |     18|
|742   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_544                                                             |     17|
|743   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_545                                                             |     28|
|744   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_546                                                             |     23|
|745   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_547                                                             |     17|
|746   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_548                                                             |     19|
|747   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_549                                                             |     25|
|748   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_550                                                             |     17|
|749   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_551                                                             |     17|
|750   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_552                                                             |     32|
|751   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_553                                                             |     19|
|752   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_554                                                             |     17|
|753   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_555                                                             |     30|
|754   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_556                                                             |     22|
|755   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_557                                                             |     16|
|756   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_558                                                             |     33|
|757   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_559                                                             |     22|
|758   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_560                                                             |     17|
|759   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_561                                                             |     25|
|760   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_562                                                             |     16|
|761   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_563                                                             |     22|
|762   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_564                                                             |     30|
|763   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_565                                                             |     17|
|764   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_566                                                             |     17|
|765   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_567                                                             |     17|
|766   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_568                                                             |     35|
|767   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_569                                                             |     18|
|768   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_570                                                             |     16|
|769   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_571                                                             |     17|
|770   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_572                                                             |     28|
|771   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_573                                                             |     23|
|772   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_574                                                             |     17|
|773   |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_575                                                             |     23|
|774   |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_576                                                             |     17|
|775   |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_577                                                             |     17|
|776   |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_578                                                             |     28|
|777   |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_579                                                             |     23|
|778   |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                             |     17|
|779   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_581                                                             |     22|
|780   |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                             |     35|
|781   |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_583                                                             |     18|
|782   |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                             |     16|
|783   |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                             |     33|
|784   |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                             |     17|
|785   |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_587                                                             |     25|
|786   |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_588                                                             |     16|
|787   |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                             |     22|
|788   |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                             |     26|
|789   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_591                                                             |     16|
|790   |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                             |     17|
|791   |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                             |     17|
|792   |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_594                                                             |     17|
|793   |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                             |     35|
|794   |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                             |     18|
|795   |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_597                                                             |     17|
|796   |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                             |     28|
|797   |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_599                                                             |     23|
|798   |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                             |     17|
|799   |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                             |     23|
|800   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_602                                                             |     16|
|801   |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                             |     17|
|802   |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_604                                                             |     17|
|803   |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                             |     28|
|804   |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                             |     23|
|805   |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                             |     17|
|806   |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_608                                                             |     35|
|807   |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                             |     18|
|808   |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_610                                                             |     17|
|809   |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                             |     33|
|810   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_612                                                             |     25|
|811   |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                             |     17|
|812   |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                             |     29|
|813   |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_615                                                             |     16|
|814   |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                             |     18|
|815   |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                             |     26|
|816   |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                             |     17|
|817   |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_619                                                             |     17|
|818   |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_620                                                             |     17|
|819   |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                             |     35|
|820   |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                             |     18|
|821   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_623                                                             |     22|
|822   |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                             |     17|
|823   |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                             |     28|
|824   |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_626                                                             |     23|
|825   |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                             |     17|
|826   |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                             |     23|
|827   |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_629                                                             |     17|
|828   |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                             |     17|
|829   |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_631                                                             |     28|
|830   |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                             |     23|
|831   |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                             |     17|
|832   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_634                                                             |     16|
|833   |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                             |     35|
|834   |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_636                                                             |     18|
|835   |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                             |     22|
|836   |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                             |     30|
|837   |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                             |     17|
|838   |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_640                                                             |     25|
|839   |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_641                                                             |     16|
|840   |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                             |     22|
|841   |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                             |     26|
|842   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_644                                                             |     33|
|843   |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                             |     17|
|844   |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                             |     17|
|845   |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_647                                                             |     17|
|846   |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                             |     35|
|847   |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                             |     18|
|848   |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                             |     17|
|849   |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_651                                                             |     28|
|850   |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_652                                                             |     23|
|851   |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                             |     17|
|852   |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                             |     23|
|853   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_655                                                             |     17|
|854   |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                             |     17|
|855   |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_657                                                             |     17|
|856   |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                             |     28|
|857   |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                             |     23|
|858   |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                             |     17|
|859   |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_661                                                             |     30|
|860   |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                             |     23|
|861   |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_663                                                             |     17|
|862   |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_664                                                             |     35|
|863   |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_665                                                             |     18|
|864   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_666                                                             |     16|
|865   |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_667                                                             |     25|
|866   |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_668                                                             |     16|
|867   |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_669                                                             |     22|
|868   |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_670                                                             |     26|
|869   |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_671                                                             |     17|
|870   |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_672                                                             |     18|
|871   |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_673                                                             |     17|
|872   |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_674                                                             |     35|
|873   |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_675                                                             |     18|
|874   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_676                                                             |     33|
|875   |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_677                                                             |     17|
|876   |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_678                                                             |     28|
|877   |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_679                                                             |     23|
|878   |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_680                                                             |     17|
|879   |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_681                                                             |     23|
|880   |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_682                                                             |     17|
|881   |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_683                                                             |     17|
|882   |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_684                                                             |     28|
|883   |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_685                                                             |     23|
|884   |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_686                                                             |     17|
|885   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_687                                                             |     17|
|886   |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_688                                                             |     35|
|887   |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_689                                                             |     18|
|888   |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_690                                                             |     17|
|889   |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_691                                                             |     35|
|890   |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_692                                                             |     18|
|891   |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_693                                                             |     27|
|892   |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_694                                                             |     16|
|893   |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_695                                                             |     22|
|894   |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_696                                                             |     26|
|895   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_697                                                             |     25|
|896   |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_698                                                             |     17|
|897   |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_699                                                             |     17|
|898   |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_700                                                             |     22|
|899   |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_701                                                             |     30|
|900   |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_702                                                             |     18|
|901   |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_703                                                             |     17|
|902   |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_704                                                             |     28|
|903   |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_705                                                             |     23|
|904   |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_706                                                             |     17|
|905   |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_707                                                             |     23|
|906   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_708                                                             |     16|
|907   |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_709                                                             |     17|
|908   |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_710                                                             |     17|
|909   |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_711                                                             |     28|
|910   |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_712                                                             |     23|
|911   |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_713                                                             |     17|
|912   |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_714                                                             |     35|
|913   |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_715                                                             |     18|
|914   |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_716                                                             |     17|
|915   |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_717                                                             |     35|
|916   |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_718                                                             |     18|
|917   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_719                                                             |     22|
|918   |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_720                                                             |     27|
|919   |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_721                                                             |     17|
|920   |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_722                                                             |     22|
|921   |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_723                                                             |     26|
|922   |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_724                                                             |     17|
|923   |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_725                                                             |     18|
|924   |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_726                                                             |     17|
|925   |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_727                                                             |     35|
|926   |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_728                                                             |     18|
|927   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_729                                                             |     25|
|928   |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_730                                                             |     17|
|929   |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_731                                                             |     28|
|930   |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_732                                                             |     23|
|931   |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_733                                                             |     17|
|932   |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_734                                                             |     23|
|933   |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_735                                                             |     17|
|934   |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_736                                                             |     17|
|935   |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_737                                                             |     28|
|936   |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_738                                                             |     23|
|937   |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_739                                                             |     17|
|938   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_740                                                             |     17|
|939   |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_741                                                             |     35|
|940   |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_742                                                             |     18|
|941   |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_743                                                             |     22|
|942   |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_744                                                             |     30|
|943   |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_745                                                             |     18|
|944   |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_746                                                             |     28|
|945   |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_747                                                             |     17|
|946   |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_748                                                             |     23|
|947   |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_749                                                             |     26|
|948   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_750                                                             |     17|
|949   |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_751                                                             |     17|
|950   |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_752                                                             |     17|
|951   |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_753                                                             |     17|
|952   |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_754                                                             |     35|
|953   |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_755                                                             |     18|
|954   |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_756                                                             |     17|
|955   |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_757                                                             |     28|
|956   |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_758                                                             |     23|
|957   |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_759                                                             |     17|
|958   |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_760                                                             |     23|
|959   |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_761                                                             |     17|
|960   |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_762                                                             |     17|
|961   |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_763                                                             |     28|
|962   |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_764                                                             |     23|
|963   |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_765                                                             |     17|
|964   |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_766                                                             |     35|
|965   |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_767                                                             |     18|
|966   |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_768                                                             |     17|
|967   |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_769                                                             |     35|
|968   |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_770                                                             |     18|
|969   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_771                                                             |     16|
|970   |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_772                                                             |     28|
|971   |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_773                                                             |     17|
|972   |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_774                                                             |     23|
|973   |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_775                                                             |     28|
|974   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_776                                                             |     33|
|975   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_777                                                             |     17|
|976   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_778                                                             |     16|
|977   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_779                                                             |     25|
|978   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_780                                                             |     22|
|979   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_781                                                             |     16|
|980   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_782                                                             |     22|
|981   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_783                                                             |     16|
|982   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_784                                                             |     16|
|983   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_785                                                             |     25|
|984   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_786                                                             |     22|
|985   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_787                                                             |     16|
|986   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_788                                                             |     33|
|987   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_789                                                             |     17|
|988   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_790                                                             |     21|
|989   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_791                                                             |     28|
|990   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_792                                                             |     17|
|991   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_793                                                             |     25|
|992   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_794                                                             |     16|
|993   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_795                                                             |     22|
|994   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_796                                                             |     25|
|995   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_797                                                             |     17|
|996   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_798                                                             |     17|
|997   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_799                                                             |     17|
|998   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_800                                                             |     33|
|999   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_801                                                             |     17|
|1000  |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_802                                                             |     16|
|1001  |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_803                                                             |     25|
|1002  |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_804                                                             |     22|
|1003  |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_805                                                             |     16|
|1004  |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_806                                                             |     22|
|1005  |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_807                                                             |     16|
|1006  |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_808                                                             |     16|
|1007  |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_809                                                             |     25|
|1008  |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_810                                                             |     22|
|1009  |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_1_3_s_w2_ROM_AUTbkb |  28582|
|1010  |  sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_U0            |hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_s                          |   7469|
|1011  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4_U0     |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_25_4                     |   1856|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:09 ; elapsed = 00:04:23 . Memory (MB): peak = 4306.855 ; gain = 1873.980 ; free physical = 703441 ; free virtual = 869636
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 603 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:11 ; elapsed = 00:04:27 . Memory (MB): peak = 4310.766 ; gain = 1877.891 ; free physical = 725096 ; free virtual = 891352
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:04:27 . Memory (MB): peak = 4310.766 ; gain = 1877.891 ; free physical = 725123 ; free virtual = 891350
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4326.105 ; gain = 0.000 ; free physical = 724629 ; free virtual = 891075
INFO: [Netlist 29-17] Analyzing 4875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4562.246 ; gain = 0.000 ; free physical = 720354 ; free virtual = 886936
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 324 instances

Synth Design complete | Checksum: a90baabd
INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:39 ; elapsed = 00:04:54 . Memory (MB): peak = 4562.246 ; gain = 2153.242 ; free physical = 719107 ; free virtual = 885697
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18722.900; main = 3847.425; forked = 15314.590
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23766.551; main = 4562.250; forked = 19459.691
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4626.277 ; gain = 64.031 ; free physical = 718055 ; free virtual = 884657

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10827b494

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4715.668 ; gain = 89.391 ; free physical = 721429 ; free virtual = 888087

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 25 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aecb42eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 724070 ; free virtual = 890788
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dcc9b666

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 724105 ; free virtual = 890839
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 81b83960

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 724065 ; free virtual = 890815
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10a16d7b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 723993 ; free virtual = 890795
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10a16d7b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 723526 ; free virtual = 890332
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10a16d7b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 723435 ; free virtual = 890241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10a16d7b5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 722396 ; free virtual = 889210

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10a16d7b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 722384 ; free virtual = 889198

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 722358 ; free virtual = 889172
Ending Netlist Obfuscation Task | Checksum: 10a16d7b5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4870.621 ; gain = 0.000 ; free physical = 722343 ; free virtual = 889157
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 4870.621 ; gain = 308.375 ; free physical = 722341 ; free virtual = 889155
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 18:38:42 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h5m33s *****
INFO: [HLS 200-112] Total CPU user time: 922.46 seconds. Total CPU system time: 32.52 seconds. Total elapsed time: 980.4 seconds; peak allocated memory: 2.667 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul 23 18:38:54 2025...
