********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[INFO :PP0122] Preprocessing source file "lib.map".

[INFO :PP0122] Preprocessing source file "lib_1.map".

[INFO :PP0122] Preprocessing source file "libwconfig/libw.map".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg".

[INFO :PP0122] Preprocessing source file "configs.cfg".

LIB: work
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib_1.map
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.map
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib.map
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg
     /home/alain/Surelog/SVIncCompil/dist/surelog/sv/builtin.sv

LIB: rtlLib
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/rtl/adder.v

LIB: aLib
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg

LIB: lib1
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib1/bot.sv

LIB: lib2
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/bot.sv
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/sub.v

LIB: lib3
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib3/sub.v

LIB: libw1
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw1/wsub.v

LIB: libw2
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw2/wsub.v

LIB: libw
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v
     /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg


[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv".

[INFO :PP0122] Preprocessing source file "lib.map".

[INFO :PP0122] Preprocessing source file "lib_1.map".

[INFO :PP0122] Preprocessing source file "libwconfig/libw.map".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg".

[INFO :PP0122] Preprocessing source file "configs.cfg".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/rtl/adder.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib1/bot.sv".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/bot.sv".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/sub.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib3/sub.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw1/wsub.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw2/wsub.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v".

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/rtl/adder.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib1/bot.sv".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/bot.sv".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/sub.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib3/sub.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw1/wsub.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw2/wsub.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:1 No timescale set for "top".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:9 No timescale set for "m".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/rtl/adder.v:1 No timescale set for "adder".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib1/bot.sv:1 No timescale set for "bot".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/sub.v:1 No timescale set for "sub".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw1/wsub.v:1 No timescale set for "wsub".

[WARNI:PA0205] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v:1 No timescale set for "wtop".

[INFO :CP0300] Compilation...

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:1 Compile module "aLib@adder".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:7 Compile module "aLib@m".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib1/bot.sv:1 Compile module "lib1@bot".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/bot.sv:1 Compile module "lib2@bot".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/sub.v:1 Compile module "lib2@sub".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib3/sub.v:1 Compile module "lib3@sub".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw1/wsub.v:1 Compile module "libw1@wsub".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw2/wsub.v:1 Compile module "libw2@wsub".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg:2 Compile module "libw@libw".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v:1 Compile module "libw@wtop".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/rtl/adder.v:1 Compile module "rtlLib@adder".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:9 Compile module "rtlLib@m".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:1 Compile module "rtlLib@top".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg:2 Compile module "work@cfg1".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg:28 Compile module "work@cfg3".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg:9 Compile module "work@top".

[INFO :CP0303] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/configs.cfg:34 Compile module "work@top3".

[INFO :CP0302] /home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv:4 Compile class "work@mailbox".

[INFO :CP0302] /home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv:33 Compile class "work@process".

[INFO :CP0302] /home/alain/Surelog/SVIncCompil/dist/surelog/bin/../sv/builtin.sv:58 Compile class "work@semaphore".

[INFO :EL0526] Design Elaboration...

Instance tree:
[TOP] rtlLib@top rtlLib@top
[MOD] aLib@adder rtlLib@top.a1
[MOD] aLib@adder rtlLib@top.a2
[MOD] libw@wtop rtlLib@top.wtop
[MOD] aLib@m rtlLib@top.a1.f1
[MOD] aLib@m rtlLib@top.a1.f2
[MOD] aLib@m rtlLib@top.a2.f1
[MOD] aLib@m rtlLib@top.a2.f2
[MOD] libNone@wsub [U] rtlLib@top.wtop.sub1
[MOD] libw2@wsub rtlLib@top.wtop.sub2
[MOD] libw1@wsub rtlLib@top.wtop.sub3
[MOD] lib4@bot [U] rtlLib@top.a1.f1.bot1
[MOD] lib2@bot rtlLib@top.a1.f1.bot2
[MOD] lib1@bot rtlLib@top.a1.f2.bot1
[MOD] lib1@bot rtlLib@top.a1.f2.bot2
[MOD] lib1@bot rtlLib@top.a2.f1.bot1
[MOD] lib1@bot rtlLib@top.a2.f1.bot2
[MOD] lib1@bot rtlLib@top.a2.f2.bot1
[MOD] lib1@bot rtlLib@top.a2.f2.bot2
[MOD] lib3@sub rtlLib@top.a1.f1.bot2.sub1
[MOD] lib2@sub rtlLib@top.a1.f1.bot2.sub2

[ERROR:CM0028] Undefined configuration: "work@bad".

[ERROR:EL0518] configs.cfg:24 Undefined configuration: "libw@libwNone".

[NOTE :EL0519] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg:2 Using configuration "libw@libw".

[NOTE :EL0520] configs.cfg:2 Ignoring configuration "work@cfg1".

[NOTE :EL0519] configs.cfg:9 Using configuration "work@top".

[NOTE :EL0520] configs.cfg:28 Ignoring configuration "work@cfg3".

[NOTE :EL0520] configs.cfg:34 Ignoring configuration "work@top3".

[NOTE :EL0503] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:1 Top level module "rtlLib@top".

[WARNI:EL0505] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/rtl/adder.v:7 Multiply defined module "rtlLib@m",
               /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:9 previous definition.

[WARNI:EL0500] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:9 Cannot find a module definition for "lib4@bot".

[WARNI:EL0500] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v:2 Cannot find a module definition for "libNone@wsub".

[WARNI:EL0521] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg:7 Use clause has no effect, no matching design object found "wsub".

[WARNI:EL0521] configs.cfg:15 Use clause has no effect, no matching design object found "rtlLib@top.a1.f1.bot1".

[WARNI:EL0521] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/libw.cfg:13 Use clause has no effect, no matching design object found "rtlLib@top.wtop.sub4".

[WARNI:EL0521] configs.cfg:24 Use clause has no effect, no matching design object found "rtlLib@top.wtopFake".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 5.

[NOTE :EL0510] Nb instances: 21.

[NOTE :EL0511] Nb leaf instances: 12.

[WARNI:EL0512] Nb undefined modules: 2.

[WARNI:EL0513] Nb undefined instances: 2.

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:1 Instance "rtlLib@top".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:2 Instance "rtlLib@top.a1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:3 Instance "rtlLib@top.a2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/top.v:5 Instance "rtlLib@top.wtop".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:3 Instance "rtlLib@top.a1.f1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:4 Instance "rtlLib@top.a1.f2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:3 Instance "rtlLib@top.a2.f1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:4 Instance "rtlLib@top.a2.f2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v:2 Instance "rtlLib@top.wtop.sub1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v:3 Instance "rtlLib@top.wtop.sub2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/libwconfig/wtop.v:4 Instance "rtlLib@top.wtop.sub3".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:9 Instance "rtlLib@top.a1.f1.bot1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:10 Instance "rtlLib@top.a1.f1.bot2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:9 Instance "rtlLib@top.a1.f2.bot1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:10 Instance "rtlLib@top.a1.f2.bot2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:9 Instance "rtlLib@top.a2.f1.bot1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:10 Instance "rtlLib@top.a2.f1.bot2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:9 Instance "rtlLib@top.a2.f2.bot1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/gate/adder.vg:10 Instance "rtlLib@top.a2.f2.bot2".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/bot.sv:2 Instance "rtlLib@top.a1.f1.bot2.sub1".

[NOTE :EL0523] /home/alain/Surelog/SVIncCompil/Testcases/UnitLibrary/lib2/bot.sv:3 Instance "rtlLib@top.a1.f1.bot2.sub2".

[  FATAL] : 0
[  ERROR] : 2
[WARNING] : 16
[   NOTE] : 31

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

0.22user 0.01system 0:00.23elapsed 100%CPU (0avgtext+0avgdata 45848maxresident)k
0inputs+552outputs (0major+11029minor)pagefaults 0swaps
