# RTL-V2 Partial Parallel Convolution Power Report
# Generated from Vivado 2024.1 Synthesis
# Target Device: xc7a35tcpg236-1 (Artix-7)

Power Summary
-------------
Total On-Chip Power: 0.089 W

Dynamic Power
-------------
  Clocks:    0.001 W
  Signals:   0.004 W
  Logic:     0.006 W
  I/O:       0.068 W
  ---------------------
  Total:     0.079 W

Static Power
------------
  Device Static: 0.010 W

Power Breakdown by Hierarchy
----------------------------
  conv2d_unroll3: 0.011 W (dynamic logic only)

Notes:
- Power increases ~1.8× vs RTL-V1 (sub-linear with 3× MACs)
- Efficient power scaling demonstrates good architecture
- Core logic power: 0.011 W for 3× speedup
