{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1716@europa.iet.ntnu.no " "Can't contact license server \"1716@europa.iet.ntnu.no\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1518464467104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518464467106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518464467106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:41:06 2018 " "Processing started: Mon Feb 12 20:41:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518464467106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464467106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464467106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518464467505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474433 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474442 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474445 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474447 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474450 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474450 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 wb_cpu_mem.vhd(63) " "VHDL error at wb_cpu_mem.vhd(63): block comments are not supported in VHDL_1993" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 63 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement wb_cpu_mem.vhd(70) " "VHDL syntax error at wb_cpu_mem.vhd(70) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 wb_cpu_mem.vhd(73) " "VHDL error at wb_cpu_mem.vhd(73): block comments are not supported in VHDL_1993" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 73 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement wb_cpu_mem.vhd(79) " "VHDL syntax error at wb_cpu_mem.vhd(79) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 wb_cpu_mem.vhd(82) " "VHDL error at wb_cpu_mem.vhd(82): block comments are not supported in VHDL_1993" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 82 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement wb_cpu_mem.vhd(147) " "VHDL syntax error at wb_cpu_mem.vhd(147) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file wb_cpu_mem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474455 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474457 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474460 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474464 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518464474598 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 12 20:41:14 2018 " "Processing ended: Mon Feb 12 20:41:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518464474598 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518464474598 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518464474598 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474598 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464475201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518464467106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518464467106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:41:06 2018 " "Processing started: Mon Feb 12 20:41:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518464467106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464467106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464467106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518464467505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474433 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474442 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474445 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474447 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474450 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474450 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 wb_cpu_mem.vhd(63) " "VHDL error at wb_cpu_mem.vhd(63): block comments are not supported in VHDL_1993" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 63 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement wb_cpu_mem.vhd(70) " "VHDL syntax error at wb_cpu_mem.vhd(70) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 wb_cpu_mem.vhd(73) " "VHDL error at wb_cpu_mem.vhd(73): block comments are not supported in VHDL_1993" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 73 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement wb_cpu_mem.vhd(79) " "VHDL syntax error at wb_cpu_mem.vhd(79) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 wb_cpu_mem.vhd(82) " "VHDL error at wb_cpu_mem.vhd(82): block comments are not supported in VHDL_1993" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 82 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement wb_cpu_mem.vhd(147) " "VHDL syntax error at wb_cpu_mem.vhd(147) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file wb_cpu_mem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474455 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474457 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474460 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474464 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464474464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518464474598 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 12 20:41:14 2018 " "Processing ended: Mon Feb 12 20:41:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518464474598 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518464474598 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518464474598 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464474598 ""}
