Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 17:42:26 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.982        0.000                      0                  278        0.241        0.000                      0                  278       49.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              94.982        0.000                      0                  278        0.241        0.000                      0                  278       49.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       94.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.982ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.220ns (45.549%)  route 2.654ns (54.451%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.942    v006_j_reg[23]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.265 r  v006_j_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.946    10.210    in11[25]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.306    10.516 r  v006_j[25]_i_1/O
                         net (fo=1, routed)           0.000    10.516    v006_j[25]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[25]/C
                         clock pessimism              0.394   105.501    
                         clock uncertainty           -0.035   105.466    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.032   105.498    v006_j_reg[25]
  -------------------------------------------------------------------
                         required time                        105.498    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 94.982    

Slack (MET) :             94.995ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.243ns (45.742%)  route 2.661ns (54.258%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.942    v006_j_reg[23]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.257 r  v006_j_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.952    10.209    in11[27]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.337    10.546 r  v006_j[27]_i_1/O
                         net (fo=1, routed)           0.000    10.546    v006_j[27]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[27]/C
                         clock pessimism              0.394   105.501    
                         clock uncertainty           -0.035   105.466    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.075   105.541    v006_j_reg[27]
  -------------------------------------------------------------------
                         required time                        105.541    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                 94.995    

Slack (MET) :             95.011ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.252ns (47.302%)  route 2.509ns (52.698%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.942    v006_j_reg[23]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  v006_j_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    v006_j_reg[27]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.278 r  v006_j_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.801    10.078    in11[28]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.325    10.403 r  v006_j[28]_i_1/O
                         net (fo=1, routed)           0.000    10.403    v006_j[28]_i_1_n_0
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[28]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X105Y50        FDRE (Setup_fdre_C_D)        0.075   105.415    v006_j_reg[28]
  -------------------------------------------------------------------
                         required time                        105.415    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                 95.011    

Slack (MET) :             95.068ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.103ns (45.128%)  route 2.557ns (54.872%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.147 r  v006_j_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.849     9.996    in11[21]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.306    10.302 r  v006_j[21]_i_1/O
                         net (fo=1, routed)           0.000    10.302    v006_j[21]_i_1_n_0
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[21]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X105Y50        FDRE (Setup_fdre_C_D)        0.031   105.371    v006_j_reg[21]
  -------------------------------------------------------------------
                         required time                        105.371    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 95.068    

Slack (MET) :             95.076ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 2.356ns (48.852%)  route 2.467ns (51.148%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.942    v006_j_reg[23]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  v006_j_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    v006_j_reg[27]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.374 r  v006_j_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.758    10.132    in11[31]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.333    10.465 r  v006_j[31]_i_2/O
                         net (fo=1, routed)           0.000    10.465    v006_j[31]_i_2_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[31]/C
                         clock pessimism              0.394   105.501    
                         clock uncertainty           -0.035   105.466    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.075   105.541    v006_j_reg[31]
  -------------------------------------------------------------------
                         required time                        105.541    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                 95.076    

Slack (MET) :             95.079ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.988ns (42.775%)  route 2.660ns (57.225%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.043 r  v006_j_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.952     9.995    in11[20]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.295    10.290 r  v006_j[20]_i_1/O
                         net (fo=1, routed)           0.000    10.290    v006_j[20]_i_1_n_0
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[20]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X105Y50        FDRE (Setup_fdre_C_D)        0.029   105.369    v006_j_reg[20]
  -------------------------------------------------------------------
                         required time                        105.369    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 95.079    

Slack (MET) :             95.107ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 2.363ns (49.311%)  route 2.429ns (50.689%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.942    v006_j_reg[23]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  v006_j_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    v006_j_reg[27]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 r  v006_j_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.721    10.102    in11[29]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.332    10.434 r  v006_j[29]_i_1/O
                         net (fo=1, routed)           0.000    10.434    v006_j[29]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[29]/C
                         clock pessimism              0.394   105.501    
                         clock uncertainty           -0.035   105.466    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.075   105.541    v006_j_reg[29]
  -------------------------------------------------------------------
                         required time                        105.541    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 95.107    

Slack (MET) :             95.121ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 2.014ns (43.717%)  route 2.593ns (56.283%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.063 r  v006_j_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.885     9.948    in11[22]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.301    10.249 r  v006_j[22]_i_1/O
                         net (fo=1, routed)           0.000    10.249    v006_j[22]_i_1_n_0
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[22]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X105Y50        FDRE (Setup_fdre_C_D)        0.031   105.371    v006_j_reg[22]
  -------------------------------------------------------------------
                         required time                        105.371    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                 95.121    

Slack (MET) :             95.152ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 2.274ns (49.221%)  route 2.346ns (50.779%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.824    v006_j_reg[19]_i_2_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.941 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.942    v006_j_reg[23]_i_2_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  v006_j_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    v006_j_reg[27]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.298 r  v006_j_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.638     9.935    in11[30]
    SLICE_X105Y50        LUT2 (Prop_lut2_I1_O)        0.327    10.262 r  v006_j[30]_i_1/O
                         net (fo=1, routed)           0.000    10.262    v006_j[30]_i_1_n_0
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  v006_j_reg[30]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X105Y50        FDRE (Setup_fdre_C_D)        0.075   105.415    v006_j_reg[30]
  -------------------------------------------------------------------
                         required time                        105.415    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 95.152    

Slack (MET) :             95.158ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.986ns (42.304%)  route 2.709ns (57.696%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.880     5.642    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  FSM_sequential_state_reg[3]/Q
                         net (fo=58, routed)          1.708     7.806    state[3]
    SLICE_X104Y44        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.356 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.356    v006_j_reg[3]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.473 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.473    v006_j_reg[7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.590 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    v006_j_reg[11]_i_2_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    v006_j_reg[15]_i_2_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.030 r  v006_j_reg[19]_i_2/O[1]
                         net (fo=1, routed)           1.001    10.031    in11[17]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.306    10.337 r  v006_j[17]_i_1/O
                         net (fo=1, routed)           0.000    10.337    v006_j[17]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[17]/C
                         clock pessimism              0.394   105.501    
                         clock uncertainty           -0.035   105.466    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.029   105.495    v006_j_reg[17]
  -------------------------------------------------------------------
                         required time                        105.495    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 95.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.706%)  route 0.420ns (69.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.639     1.736    clock_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.420     2.297    state[2]
    SLICE_X111Y49        LUT5 (Prop_lut5_I3_O)        0.045     2.342 r  FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.342    FSM_sequential_state[3]_i_1_n_0
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.912     2.106    clock_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.097     2.009    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.091     2.100    FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.166%)  route 0.164ns (46.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  FSM_sequential_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  FSM_sequential_state_reg[6]/Q
                         net (fo=51, routed)          0.164     2.040    state[6]
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.045     2.085 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.085    FSM_sequential_state[0]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X109Y52        FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.351     1.751    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.092     1.843    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.683%)  route 0.216ns (53.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  FSM_sequential_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  FSM_sequential_state_reg[5]/Q
                         net (fo=120, routed)         0.216     2.092    state[5]
    SLICE_X108Y50        LUT2 (Prop_lut2_I0_O)        0.048     2.140 r  tempint001[19]_i_1/O
                         net (fo=1, routed)           0.000     2.140    tempint001[19]_i_1_n_0
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[19]/C
                         clock pessimism             -0.351     1.751    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.131     1.882    tempint001_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            var2_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.672%)  route 0.181ns (49.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.639     1.736    clock_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.181     2.058    state[2]
    SLICE_X111Y51        LUT6 (Prop_lut6_I2_O)        0.045     2.103 r  var2_i_1/O
                         net (fo=1, routed)           0.000     2.103    var2_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  var2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  var2_reg/C
                         clock pessimism             -0.353     1.752    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.091     1.843    var2_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.851%)  route 0.179ns (44.149%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  FSM_sequential_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  FSM_sequential_state_reg[6]/Q
                         net (fo=51, routed)          0.179     2.055    state[6]
    SLICE_X110Y52        MUXF7 (Prop_muxf7_S_O)       0.085     2.140 r  FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.140    FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X110Y52        FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.331     1.774    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.105     1.879    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tempint000_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.639     1.736    clock_IBUF_BUFG
    SLICE_X111Y50        FDRE                                         r  tempint000_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  tempint000_reg[5]/Q
                         net (fo=7, routed)           0.170     2.047    tempint000_reg_n_0_[5]
    SLICE_X111Y50        LUT6 (Prop_lut6_I5_O)        0.045     2.092 r  tempint000[5]_i_1/O
                         net (fo=1, routed)           0.000     2.092    tempint000[5]_i_1_n_0
    SLICE_X111Y50        FDRE                                         r  tempint000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X111Y50        FDRE                                         r  tempint000_reg[5]/C
                         clock pessimism             -0.369     1.736    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.091     1.827    tempint000_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.285%)  route 0.216ns (53.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  FSM_sequential_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  FSM_sequential_state_reg[5]/Q
                         net (fo=120, routed)         0.216     2.092    state[5]
    SLICE_X108Y50        LUT2 (Prop_lut2_I0_O)        0.045     2.137 r  tempint001[16]_i_1/O
                         net (fo=1, routed)           0.000     2.137    tempint001[16]_i_1_n_0
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[16]/C
                         clock pessimism             -0.351     1.751    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.120     1.871    tempint001_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.673%)  route 0.213ns (53.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  FSM_sequential_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  FSM_sequential_state_reg[6]/Q
                         net (fo=51, routed)          0.213     2.088    state[6]
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.045     2.133 r  FSM_sequential_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.133    FSM_sequential_state[4]_i_1_n_0
    SLICE_X110Y51        FDRE                                         r  FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.331     1.774    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.091     1.865    FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 var1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            var1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.641     1.738    clock_IBUF_BUFG
    SLICE_X111Y48        FDRE                                         r  var1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141     1.879 r  var1_reg/Q
                         net (fo=6, routed)           0.180     2.059    var1_reg_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.045     2.104 r  var1_i_1/O
                         net (fo=1, routed)           0.000     2.104    var1_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  var1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.912     2.106    clock_IBUF_BUFG
    SLICE_X111Y48        FDRE                                         r  var1_reg/C
                         clock pessimism             -0.368     1.738    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091     1.829    var1_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.639     1.736    clock_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  done_int_reg/Q
                         net (fo=5, routed)           0.196     2.073    done_OBUF
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.118 r  done_int_i_1/O
                         net (fo=1, routed)           0.000     2.118    done_int_i_1_n_0
    SLICE_X110Y50        FDRE                                         r  done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  done_int_reg/C
                         clock pessimism             -0.369     1.736    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.091     1.827    done_int_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y42  index000_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y44  index000_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y44  index000_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y44  index000_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  index000_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  index000_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  index000_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y47  index000_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  index000_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y44  index000_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y44  index000_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y44  index000_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y47  index000_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y47  index000_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y42  index000_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y47  index000_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y47  index000_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  index000_reg[29]/C



