

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Wed May 13 18:38:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.085 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %round)" [aes.c:238]   --->   Operation 3 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i6 %round_read to i4" [aes.c:251]   --->   Operation 4 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 0, i4 %trunc_ln251)" [aes.c:251]   --->   Operation 5 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i4 %trunc_ln251 to i64" [aes.c:251]   --->   Operation 6 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln251" [aes.c:251]   --->   Operation 7 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:251]   --->   Operation 8 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i8 %and_ln to i64" [aes.c:251]   --->   Operation 9 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 10 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:251]   --->   Operation 11 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 12 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:251]   --->   Operation 13 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 14 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:251]   --->   Operation 15 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 16 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:251]   --->   Operation 17 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 18 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:251]   --->   Operation 19 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 20 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:251]   --->   Operation 21 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 22 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:251]   --->   Operation 23 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%RoundKey_8_addr = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 24 'getelementptr' 'RoundKey_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:251]   --->   Operation 25 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%RoundKey_9_addr = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 26 'getelementptr' 'RoundKey_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:251]   --->   Operation 27 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%RoundKey_10_addr = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 28 'getelementptr' 'RoundKey_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:251]   --->   Operation 29 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_11_addr = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 30 'getelementptr' 'RoundKey_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:251]   --->   Operation 31 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%RoundKey_12_addr = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 32 'getelementptr' 'RoundKey_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:251]   --->   Operation 33 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%RoundKey_13_addr = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 34 'getelementptr' 'RoundKey_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:251]   --->   Operation 35 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%RoundKey_14_addr = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 36 'getelementptr' 'RoundKey_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:251]   --->   Operation 37 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%RoundKey_15_addr = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln251_1" [aes.c:251]   --->   Operation 38 'getelementptr' 'RoundKey_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:251]   --->   Operation 39 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%state_3_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_3_read)" [aes.c:238]   --->   Operation 40 'read' 'state_3_3_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%state_3_2_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_2_read)" [aes.c:238]   --->   Operation 41 'read' 'state_3_2_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%state_3_1_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_1_read)" [aes.c:238]   --->   Operation 42 'read' 'state_3_1_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%state_3_0_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_0_read)" [aes.c:238]   --->   Operation 43 'read' 'state_3_0_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%state_2_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_3_read)" [aes.c:238]   --->   Operation 44 'read' 'state_2_3_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%state_2_2_read12 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_2_read)" [aes.c:238]   --->   Operation 45 'read' 'state_2_2_read12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%state_2_1_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_1_read)" [aes.c:238]   --->   Operation 46 'read' 'state_2_1_read11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_2_0_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_0_read)" [aes.c:238]   --->   Operation 47 'read' 'state_2_0_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%state_1_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_3_read)" [aes.c:238]   --->   Operation 48 'read' 'state_1_3_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%state_1_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_2_read)" [aes.c:238]   --->   Operation 49 'read' 'state_1_2_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%state_1_1_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_1_read)" [aes.c:238]   --->   Operation 50 'read' 'state_1_1_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%state_1_0_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_0_read)" [aes.c:238]   --->   Operation 51 'read' 'state_1_0_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%state_0_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_3_read)" [aes.c:238]   --->   Operation 52 'read' 'state_0_3_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%state_0_2_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_2_read)" [aes.c:238]   --->   Operation 53 'read' 'state_0_2_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%state_0_1_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_1_read)" [aes.c:238]   --->   Operation 54 'read' 'state_0_1_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%state_0_0_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_0_read)" [aes.c:238]   --->   Operation 55 'read' 'state_0_0_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:251]   --->   Operation 56 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 57 [1/1] (0.66ns)   --->   "%xor_ln251 = xor i8 %RoundKey_0_load, %state_0_0_read_3" [aes.c:251]   --->   Operation 57 'xor' 'xor_ln251' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:251]   --->   Operation 58 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 59 [1/1] (0.66ns)   --->   "%xor_ln251_1 = xor i8 %RoundKey_1_load, %state_0_1_read_3" [aes.c:251]   --->   Operation 59 'xor' 'xor_ln251_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:251]   --->   Operation 60 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 61 [1/1] (0.66ns)   --->   "%xor_ln251_2 = xor i8 %RoundKey_2_load, %state_0_2_read_3" [aes.c:251]   --->   Operation 61 'xor' 'xor_ln251_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:251]   --->   Operation 62 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 63 [1/1] (0.66ns)   --->   "%xor_ln251_3 = xor i8 %RoundKey_3_load, %state_0_3_read_3" [aes.c:251]   --->   Operation 63 'xor' 'xor_ln251_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:251]   --->   Operation 64 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 65 [1/1] (0.66ns)   --->   "%xor_ln251_4 = xor i8 %RoundKey_4_load, %state_1_0_read_3" [aes.c:251]   --->   Operation 65 'xor' 'xor_ln251_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:251]   --->   Operation 66 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 67 [1/1] (0.66ns)   --->   "%xor_ln251_5 = xor i8 %RoundKey_5_load, %state_1_1_read_3" [aes.c:251]   --->   Operation 67 'xor' 'xor_ln251_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:251]   --->   Operation 68 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 69 [1/1] (0.66ns)   --->   "%xor_ln251_6 = xor i8 %RoundKey_6_load, %state_1_2_read_2" [aes.c:251]   --->   Operation 69 'xor' 'xor_ln251_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:251]   --->   Operation 70 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 71 [1/1] (0.66ns)   --->   "%xor_ln251_7 = xor i8 %RoundKey_7_load, %state_1_3_read_3" [aes.c:251]   --->   Operation 71 'xor' 'xor_ln251_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:251]   --->   Operation 72 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 73 [1/1] (0.66ns)   --->   "%xor_ln251_8 = xor i8 %RoundKey_8_load, %state_2_0_read_3" [aes.c:251]   --->   Operation 73 'xor' 'xor_ln251_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:251]   --->   Operation 74 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 75 [1/1] (0.66ns)   --->   "%xor_ln251_9 = xor i8 %RoundKey_9_load, %state_2_1_read11" [aes.c:251]   --->   Operation 75 'xor' 'xor_ln251_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:251]   --->   Operation 76 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 77 [1/1] (0.66ns)   --->   "%xor_ln251_10 = xor i8 %RoundKey_10_load, %state_2_2_read12" [aes.c:251]   --->   Operation 77 'xor' 'xor_ln251_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:251]   --->   Operation 78 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 79 [1/1] (0.66ns)   --->   "%xor_ln251_11 = xor i8 %RoundKey_11_load, %state_2_3_read_3" [aes.c:251]   --->   Operation 79 'xor' 'xor_ln251_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:251]   --->   Operation 80 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 81 [1/1] (0.66ns)   --->   "%xor_ln251_12 = xor i8 %RoundKey_12_load, %state_3_0_read_3" [aes.c:251]   --->   Operation 81 'xor' 'xor_ln251_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:251]   --->   Operation 82 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 83 [1/1] (0.66ns)   --->   "%xor_ln251_13 = xor i8 %RoundKey_13_load, %state_3_1_read_3" [aes.c:251]   --->   Operation 83 'xor' 'xor_ln251_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:251]   --->   Operation 84 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 85 [1/1] (0.66ns)   --->   "%xor_ln251_14 = xor i8 %RoundKey_14_load, %state_3_2_read_3" [aes.c:251]   --->   Operation 85 'xor' 'xor_ln251_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:251]   --->   Operation 86 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 87 [1/1] (0.66ns)   --->   "%xor_ln251_15 = xor i8 %RoundKey_15_load, %state_3_3_read_3" [aes.c:251]   --->   Operation 87 'xor' 'xor_ln251_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %xor_ln251, 0" [aes.c:254]   --->   Operation 88 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %xor_ln251_1, 1" [aes.c:254]   --->   Operation 89 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %xor_ln251_2, 2" [aes.c:254]   --->   Operation 90 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %xor_ln251_3, 3" [aes.c:254]   --->   Operation 91 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %xor_ln251_4, 4" [aes.c:254]   --->   Operation 92 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %xor_ln251_5, 5" [aes.c:254]   --->   Operation 93 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %xor_ln251_6, 6" [aes.c:254]   --->   Operation 94 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %xor_ln251_7, 7" [aes.c:254]   --->   Operation 95 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %xor_ln251_8, 8" [aes.c:254]   --->   Operation 96 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %xor_ln251_9, 9" [aes.c:254]   --->   Operation 97 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %xor_ln251_10, 10" [aes.c:254]   --->   Operation 98 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %xor_ln251_11, 11" [aes.c:254]   --->   Operation 99 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %xor_ln251_12, 12" [aes.c:254]   --->   Operation 100 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %xor_ln251_13, 13" [aes.c:254]   --->   Operation 101 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %xor_ln251_14, 14" [aes.c:254]   --->   Operation 102 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %xor_ln251_15, 15" [aes.c:254]   --->   Operation 103 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14" [aes.c:254]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RoundKey_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RoundKey_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_read       (read          ) [ 000]
trunc_ln251      (trunc         ) [ 000]
and_ln           (bitconcatenate) [ 000]
zext_ln251       (zext          ) [ 000]
RoundKey_0_addr  (getelementptr ) [ 001]
zext_ln251_1     (zext          ) [ 000]
RoundKey_1_addr  (getelementptr ) [ 001]
RoundKey_2_addr  (getelementptr ) [ 001]
RoundKey_3_addr  (getelementptr ) [ 001]
RoundKey_4_addr  (getelementptr ) [ 001]
RoundKey_5_addr  (getelementptr ) [ 001]
RoundKey_6_addr  (getelementptr ) [ 001]
RoundKey_7_addr  (getelementptr ) [ 001]
RoundKey_8_addr  (getelementptr ) [ 001]
RoundKey_9_addr  (getelementptr ) [ 001]
RoundKey_10_addr (getelementptr ) [ 001]
RoundKey_11_addr (getelementptr ) [ 001]
RoundKey_12_addr (getelementptr ) [ 001]
RoundKey_13_addr (getelementptr ) [ 001]
RoundKey_14_addr (getelementptr ) [ 001]
RoundKey_15_addr (getelementptr ) [ 001]
state_3_3_read_3 (read          ) [ 000]
state_3_2_read_3 (read          ) [ 000]
state_3_1_read_3 (read          ) [ 000]
state_3_0_read_3 (read          ) [ 000]
state_2_3_read_3 (read          ) [ 000]
state_2_2_read12 (read          ) [ 000]
state_2_1_read11 (read          ) [ 000]
state_2_0_read_3 (read          ) [ 000]
state_1_3_read_3 (read          ) [ 000]
state_1_2_read_2 (read          ) [ 000]
state_1_1_read_3 (read          ) [ 000]
state_1_0_read_3 (read          ) [ 000]
state_0_3_read_3 (read          ) [ 000]
state_0_2_read_3 (read          ) [ 000]
state_0_1_read_3 (read          ) [ 000]
state_0_0_read_3 (read          ) [ 000]
RoundKey_0_load  (load          ) [ 000]
xor_ln251        (xor           ) [ 000]
RoundKey_1_load  (load          ) [ 000]
xor_ln251_1      (xor           ) [ 000]
RoundKey_2_load  (load          ) [ 000]
xor_ln251_2      (xor           ) [ 000]
RoundKey_3_load  (load          ) [ 000]
xor_ln251_3      (xor           ) [ 000]
RoundKey_4_load  (load          ) [ 000]
xor_ln251_4      (xor           ) [ 000]
RoundKey_5_load  (load          ) [ 000]
xor_ln251_5      (xor           ) [ 000]
RoundKey_6_load  (load          ) [ 000]
xor_ln251_6      (xor           ) [ 000]
RoundKey_7_load  (load          ) [ 000]
xor_ln251_7      (xor           ) [ 000]
RoundKey_8_load  (load          ) [ 000]
xor_ln251_8      (xor           ) [ 000]
RoundKey_9_load  (load          ) [ 000]
xor_ln251_9      (xor           ) [ 000]
RoundKey_10_load (load          ) [ 000]
xor_ln251_10     (xor           ) [ 000]
RoundKey_11_load (load          ) [ 000]
xor_ln251_11     (xor           ) [ 000]
RoundKey_12_load (load          ) [ 000]
xor_ln251_12     (xor           ) [ 000]
RoundKey_13_load (load          ) [ 000]
xor_ln251_13     (xor           ) [ 000]
RoundKey_14_load (load          ) [ 000]
xor_ln251_14     (xor           ) [ 000]
RoundKey_15_load (load          ) [ 000]
xor_ln251_15     (xor           ) [ 000]
mrv              (insertvalue   ) [ 000]
mrv_1            (insertvalue   ) [ 000]
mrv_2            (insertvalue   ) [ 000]
mrv_3            (insertvalue   ) [ 000]
mrv_4            (insertvalue   ) [ 000]
mrv_5            (insertvalue   ) [ 000]
mrv_6            (insertvalue   ) [ 000]
mrv_7            (insertvalue   ) [ 000]
mrv_8            (insertvalue   ) [ 000]
mrv_9            (insertvalue   ) [ 000]
mrv_10           (insertvalue   ) [ 000]
mrv_s            (insertvalue   ) [ 000]
mrv_11           (insertvalue   ) [ 000]
mrv_12           (insertvalue   ) [ 000]
mrv_13           (insertvalue   ) [ 000]
mrv_14           (insertvalue   ) [ 000]
ret_ln254        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="round">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_0_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_0_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_0_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_0_3_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_3_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_1_0_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_0_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_1_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_1_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_1_3_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_3_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_2_0_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_0_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_2_1_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_2_2_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_2_3_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_3_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_3_0_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_0_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_3_1_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_1_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_3_2_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_2_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_3_3_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_3_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="RoundKey_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="RoundKey_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="RoundKey_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="RoundKey_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="RoundKey_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="RoundKey_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="RoundKey_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="RoundKey_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="RoundKey_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="RoundKey_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="RoundKey_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="RoundKey_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="RoundKey_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="RoundKey_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="RoundKey_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="RoundKey_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="round_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="state_3_3_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_3_read_3/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="state_3_2_read_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_2_read_3/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_3_1_read_3_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_1_read_3/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_3_0_read_3_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_0_read_3/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="state_2_3_read_3_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_3_read_3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="state_2_2_read12_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_2_read12/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="state_2_1_read11_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_1_read11/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="state_2_0_read_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_0_read_3/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_1_3_read_3_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_3_read_3/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_1_2_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_2_read_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_1_1_read_3_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_1_read_3/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="state_1_0_read_3_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_0_read_3/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="state_0_3_read_3_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_3_read_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_0_2_read_3_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_2_read_3/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_0_1_read_3_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_1_read_3/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="state_0_0_read_3_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_0_read_3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="RoundKey_0_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_0_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_0_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="RoundKey_1_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_1_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_1_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="RoundKey_2_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_2_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_2_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="RoundKey_3_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_3_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_3_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="RoundKey_4_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_4_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_4_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="RoundKey_5_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_5_addr/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_5_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="RoundKey_6_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_6_addr/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_6_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="RoundKey_7_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_7_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_7_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="RoundKey_8_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_8_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_8_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="RoundKey_9_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_9_addr/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_9_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="RoundKey_10_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_10_addr/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_10_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="RoundKey_11_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_11_addr/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_11_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="RoundKey_12_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_12_addr/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_12_load/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="RoundKey_13_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_13_addr/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_13_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="RoundKey_14_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_14_addr/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_14_load/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="RoundKey_15_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_15_addr/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_15_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln251_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln251_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln251_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln251_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln251_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln251_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="xor_ln251_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_3/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln251_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_4/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln251_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_5/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln251_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_6/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln251_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_7/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln251_8_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_8/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln251_9_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_9/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln251_10_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_10/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln251_11_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_11/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln251_12_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_12/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln251_13_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_13/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln251_14_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_14/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln251_15_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251_15/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mrv_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mrv_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="mrv_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="128" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mrv_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="mrv_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="128" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mrv_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="mrv_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="128" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mrv_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mrv_8_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="128" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_9_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_10_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="128" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mrv_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="128" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="mrv_11_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="128" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="mrv_12_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="mrv_13_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="128" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mrv_14_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="128" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="RoundKey_0_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="1"/>
<pin id="618" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_0_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="RoundKey_1_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="1"/>
<pin id="623" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_1_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="RoundKey_2_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_2_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="RoundKey_3_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="1"/>
<pin id="633" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_3_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="RoundKey_4_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="1"/>
<pin id="638" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_4_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="RoundKey_5_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_5_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="RoundKey_6_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="1"/>
<pin id="648" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_6_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="RoundKey_7_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_7_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="RoundKey_8_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="1"/>
<pin id="658" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_8_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="RoundKey_9_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="1"/>
<pin id="663" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_9_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="RoundKey_10_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_10_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="RoundKey_11_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="1"/>
<pin id="673" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_11_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="RoundKey_12_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="1"/>
<pin id="678" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_12_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="RoundKey_13_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_13_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="RoundKey_14_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="1"/>
<pin id="688" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_14_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="RoundKey_15_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_15_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="74" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="74" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="72" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="72" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="72" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="78" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="388" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="408"><net_src comp="392" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="416"><net_src comp="405" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="418"><net_src comp="405" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="419"><net_src comp="405" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="420"><net_src comp="405" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="422"><net_src comp="405" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="423"><net_src comp="405" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="428"><net_src comp="187" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="174" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="200" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="168" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="213" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="162" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="226" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="156" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="239" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="150" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="252" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="144" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="265" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="138" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="278" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="132" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="291" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="126" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="304" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="120" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="317" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="114" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="330" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="108" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="343" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="102" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="356" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="96" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="369" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="90" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="382" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="84" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="424" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="430" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="436" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="442" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="448" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="454" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="460" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="466" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="472" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="478" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="484" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="490" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="496" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="502" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="508" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="514" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="180" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="624"><net_src comp="193" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="629"><net_src comp="206" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="634"><net_src comp="219" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="639"><net_src comp="232" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="644"><net_src comp="245" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="649"><net_src comp="258" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="654"><net_src comp="271" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="659"><net_src comp="284" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="664"><net_src comp="297" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="669"><net_src comp="310" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="674"><net_src comp="323" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="679"><net_src comp="336" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="684"><net_src comp="349" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="689"><net_src comp="362" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="694"><net_src comp="375" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="382" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: AddRoundKey : round | {1 }
	Port: AddRoundKey : state_0_0_read | {2 }
	Port: AddRoundKey : state_0_1_read | {2 }
	Port: AddRoundKey : state_0_2_read | {2 }
	Port: AddRoundKey : state_0_3_read | {2 }
	Port: AddRoundKey : state_1_0_read | {2 }
	Port: AddRoundKey : state_1_1_read | {2 }
	Port: AddRoundKey : state_1_2_read | {2 }
	Port: AddRoundKey : state_1_3_read | {2 }
	Port: AddRoundKey : state_2_0_read | {2 }
	Port: AddRoundKey : state_2_1_read | {2 }
	Port: AddRoundKey : state_2_2_read | {2 }
	Port: AddRoundKey : state_2_3_read | {2 }
	Port: AddRoundKey : state_3_0_read | {2 }
	Port: AddRoundKey : state_3_1_read | {2 }
	Port: AddRoundKey : state_3_2_read | {2 }
	Port: AddRoundKey : state_3_3_read | {2 }
	Port: AddRoundKey : RoundKey_0 | {1 2 }
	Port: AddRoundKey : RoundKey_1 | {1 2 }
	Port: AddRoundKey : RoundKey_2 | {1 2 }
	Port: AddRoundKey : RoundKey_3 | {1 2 }
	Port: AddRoundKey : RoundKey_4 | {1 2 }
	Port: AddRoundKey : RoundKey_5 | {1 2 }
	Port: AddRoundKey : RoundKey_6 | {1 2 }
	Port: AddRoundKey : RoundKey_7 | {1 2 }
	Port: AddRoundKey : RoundKey_8 | {1 2 }
	Port: AddRoundKey : RoundKey_9 | {1 2 }
	Port: AddRoundKey : RoundKey_10 | {1 2 }
	Port: AddRoundKey : RoundKey_11 | {1 2 }
	Port: AddRoundKey : RoundKey_12 | {1 2 }
	Port: AddRoundKey : RoundKey_13 | {1 2 }
	Port: AddRoundKey : RoundKey_14 | {1 2 }
	Port: AddRoundKey : RoundKey_15 | {1 2 }
  - Chain level:
	State 1
		and_ln : 1
		zext_ln251 : 1
		RoundKey_0_addr : 2
		RoundKey_0_load : 3
		zext_ln251_1 : 2
		RoundKey_1_addr : 3
		RoundKey_1_load : 4
		RoundKey_2_addr : 3
		RoundKey_2_load : 4
		RoundKey_3_addr : 3
		RoundKey_3_load : 4
		RoundKey_4_addr : 3
		RoundKey_4_load : 4
		RoundKey_5_addr : 3
		RoundKey_5_load : 4
		RoundKey_6_addr : 3
		RoundKey_6_load : 4
		RoundKey_7_addr : 3
		RoundKey_7_load : 4
		RoundKey_8_addr : 3
		RoundKey_8_load : 4
		RoundKey_9_addr : 3
		RoundKey_9_load : 4
		RoundKey_10_addr : 3
		RoundKey_10_load : 4
		RoundKey_11_addr : 3
		RoundKey_11_load : 4
		RoundKey_12_addr : 3
		RoundKey_12_load : 4
		RoundKey_13_addr : 3
		RoundKey_13_load : 4
		RoundKey_14_addr : 3
		RoundKey_14_load : 4
		RoundKey_15_addr : 3
		RoundKey_15_load : 4
	State 2
		xor_ln251 : 1
		xor_ln251_1 : 1
		xor_ln251_2 : 1
		xor_ln251_3 : 1
		xor_ln251_4 : 1
		xor_ln251_5 : 1
		xor_ln251_6 : 1
		xor_ln251_7 : 1
		xor_ln251_8 : 1
		xor_ln251_9 : 1
		xor_ln251_10 : 1
		xor_ln251_11 : 1
		xor_ln251_12 : 1
		xor_ln251_13 : 1
		xor_ln251_14 : 1
		xor_ln251_15 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_s : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln254 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       xor_ln251_fu_424       |    0    |    8    |
|          |      xor_ln251_1_fu_430      |    0    |    8    |
|          |      xor_ln251_2_fu_436      |    0    |    8    |
|          |      xor_ln251_3_fu_442      |    0    |    8    |
|          |      xor_ln251_4_fu_448      |    0    |    8    |
|          |      xor_ln251_5_fu_454      |    0    |    8    |
|          |      xor_ln251_6_fu_460      |    0    |    8    |
|    xor   |      xor_ln251_7_fu_466      |    0    |    8    |
|          |      xor_ln251_8_fu_472      |    0    |    8    |
|          |      xor_ln251_9_fu_478      |    0    |    8    |
|          |      xor_ln251_10_fu_484     |    0    |    8    |
|          |      xor_ln251_11_fu_490     |    0    |    8    |
|          |      xor_ln251_12_fu_496     |    0    |    8    |
|          |      xor_ln251_13_fu_502     |    0    |    8    |
|          |      xor_ln251_14_fu_508     |    0    |    8    |
|          |      xor_ln251_15_fu_514     |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |     round_read_read_fu_78    |    0    |    0    |
|          |  state_3_3_read_3_read_fu_84 |    0    |    0    |
|          |  state_3_2_read_3_read_fu_90 |    0    |    0    |
|          |  state_3_1_read_3_read_fu_96 |    0    |    0    |
|          | state_3_0_read_3_read_fu_102 |    0    |    0    |
|          | state_2_3_read_3_read_fu_108 |    0    |    0    |
|          | state_2_2_read12_read_fu_114 |    0    |    0    |
|          | state_2_1_read11_read_fu_120 |    0    |    0    |
|   read   | state_2_0_read_3_read_fu_126 |    0    |    0    |
|          | state_1_3_read_3_read_fu_132 |    0    |    0    |
|          | state_1_2_read_2_read_fu_138 |    0    |    0    |
|          | state_1_1_read_3_read_fu_144 |    0    |    0    |
|          | state_1_0_read_3_read_fu_150 |    0    |    0    |
|          | state_0_3_read_3_read_fu_156 |    0    |    0    |
|          | state_0_2_read_3_read_fu_162 |    0    |    0    |
|          | state_0_1_read_3_read_fu_168 |    0    |    0    |
|          | state_0_0_read_3_read_fu_174 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln251_fu_388      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         and_ln_fu_392        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln251_fu_400      |    0    |    0    |
|          |      zext_ln251_1_fu_405     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          mrv_fu_520          |    0    |    0    |
|          |         mrv_1_fu_526         |    0    |    0    |
|          |         mrv_2_fu_532         |    0    |    0    |
|          |         mrv_3_fu_538         |    0    |    0    |
|          |         mrv_4_fu_544         |    0    |    0    |
|          |         mrv_5_fu_550         |    0    |    0    |
|          |         mrv_6_fu_556         |    0    |    0    |
|insertvalue|         mrv_7_fu_562         |    0    |    0    |
|          |         mrv_8_fu_568         |    0    |    0    |
|          |         mrv_9_fu_574         |    0    |    0    |
|          |         mrv_10_fu_580        |    0    |    0    |
|          |         mrv_s_fu_586         |    0    |    0    |
|          |         mrv_11_fu_592        |    0    |    0    |
|          |         mrv_12_fu_598        |    0    |    0    |
|          |         mrv_13_fu_604        |    0    |    0    |
|          |         mrv_14_fu_610        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   128   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| RoundKey_0_addr_reg_616|    4   |
|RoundKey_10_addr_reg_666|    4   |
|RoundKey_11_addr_reg_671|    4   |
|RoundKey_12_addr_reg_676|    4   |
|RoundKey_13_addr_reg_681|    4   |
|RoundKey_14_addr_reg_686|    4   |
|RoundKey_15_addr_reg_691|    4   |
| RoundKey_1_addr_reg_621|    4   |
| RoundKey_2_addr_reg_626|    4   |
| RoundKey_3_addr_reg_631|    4   |
| RoundKey_4_addr_reg_636|    4   |
| RoundKey_5_addr_reg_641|    4   |
| RoundKey_6_addr_reg_646|    4   |
| RoundKey_7_addr_reg_651|    4   |
| RoundKey_8_addr_reg_656|    4   |
| RoundKey_9_addr_reg_661|    4   |
+------------------------+--------+
|          Total         |   64   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_382 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  18.928 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   18   |    -   |   144  |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |   64   |   272  |
+-----------+--------+--------+--------+
