Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 30 23:59:22 2021
| Host         : DESKTOP-OLKKM7R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bitonic_sort_timing_summary_routed.rpt -pb bitonic_sort_timing_summary_routed.pb -rpx bitonic_sort_timing_summary_routed.rpx -warn_on_violation
| Design       : bitonic_sort
| Device       : 7z035-ffv676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.010       -0.014                      2                 3696        0.089        0.000                      0                 3696        2.934        0.000                       0                  1861  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.010       -0.014                      2                 3696        0.089        0.000                      0                 3696        2.934        0.000                       0                  1861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.010ns,  Total Violation       -0.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[8][34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 2.080ns (31.054%)  route 4.618ns (68.946%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 10.194 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.944    10.233    result[10][49]_i_4_n_0
    SLICE_X19Y152        LUT6 (Prop_lut6_I3_O)        0.043    10.276 r  result[8][34]_i_2/O
                         net (fo=1, routed)           0.179    10.456    result[8][34]_i_2_n_0
    SLICE_X17Y152        LUT5 (Prop_lut5_I4_O)        0.043    10.499 r  result[8][34]_i_1/O
                         net (fo=1, routed)           0.000    10.499    result[8][34]_i_1_n_0
    SLICE_X17Y152        FDRE                                         r  result_reg[8][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.167    10.194    clk_IBUF_BUFG
    SLICE_X17Y152        FDRE                                         r  result_reg[8][34]/C
                         clock pessimism              0.297    10.491    
                         clock uncertainty           -0.035    10.455    
    SLICE_X17Y152        FDRE (Setup_fdre_C_D)        0.033    10.488    result_reg[8][34]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 2.080ns (30.960%)  route 4.638ns (69.040%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 10.190 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.866    10.156    result[10][49]_i_4_n_0
    SLICE_X17Y161        LUT6 (Prop_lut6_I3_O)        0.043    10.199 r  result[10][31]_i_2/O
                         net (fo=1, routed)           0.277    10.476    result[10][31]_i_2_n_0
    SLICE_X18Y161        LUT5 (Prop_lut5_I4_O)        0.043    10.519 r  result[10][31]_i_1/O
                         net (fo=1, routed)           0.000    10.519    result[10][31]_i_1_n_0
    SLICE_X18Y161        FDRE                                         r  result_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.163    10.190    clk_IBUF_BUFG
    SLICE_X18Y161        FDRE                                         r  result_reg[10][31]/C
                         clock pessimism              0.297    10.487    
                         clock uncertainty           -0.035    10.451    
    SLICE_X18Y161        FDRE (Setup_fdre_C_D)        0.064    10.515    result_reg[10][31]
  -------------------------------------------------------------------
                         required time                         10.515    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[10][42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.080ns (30.982%)  route 4.633ns (69.018%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 10.190 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.941    10.231    result[10][49]_i_4_n_0
    SLICE_X15Y162        LUT6 (Prop_lut6_I3_O)        0.043    10.274 r  result[10][42]_i_2/O
                         net (fo=1, routed)           0.197    10.471    result[10][42]_i_2_n_0
    SLICE_X16Y162        LUT5 (Prop_lut5_I4_O)        0.043    10.514 r  result[10][42]_i_1/O
                         net (fo=1, routed)           0.000    10.514    result[10][42]_i_1_n_0
    SLICE_X16Y162        FDRE                                         r  result_reg[10][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.163    10.190    clk_IBUF_BUFG
    SLICE_X16Y162        FDRE                                         r  result_reg[10][42]/C
                         clock pessimism              0.297    10.487    
                         clock uncertainty           -0.035    10.451    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.066    10.517    result_reg[10][42]
  -------------------------------------------------------------------
                         required time                         10.517    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[8][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.080ns (31.156%)  route 4.596ns (68.844%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 10.185 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.781    10.070    result[10][49]_i_4_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I3_O)        0.043    10.113 r  result[8][23]_i_2/O
                         net (fo=1, routed)           0.320    10.434    result[8][23]_i_2_n_0
    SLICE_X27Y162        LUT5 (Prop_lut5_I4_O)        0.043    10.477 r  result[8][23]_i_1/O
                         net (fo=1, routed)           0.000    10.477    result[8][23]_i_1_n_0
    SLICE_X27Y162        FDRE                                         r  result_reg[8][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.158    10.185    clk_IBUF_BUFG
    SLICE_X27Y162        FDRE                                         r  result_reg[8][23]/C
                         clock pessimism              0.297    10.482    
                         clock uncertainty           -0.035    10.446    
    SLICE_X27Y162        FDRE (Setup_fdre_C_D)        0.034    10.480    result_reg[8][23]
  -------------------------------------------------------------------
                         required time                         10.480    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 databuf_reg[3][58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[9][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.795ns (27.605%)  route 4.707ns (72.395%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 10.130 - 6.667 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.353     3.917    clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  databuf_reg[3][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  databuf_reg[3][58]/Q
                         net (fo=9, routed)           0.600     4.739    databuf_reg_n_0_[3][58]
    SLICE_X6Y169         LUT4 (Prop_lut4_I0_O)        0.043     4.782 r  result[15][49]_i_274/O
                         net (fo=1, routed)           0.000     4.782    result[15][49]_i_274_n_0
    SLICE_X6Y169         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.028 r  result_reg[15][49]_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.028    result_reg[15][49]_i_138_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.138 r  result_reg[15][49]_i_54/CO[2]
                         net (fo=100, routed)         0.733     5.871    result_reg[15][49]_i_54_n_1
    SLICE_X10Y178        LUT6 (Prop_lut6_I2_O)        0.128     5.999 r  result[15][21]_i_7/O
                         net (fo=6, routed)           0.606     6.605    result[15][21]_i_7_n_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I3_O)        0.050     6.655 r  result[15][49]_i_160/O
                         net (fo=1, routed)           0.000     6.655    result[15][49]_i_160_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.147     6.802 r  result_reg[15][49]_i_57/CO[2]
                         net (fo=1, routed)           0.327     7.129    result_reg[15][49]_i_57_n_1
    SLICE_X11Y175        LUT3 (Prop_lut3_I1_O)        0.128     7.257 r  result[15][49]_i_17/O
                         net (fo=100, routed)         0.560     7.817    result[15][49]_i_17_n_0
    SLICE_X12Y173        LUT5 (Prop_lut5_I1_O)        0.043     7.860 r  result[11][2]_i_3/O
                         net (fo=6, routed)           0.542     8.402    result[11][2]_i_3_n_0
    SLICE_X14Y173        LUT4 (Prop_lut4_I1_O)        0.043     8.445 r  result[11][49]_i_98/O
                         net (fo=1, routed)           0.000     8.445    result[11][49]_i_98_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.701 r  result_reg[11][49]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.701    result_reg[11][49]_i_74_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.755 r  result_reg[11][49]_i_44/CO[3]
                         net (fo=1, routed)           0.007     8.762    result_reg[11][49]_i_44_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.872 r  result_reg[11][49]_i_24/CO[2]
                         net (fo=1, routed)           0.229     9.102    result_reg[11][49]_i_24_n_1
    SLICE_X15Y175        LUT3 (Prop_lut3_I0_O)        0.128     9.230 r  result[11][49]_i_8/O
                         net (fo=100, routed)         0.925    10.155    result[11][49]_i_8_n_0
    SLICE_X37Y163        LUT6 (Prop_lut6_I3_O)        0.043    10.198 r  result[9][24]_i_2/O
                         net (fo=1, routed)           0.178    10.376    result[9][24]_i_2_n_0
    SLICE_X39Y163        LUT5 (Prop_lut5_I4_O)        0.043    10.419 r  result[9][24]_i_1/O
                         net (fo=1, routed)           0.000    10.419    result[9][24]_i_1_n_0
    SLICE_X39Y163        FDRE                                         r  result_reg[9][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.103    10.130    clk_IBUF_BUFG
    SLICE_X39Y163        FDRE                                         r  result_reg[9][24]/C
                         clock pessimism              0.297    10.427    
                         clock uncertainty           -0.035    10.391    
    SLICE_X39Y163        FDRE (Setup_fdre_C_D)        0.033    10.424    result_reg[9][24]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[8][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 2.080ns (31.228%)  route 4.581ns (68.772%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 10.173 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.569     9.859    result[10][49]_i_4_n_0
    SLICE_X36Y172        LUT6 (Prop_lut6_I3_O)        0.043     9.902 r  result[8][16]_i_2/O
                         net (fo=1, routed)           0.516    10.418    result[8][16]_i_2_n_0
    SLICE_X31Y174        LUT5 (Prop_lut5_I4_O)        0.043    10.461 r  result[8][16]_i_1/O
                         net (fo=1, routed)           0.000    10.461    result[8][16]_i_1_n_0
    SLICE_X31Y174        FDRE                                         r  result_reg[8][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.146    10.173    clk_IBUF_BUFG
    SLICE_X31Y174        FDRE                                         r  result_reg[8][16]/C
                         clock pessimism              0.297    10.470    
                         clock uncertainty           -0.035    10.434    
    SLICE_X31Y174        FDRE (Setup_fdre_C_D)        0.034    10.468    result_reg[8][16]
  -------------------------------------------------------------------
                         required time                         10.468    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 2.080ns (31.183%)  route 4.590ns (68.817%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 10.185 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.779    10.068    result[10][49]_i_4_n_0
    SLICE_X22Y162        LUT6 (Prop_lut6_I3_O)        0.043    10.111 r  result[10][23]_i_2/O
                         net (fo=1, routed)           0.316    10.428    result[10][23]_i_2_n_0
    SLICE_X24Y161        LUT5 (Prop_lut5_I4_O)        0.043    10.471 r  result[10][23]_i_1/O
                         net (fo=1, routed)           0.000    10.471    result[10][23]_i_1_n_0
    SLICE_X24Y161        FDRE                                         r  result_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.158    10.185    clk_IBUF_BUFG
    SLICE_X24Y161        FDRE                                         r  result_reg[10][23]/C
                         clock pessimism              0.297    10.482    
                         clock uncertainty           -0.035    10.446    
    SLICE_X24Y161        FDRE (Setup_fdre_C_D)        0.034    10.480    result_reg[10][23]
  -------------------------------------------------------------------
                         required time                         10.480    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[8][35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.080ns (31.169%)  route 4.593ns (68.831%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 10.190 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.916    10.206    result[10][49]_i_4_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.043    10.249 r  result[8][35]_i_2/O
                         net (fo=1, routed)           0.182    10.431    result[8][35]_i_2_n_0
    SLICE_X17Y163        LUT5 (Prop_lut5_I4_O)        0.043    10.474 r  result[8][35]_i_1/O
                         net (fo=1, routed)           0.000    10.474    result[8][35]_i_1_n_0
    SLICE_X17Y163        FDRE                                         r  result_reg[8][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.163    10.190    clk_IBUF_BUFG
    SLICE_X17Y163        FDRE                                         r  result_reg[8][35]/C
                         clock pessimism              0.297    10.487    
                         clock uncertainty           -0.035    10.451    
    SLICE_X17Y163        FDRE (Setup_fdre_C_D)        0.034    10.485    result_reg[8][35]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 databuf_reg[5][52]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 2.063ns (31.312%)  route 4.526ns (68.688%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 10.193 - 6.667 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.352     3.916    clk_IBUF_BUFG
    SLICE_X5Y170         FDRE                                         r  databuf_reg[5][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  databuf_reg[5][52]/Q
                         net (fo=9, routed)           0.456     4.595    databuf_reg_n_0_[5][52]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.043     4.638 r  result[15][49]_i_414/O
                         net (fo=1, routed)           0.000     4.638    result[15][49]_i_414_n_0
    SLICE_X5Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.905 r  result_reg[15][49]_i_311/CO[3]
                         net (fo=1, routed)           0.000     4.905    result_reg[15][49]_i_311_n_0
    SLICE_X5Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.958 r  result_reg[15][49]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.958    result_reg[15][49]_i_173_n_0
    SLICE_X5Y173         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.068 r  result_reg[15][49]_i_59/CO[2]
                         net (fo=100, routed)         0.566     5.634    result_reg[15][49]_i_59_n_1
    SLICE_X4Y169         LUT6 (Prop_lut6_I3_O)        0.129     5.763 r  result[7][2]_i_5/O
                         net (fo=6, routed)           0.752     6.514    result[7][2]_i_5_n_0
    SLICE_X8Y167         LUT4 (Prop_lut4_I0_O)        0.043     6.557 r  result[7][49]_i_188/O
                         net (fo=1, routed)           0.000     6.557    result[7][49]_i_188_n_0
    SLICE_X8Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.813 r  result_reg[7][49]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.813    result_reg[7][49]_i_130_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.867 r  result_reg[7][49]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.867    result_reg[7][49]_i_84_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.977 r  result_reg[7][49]_i_50/CO[2]
                         net (fo=1, routed)           0.268     7.246    result_reg[7][49]_i_50_n_1
    SLICE_X8Y170         LUT3 (Prop_lut3_I0_O)        0.128     7.374 r  result[7][49]_i_25/O
                         net (fo=100, routed)         0.445     7.819    result[7][49]_i_25_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.862 r  result[3][4]_i_3/O
                         net (fo=6, routed)           0.561     8.423    result[3][4]_i_3_n_0
    SLICE_X10Y165        LUT4 (Prop_lut4_I0_O)        0.043     8.466 r  result[3][49]_i_105/O
                         net (fo=1, routed)           0.000     8.466    result[3][49]_i_105_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.649 r  result_reg[3][49]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.649    result_reg[3][49]_i_83_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.703 r  result_reg[3][49]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.703    result_reg[3][49]_i_51_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.813 r  result_reg[3][49]_i_25/CO[2]
                         net (fo=1, routed)           0.376     9.189    result_reg[3][49]_i_25_n_1
    SLICE_X8Y164         LUT3 (Prop_lut3_I1_O)        0.128     9.317 r  result[3][49]_i_8/O
                         net (fo=100, routed)         0.676     9.992    result[3][49]_i_8_n_0
    SLICE_X20Y159        LUT6 (Prop_lut6_I3_O)        0.043    10.035 r  result[1][46]_i_2/O
                         net (fo=1, routed)           0.426    10.461    result[1][46]_i_2_n_0
    SLICE_X20Y153        LUT5 (Prop_lut5_I4_O)        0.043    10.504 r  result[1][46]_i_1/O
                         net (fo=1, routed)           0.000    10.504    result[1][46]_i_1_n_0
    SLICE_X20Y153        FDRE                                         r  result_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.166    10.193    clk_IBUF_BUFG
    SLICE_X20Y153        FDRE                                         r  result_reg[1][46]/C
                         clock pessimism              0.297    10.490    
                         clock uncertainty           -0.035    10.454    
    SLICE_X20Y153        FDRE (Setup_fdre_C_D)        0.064    10.518    result_reg[1][46]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 databuf_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[10][41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.080ns (31.083%)  route 4.612ns (68.917%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 10.190 - 6.667 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.818     0.818 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.653     2.471    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.237     3.801    clk_IBUF_BUFG
    SLICE_X48Y166        FDRE                                         r  databuf_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y166        FDRE (Prop_fdre_C_Q)         0.236     4.037 r  databuf_reg[5][6]/Q
                         net (fo=9, routed)           0.559     4.596    databuf_reg_n_0_[5][6]
    SLICE_X48Y167        LUT4 (Prop_lut4_I1_O)        0.123     4.719 r  result[14][49]_i_350/O
                         net (fo=1, routed)           0.000     4.719    result[14][49]_i_350_n_0
    SLICE_X48Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.899 r  result_reg[14][49]_i_248/CO[3]
                         net (fo=1, routed)           0.000     4.899    result_reg[14][49]_i_248_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.953 r  result_reg[14][49]_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.953    result_reg[14][49]_i_128_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.063 r  result_reg[14][49]_i_38/CO[2]
                         net (fo=100, routed)         0.517     5.580    result_reg[14][49]_i_38_n_1
    SLICE_X47Y165        LUT6 (Prop_lut6_I2_O)        0.128     5.708 r  result[14][5]_i_5/O
                         net (fo=6, routed)           0.540     6.247    result[14][5]_i_5_n_0
    SLICE_X46Y167        LUT4 (Prop_lut4_I2_O)        0.043     6.290 r  result[14][49]_i_335/O
                         net (fo=1, routed)           0.000     6.290    result[14][49]_i_335_n_0
    SLICE_X46Y167        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.473 r  result_reg[14][49]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.473    result_reg[14][49]_i_230_n_0
    SLICE_X46Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.527 r  result_reg[14][49]_i_114/CO[3]
                         net (fo=1, routed)           0.000     6.527    result_reg[14][49]_i_114_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.637 r  result_reg[14][49]_i_36/CO[2]
                         net (fo=1, routed)           0.332     6.969    result_reg[14][49]_i_36_n_1
    SLICE_X49Y169        LUT3 (Prop_lut3_I0_O)        0.128     7.097 r  result[14][49]_i_12/O
                         net (fo=100, routed)         0.582     7.679    result[14][49]_i_12_n_0
    SLICE_X41Y165        LUT5 (Prop_lut5_I1_O)        0.043     7.722 r  result[10][2]_i_3/O
                         net (fo=6, routed)           0.557     8.279    result[10][2]_i_3_n_0
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     8.322 r  result[10][49]_i_46/O
                         net (fo=1, routed)           0.000     8.322    result[10][49]_i_46_n_0
    SLICE_X37Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.589 r  result_reg[10][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.589    result_reg[10][49]_i_22_n_0
    SLICE_X37Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.642 r  result_reg[10][49]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    result_reg[10][49]_i_8_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.752 r  result_reg[10][49]_i_6/CO[2]
                         net (fo=1, routed)           0.409     9.161    result_reg[10][49]_i_6_n_1
    SLICE_X36Y165        LUT3 (Prop_lut3_I0_O)        0.129     9.290 r  result[10][49]_i_4/O
                         net (fo=100, routed)         0.821    10.110    result[10][49]_i_4_n_0
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.043    10.153 r  result[10][41]_i_2/O
                         net (fo=1, routed)           0.296    10.449    result[10][41]_i_2_n_0
    SLICE_X16Y162        LUT5 (Prop_lut5_I4_O)        0.043    10.492 r  result[10][41]_i_1/O
                         net (fo=1, routed)           0.000    10.492    result[10][41]_i_1_n_0
    SLICE_X16Y162        FDRE                                         r  result_reg[10][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AC12                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.742     7.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.535     8.944    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        1.163    10.190    clk_IBUF_BUFG
    SLICE_X16Y162        FDRE                                         r  result_reg[10][41]/C
                         clock pessimism              0.297    10.487    
                         clock uncertainty           -0.035    10.451    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.065    10.516    result_reg[10][41]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 databuf_reg[3][44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            databuf_reg[2][44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.618%)  route 0.216ns (68.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.600     1.508    clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  databuf_reg[3][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.100     1.608 r  databuf_reg[3][44]/Q
                         net (fo=5, routed)           0.216     1.824    databuf_reg_n_0_[3][44]
    SLICE_X29Y150        FDRE                                         r  databuf_reg[2][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.789     2.023    clk_IBUF_BUFG
    SLICE_X29Y150        FDRE                                         r  databuf_reg[2][44]/C
                         clock pessimism             -0.326     1.697    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.038     1.735    databuf_reg[2][44]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 result_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.123%)  route 0.063ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.577     1.485    clk_IBUF_BUFG
    SLICE_X27Y166        FDRE                                         r  result_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_fdre_C_Q)         0.100     1.585 r  result_reg[4][8]/Q
                         net (fo=6, routed)           0.063     1.648    result_reg_n_0_[4][8]
    SLICE_X26Y166        LUT5 (Prop_lut5_I0_O)        0.028     1.676 r  result[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.676    result[2][8]_i_1_n_0
    SLICE_X26Y166        FDRE                                         r  result_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.782     2.016    clk_IBUF_BUFG
    SLICE_X26Y166        FDRE                                         r  result_reg[2][8]/C
                         clock pessimism             -0.520     1.496    
    SLICE_X26Y166        FDRE (Hold_fdre_C_D)         0.087     1.583    result_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 result_reg[15][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[13][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.307%)  route 0.088ns (40.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.581     1.489    clk_IBUF_BUFG
    SLICE_X27Y159        FDRE                                         r  result_reg[15][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y159        FDRE (Prop_fdre_C_Q)         0.100     1.589 r  result_reg[15][27]/Q
                         net (fo=2, routed)           0.088     1.677    result_reg_n_0_[15][27]
    SLICE_X26Y159        LUT5 (Prop_lut5_I0_O)        0.028     1.705 r  result[13][27]_i_1/O
                         net (fo=1, routed)           0.000     1.705    result[13][27]_i_1_n_0
    SLICE_X26Y159        FDRE                                         r  result_reg[13][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.788     2.022    clk_IBUF_BUFG
    SLICE_X26Y159        FDRE                                         r  result_reg[13][27]/C
                         clock pessimism             -0.522     1.500    
    SLICE_X26Y159        FDRE (Hold_fdre_C_D)         0.087     1.587    result_reg[13][27]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 result_reg[4][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.307%)  route 0.088ns (40.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.582     1.490    clk_IBUF_BUFG
    SLICE_X27Y154        FDRE                                         r  result_reg[4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y154        FDRE (Prop_fdre_C_Q)         0.100     1.590 r  result_reg[4][29]/Q
                         net (fo=2, routed)           0.088     1.678    result_reg_n_0_[4][29]
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.028     1.706 r  result[2][29]_i_1/O
                         net (fo=1, routed)           0.000     1.706    result[2][29]_i_1_n_0
    SLICE_X26Y154        FDRE                                         r  result_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.789     2.023    clk_IBUF_BUFG
    SLICE_X26Y154        FDRE                                         r  result_reg[2][29]/C
                         clock pessimism             -0.522     1.501    
    SLICE_X26Y154        FDRE (Hold_fdre_C_D)         0.087     1.588    result_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 result_reg[15][41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[13][41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.587     1.495    clk_IBUF_BUFG
    SLICE_X11Y157        FDRE                                         r  result_reg[15][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  result_reg[15][41]/Q
                         net (fo=2, routed)           0.088     1.683    result_reg_n_0_[15][41]
    SLICE_X10Y157        LUT5 (Prop_lut5_I0_O)        0.028     1.711 r  result[13][41]_i_1/O
                         net (fo=1, routed)           0.000     1.711    result[13][41]_i_1_n_0
    SLICE_X10Y157        FDRE                                         r  result_reg[13][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.793     2.027    clk_IBUF_BUFG
    SLICE_X10Y157        FDRE                                         r  result_reg[13][41]/C
                         clock pessimism             -0.521     1.506    
    SLICE_X10Y157        FDRE (Hold_fdre_C_D)         0.087     1.593    result_reg[13][41]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 result_reg[14][35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[12][35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.586     1.494    clk_IBUF_BUFG
    SLICE_X9Y161         FDRE                                         r  result_reg[14][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.100     1.594 r  result_reg[14][35]/Q
                         net (fo=2, routed)           0.088     1.682    result_reg_n_0_[14][35]
    SLICE_X8Y161         LUT5 (Prop_lut5_I0_O)        0.028     1.710 r  result[12][35]_i_1/O
                         net (fo=1, routed)           0.000     1.710    result[12][35]_i_1_n_0
    SLICE_X8Y161         FDRE                                         r  result_reg[12][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.792     2.026    clk_IBUF_BUFG
    SLICE_X8Y161         FDRE                                         r  result_reg[12][35]/C
                         clock pessimism             -0.521     1.505    
    SLICE_X8Y161         FDRE (Hold_fdre_C_D)         0.087     1.592    result_reg[12][35]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 result_reg[14][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[12][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.247%)  route 0.088ns (40.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.547     1.455    clk_IBUF_BUFG
    SLICE_X39Y162        FDRE                                         r  result_reg[14][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y162        FDRE (Prop_fdre_C_Q)         0.100     1.555 r  result_reg[14][24]/Q
                         net (fo=2, routed)           0.088     1.643    result_reg_n_0_[14][24]
    SLICE_X38Y162        LUT5 (Prop_lut5_I0_O)        0.028     1.671 r  result[12][24]_i_1/O
                         net (fo=1, routed)           0.000     1.671    result[12][24]_i_1_n_0
    SLICE_X38Y162        FDRE                                         r  result_reg[12][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.752     1.986    clk_IBUF_BUFG
    SLICE_X38Y162        FDRE                                         r  result_reg[12][24]/C
                         clock pessimism             -0.520     1.466    
    SLICE_X38Y162        FDRE (Hold_fdre_C_D)         0.087     1.553    result_reg[12][24]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 result_reg[11][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.587     1.495    clk_IBUF_BUFG
    SLICE_X19Y155        FDRE                                         r  result_reg[11][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  result_reg[11][30]/Q
                         net (fo=2, routed)           0.088     1.683    result_reg_n_0_[11][30]
    SLICE_X18Y155        LUT5 (Prop_lut5_I0_O)        0.028     1.711 r  result[9][30]_i_1/O
                         net (fo=1, routed)           0.000     1.711    result[9][30]_i_1_n_0
    SLICE_X18Y155        FDRE                                         r  result_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.794     2.028    clk_IBUF_BUFG
    SLICE_X18Y155        FDRE                                         r  result_reg[9][30]/C
                         clock pessimism             -0.522     1.506    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.087     1.593    result_reg[9][30]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 result_reg[11][40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[9][40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.069%)  route 0.089ns (40.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.587     1.495    clk_IBUF_BUFG
    SLICE_X15Y158        FDRE                                         r  result_reg[11][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  result_reg[11][40]/Q
                         net (fo=2, routed)           0.089     1.684    result_reg_n_0_[11][40]
    SLICE_X14Y158        LUT5 (Prop_lut5_I0_O)        0.028     1.712 r  result[9][40]_i_1/O
                         net (fo=1, routed)           0.000     1.712    result[9][40]_i_1_n_0
    SLICE_X14Y158        FDRE                                         r  result_reg[9][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.793     2.027    clk_IBUF_BUFG
    SLICE_X14Y158        FDRE                                         r  result_reg[9][40]/C
                         clock pessimism             -0.521     1.506    
    SLICE_X14Y158        FDRE (Hold_fdre_C_D)         0.087     1.593    result_reg[9][40]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 result_reg[7][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            result_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.762%)  route 0.090ns (41.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.159     0.159 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.882    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.575     1.483    clk_IBUF_BUFG
    SLICE_X21Y172        FDRE                                         r  result_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y172        FDRE (Prop_fdre_C_Q)         0.100     1.583 r  result_reg[7][15]/Q
                         net (fo=6, routed)           0.090     1.673    result_reg_n_0_[7][15]
    SLICE_X20Y172        LUT5 (Prop_lut5_I0_O)        0.028     1.701 r  result[5][15]_i_1/O
                         net (fo=1, routed)           0.000     1.701    result[5][15]_i_1_n_0
    SLICE_X20Y172        FDRE                                         r  result_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC12                 IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.204    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=1860, routed)        0.780     2.014    clk_IBUF_BUFG
    SLICE_X20Y172        FDRE                                         r  result_reg[5][15]/C
                         clock pessimism             -0.520     1.494    
    SLICE_X20Y172        FDRE (Hold_fdre_C_D)         0.087     1.581    result_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.667       5.259      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X1Y171    databuf_reg[4][65]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X3Y158    interval_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X3Y156    interval_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X8Y158    databuf_reg[4][85]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X1Y156    prev_interval_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X49Y169   databuf_reg[5][21]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X48Y166   databuf_reg[5][6]/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X7Y179    skips_reg[1]_rep__2/C
Min Period        n/a     FDRE/C   n/a            0.750         6.667       5.917      SLICE_X4Y158    step_max_group_size_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X8Y158    databuf_reg[4][85]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X49Y169   databuf_reg[5][21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X28Y160   databuf_reg[7][77]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X28Y160   pt_ram_dia_reg[80]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X3Y156    interval_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X1Y156    prev_interval_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X48Y166   databuf_reg[5][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X3Y174    databuf_reg[6][63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X23Y159   databuf_reg[7][79]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         3.334       2.934      SLICE_X3Y158    interval_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X39Y172   ascend_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X3Y179    ascend_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X44Y170   ascend_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X3Y178    ascend_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X5Y168    databuf_reg[3][52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X6Y168    databuf_reg[3][53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X6Y168    databuf_reg[3][54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X7Y168    databuf_reg[3][56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X5Y168    databuf_reg[3][57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.333       2.983      SLICE_X7Y169    databuf_reg[3][58]/C



