==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'bmesensor2.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
WARNING: [HLS 200-40] Cannot find source file bmesensor.cpp; skipping it.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:48 ; elapsed = 00:00:56 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 111402 ; free virtual = 495619
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:50 ; elapsed = 00:00:59 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 111353 ; free virtual = 495569
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:51 ; elapsed = 00:01:00 . Memory (MB): peak = 360.152 ; gain = 13.594 ; free physical = 111359 ; free virtual = 495576
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:51 ; elapsed = 00:01:00 . Memory (MB): peak = 360.152 ; gain = 13.594 ; free physical = 111391 ; free virtual = 495608
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:01:02 . Memory (MB): peak = 488.082 ; gain = 141.523 ; free physical = 111344 ; free virtual = 495560
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:01:03 . Memory (MB): peak = 488.082 ; gain = 141.523 ; free physical = 111364 ; free virtual = 495581
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bmesensor2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bmesensor2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.88 seconds; current allocated memory: 85.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 87.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bmesensor2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/stat_reg_outValue1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/empty_pirq_outValue' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/full_pirq_outValue' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/ctrl_reg_outValue1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/clearedInterrStatus1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/rxFifoDepth1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/resetAxiEnabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/ctrl2RegState_enabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/byteCountZero' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/clearedInterruptStatus2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/interrStatus2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/disableTxBitDirection' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/pressByteCountEnabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/byteTracker' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/interrStatus3StateEnabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/checkInterrReg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/ctrl_reg_val3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/lastByteRead' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/rx_fifo_Outvalue' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/clearLatchedInterr' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/releaseBus' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/receivedSuccess' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/pressure_msb' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/pressure_lsb' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/pressure_xlsb' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/stat_reg_val6_state' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/ctrl_reg_val2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/ctrl2RegState' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/ctrl_reg_check' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/zeroBytes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/interrStatus3State' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/interrStatus5State' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/tx_fifo_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/tx_fifo_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/interrStatus' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/stat_reg_val' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/statRegState' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/clearInterrStatus' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/clearInterrStatusCheck' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/error1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/tx_fifo_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor2/interrStatus3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bmesensor2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'rx_fifo' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'stat_reg_outValue1', 'empty_pirq_outValue', 'full_pirq_outValue', 'ctrl_reg_outValue1', 'clearedInterrStatus1', 'rxFifoDepth1', 'resetAxiEnabled', 'ctrl2RegState_enabled', 'byteCountZero', 'clearedInterruptStatus2', 'interrStatus2', 'disableTxBitDirection', 'pressByteCountEnabled', 'byteTracker', 'interrStatus3StateEnabled', 'checkInterrReg', 'ctrl_reg_val3', 'lastByteRead', 'rx_fifo_Outvalue', 'clearLatchedInterr', 'releaseBus', 'receivedSuccess', 'pressure_msb', 'pressure_lsb', 'pressure_xlsb', 'stat_reg_val6_state', 'ctrl_reg_val2', 'ctrl2RegState', 'ctrl_reg_check', 'zeroBytes', 'interrStatus3State', 'interrStatus5State', 'tx_fifo_1', 'tx_fifo_2', 'interrStatus', 'stat_reg_val', 'statRegState', 'clearInterrStatus', 'clearInterrStatusCheck', 'error1', 'tx_fifo_3' and 'interrStatus3' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bmesensor2'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 91.514 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 488.082 ; gain = 141.523 ; free physical = 111346 ; free virtual = 495562
INFO: [SYSC 207-301] Generating SystemC RTL for bmesensor2.
INFO: [VHDL 208-304] Generating VHDL RTL for bmesensor2.
INFO: [VLOG 209-307] Generating Verilog RTL for bmesensor2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 135.49 seconds; peak allocated memory: 91.514 MB.
