<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Nov  2 11:30:18 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="166000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_ap_return">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_return"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="matrixAStrm_empty_n" SIGIS="undef" SIGNAME="hls_inst_matrixAStrm_empty_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="matrixAStrm_empty_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="matrixAStrm_rd_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_matrixAStrm_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="matrixAStrm_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="matrixAStrm_rd_en" SIGIS="undef" SIGNAME="hls_inst_matrixAStrm_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="matrixAStrm_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="matrixLStrm_full_n" SIGIS="undef" SIGNAME="hls_inst_matrixLStrm_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="matrixLStrm_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="matrixLStrm_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_matrixLStrm_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="matrixLStrm_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="matrixLStrm_wr_en" SIGIS="undef" SIGNAME="hls_inst_matrixLStrm_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="matrixLStrm_write"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_ready"/>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_start"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_matrixAStrm" NAME="matrixAStrm" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="matrixAStrm_empty_n"/>
        <PORTMAP LOGICAL="RD_DATA" PHYSICAL="matrixAStrm_rd_data"/>
        <PORTMAP LOGICAL="RD_EN" PHYSICAL="matrixAStrm_rd_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_matrixLStrm" NAME="matrixLStrm" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="FULL_N" PHYSICAL="matrixLStrm_full_n"/>
        <PORTMAP LOGICAL="WR_DATA" PHYSICAL="matrixLStrm_wr_data"/>
        <PORTMAP LOGICAL="WR_EN" PHYSICAL="matrixLStrm_wr_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2114330489" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="kernel_cholesky_0" VLNV="xilinx.com:hls:kernel_cholesky_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="II" VALUE="373 ~ 529"/>
        <PARAMETER NAME="clk_period" VALUE="6"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="372"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="166000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_return"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="matrixAStrm_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_matrixAStrm_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="matrixAStrm_rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="matrixAStrm_empty_n" SIGIS="undef" SIGNAME="hls_inst_matrixAStrm_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="matrixAStrm_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="matrixAStrm_read" SIGIS="undef" SIGNAME="hls_inst_matrixAStrm_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="matrixAStrm_rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="matrixLStrm_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_matrixLStrm_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="matrixLStrm_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="matrixLStrm_full_n" SIGIS="undef" SIGNAME="hls_inst_matrixLStrm_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="matrixLStrm_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="matrixLStrm_write" SIGIS="undef" SIGNAME="hls_inst_matrixLStrm_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="matrixLStrm_wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_matrixAStrm" NAME="matrixAStrm" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="matrixAStrm_empty_n"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="matrixAStrm_dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="matrixAStrm_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_matrixLStrm" NAME="matrixLStrm" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="matrixLStrm_full_n"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="matrixLStrm_din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="matrixLStrm_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
