$date
	Sun Oct 23 09:37:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#680854
b10 &
b10 %
1$
b10 !
1"
#680855
0"
#680858
b1 &
b1 %
1#
#680862
b0 &
0#
b0 %
0$
#1641447
b111 !
1"
#1641450
b111 &
b111 %
1$
#1641451
0"
#1641454
b10110 &
b10110 %
#1641458
b1011 &
b1011 %
#1641462
b100010 &
b100010 %
#1641466
b10001 &
b10001 %
#1641470
b110100 &
b110100 %
#1641474
b11010 &
b11010 %
#1641478
b1101 &
b1101 %
#1641482
b101000 &
b101000 %
#1641486
b10100 &
b10100 %
#1641490
b1010 &
b1010 %
#1641494
b101 &
b101 %
#1641498
b10000 &
b10000 %
#1641502
b1000 &
b1000 %
#1641506
b100 &
b100 %
#1641510
b10 &
b10 %
#1641514
b1 &
b1 %
1#
#1641518
b0 &
0#
b0 %
0$
#2684106
b10 &
b10 %
1$
b10 !
1"
#2684107
0"
#2684110
b1 &
1#
b1 %
#2684114
b0 &
b0 %
0#
0$
#4500012
