<?xml version="1.0" encoding="UTF-8"?>
<module id="EDMACC" HW_revision="" XML_version="1" description="Enhanced DMA Channel Controller Module.">
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_0" offset="1024" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_1" offset="1028" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_2" offset="1032" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_3" offset="1036" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_4" offset="1040" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_5" offset="1044" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_6" offset="1048" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_7" offset="1052" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_8" offset="1056" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_9" offset="1060" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_10" offset="1064" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_11" offset="1068" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_12" offset="1072" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_13" offset="1076" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_14" offset="1080" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_0_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_0_QUEEVT_ENTRY_15" offset="1084" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_0" offset="1088" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_1" offset="1092" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_2" offset="1096" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_3" offset="1100" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_4" offset="1104" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_5" offset="1108" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_6" offset="1112" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_7" offset="1116" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_8" offset="1120" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_9" offset="1124" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_10" offset="1128" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_11" offset="1132" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_12" offset="1136" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_13" offset="1140" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_14" offset="1144" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_1_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_1_QUEEVT_ENTRY_15" offset="1148" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_0" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_0" offset="1152" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_1" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_1" offset="1156" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_2" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_2" offset="1160" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_3" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_3" offset="1164" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_4" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_4" offset="1168" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_5" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_5" offset="1172" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_6" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_6" offset="1176" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_7" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_7" offset="1180" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_8" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_8" offset="1184" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_9" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_9" offset="1188" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_10" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_10" offset="1192" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_11" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_11" offset="1196" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_12" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_12" offset="1200" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_13" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_13" offset="1204" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_14" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_14" offset="1208" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="QUEEVTENTRY_2_QUEEVT_ENTRY_15" acronym="QUEEVTENTRY_2_QUEEVT_ENTRY_15" offset="1212" width="32" description="Event Entry{EVT_ENTRY}">
			<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Source - ER/ESR/CER/QER" range="" rwaccess="R"/>
			<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event" range="" rwaccess="R"/>
		</register>
		<register id="PARAMENTRY_0_OPT" acronym="PARAMENTRY_0_OPT" offset="16384" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_0_SRC" acronym="PARAMENTRY_0_SRC" offset="16388" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_0_A_B_CNT" acronym="PARAMENTRY_0_A_B_CNT" offset="16392" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_0_DST" acronym="PARAMENTRY_0_DST" offset="16396" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_0_SRC_DST_BIDX" acronym="PARAMENTRY_0_SRC_DST_BIDX" offset="16400" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_0_LINK_BCNTRLD" acronym="PARAMENTRY_0_LINK_BCNTRLD" offset="16404" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_0_SRC_DST_CIDX" acronym="PARAMENTRY_0_SRC_DST_CIDX" offset="16408" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_0_CCNT" acronym="PARAMENTRY_0_CCNT" offset="16412" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_OPT" acronym="PARAMENTRY_1_OPT" offset="16416" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_1_SRC" acronym="PARAMENTRY_1_SRC" offset="16420" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_A_B_CNT" acronym="PARAMENTRY_1_A_B_CNT" offset="16424" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_DST" acronym="PARAMENTRY_1_DST" offset="16428" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_SRC_DST_BIDX" acronym="PARAMENTRY_1_SRC_DST_BIDX" offset="16432" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_LINK_BCNTRLD" acronym="PARAMENTRY_1_LINK_BCNTRLD" offset="16436" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_SRC_DST_CIDX" acronym="PARAMENTRY_1_SRC_DST_CIDX" offset="16440" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_1_CCNT" acronym="PARAMENTRY_1_CCNT" offset="16444" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_OPT" acronym="PARAMENTRY_2_OPT" offset="16448" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_2_SRC" acronym="PARAMENTRY_2_SRC" offset="16452" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_A_B_CNT" acronym="PARAMENTRY_2_A_B_CNT" offset="16456" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_DST" acronym="PARAMENTRY_2_DST" offset="16460" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_SRC_DST_BIDX" acronym="PARAMENTRY_2_SRC_DST_BIDX" offset="16464" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_LINK_BCNTRLD" acronym="PARAMENTRY_2_LINK_BCNTRLD" offset="16468" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_SRC_DST_CIDX" acronym="PARAMENTRY_2_SRC_DST_CIDX" offset="16472" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_2_CCNT" acronym="PARAMENTRY_2_CCNT" offset="16476" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_OPT" acronym="PARAMENTRY_3_OPT" offset="16480" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_3_SRC" acronym="PARAMENTRY_3_SRC" offset="16484" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_A_B_CNT" acronym="PARAMENTRY_3_A_B_CNT" offset="16488" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_DST" acronym="PARAMENTRY_3_DST" offset="16492" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_SRC_DST_BIDX" acronym="PARAMENTRY_3_SRC_DST_BIDX" offset="16496" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_LINK_BCNTRLD" acronym="PARAMENTRY_3_LINK_BCNTRLD" offset="16500" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_SRC_DST_CIDX" acronym="PARAMENTRY_3_SRC_DST_CIDX" offset="16504" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_3_CCNT" acronym="PARAMENTRY_3_CCNT" offset="16508" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_OPT" acronym="PARAMENTRY_4_OPT" offset="16512" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_4_SRC" acronym="PARAMENTRY_4_SRC" offset="16516" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_A_B_CNT" acronym="PARAMENTRY_4_A_B_CNT" offset="16520" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_DST" acronym="PARAMENTRY_4_DST" offset="16524" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_SRC_DST_BIDX" acronym="PARAMENTRY_4_SRC_DST_BIDX" offset="16528" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_LINK_BCNTRLD" acronym="PARAMENTRY_4_LINK_BCNTRLD" offset="16532" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_SRC_DST_CIDX" acronym="PARAMENTRY_4_SRC_DST_CIDX" offset="16536" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_4_CCNT" acronym="PARAMENTRY_4_CCNT" offset="16540" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_OPT" acronym="PARAMENTRY_5_OPT" offset="16544" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_5_SRC" acronym="PARAMENTRY_5_SRC" offset="16548" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_A_B_CNT" acronym="PARAMENTRY_5_A_B_CNT" offset="16552" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_DST" acronym="PARAMENTRY_5_DST" offset="16556" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_SRC_DST_BIDX" acronym="PARAMENTRY_5_SRC_DST_BIDX" offset="16560" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_LINK_BCNTRLD" acronym="PARAMENTRY_5_LINK_BCNTRLD" offset="16564" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_SRC_DST_CIDX" acronym="PARAMENTRY_5_SRC_DST_CIDX" offset="16568" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_5_CCNT" acronym="PARAMENTRY_5_CCNT" offset="16572" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_OPT" acronym="PARAMENTRY_6_OPT" offset="16576" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_6_SRC" acronym="PARAMENTRY_6_SRC" offset="16580" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_A_B_CNT" acronym="PARAMENTRY_6_A_B_CNT" offset="16584" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_DST" acronym="PARAMENTRY_6_DST" offset="16588" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_SRC_DST_BIDX" acronym="PARAMENTRY_6_SRC_DST_BIDX" offset="16592" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_LINK_BCNTRLD" acronym="PARAMENTRY_6_LINK_BCNTRLD" offset="16596" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_SRC_DST_CIDX" acronym="PARAMENTRY_6_SRC_DST_CIDX" offset="16600" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_6_CCNT" acronym="PARAMENTRY_6_CCNT" offset="16604" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_OPT" acronym="PARAMENTRY_7_OPT" offset="16608" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_7_SRC" acronym="PARAMENTRY_7_SRC" offset="16612" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_A_B_CNT" acronym="PARAMENTRY_7_A_B_CNT" offset="16616" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_DST" acronym="PARAMENTRY_7_DST" offset="16620" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_SRC_DST_BIDX" acronym="PARAMENTRY_7_SRC_DST_BIDX" offset="16624" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_LINK_BCNTRLD" acronym="PARAMENTRY_7_LINK_BCNTRLD" offset="16628" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_SRC_DST_CIDX" acronym="PARAMENTRY_7_SRC_DST_CIDX" offset="16632" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_7_CCNT" acronym="PARAMENTRY_7_CCNT" offset="16636" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_OPT" acronym="PARAMENTRY_8_OPT" offset="16640" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_8_SRC" acronym="PARAMENTRY_8_SRC" offset="16644" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_A_B_CNT" acronym="PARAMENTRY_8_A_B_CNT" offset="16648" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_DST" acronym="PARAMENTRY_8_DST" offset="16652" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_SRC_DST_BIDX" acronym="PARAMENTRY_8_SRC_DST_BIDX" offset="16656" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_LINK_BCNTRLD" acronym="PARAMENTRY_8_LINK_BCNTRLD" offset="16660" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_SRC_DST_CIDX" acronym="PARAMENTRY_8_SRC_DST_CIDX" offset="16664" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_8_CCNT" acronym="PARAMENTRY_8_CCNT" offset="16668" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_OPT" acronym="PARAMENTRY_9_OPT" offset="16672" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_9_SRC" acronym="PARAMENTRY_9_SRC" offset="16676" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_A_B_CNT" acronym="PARAMENTRY_9_A_B_CNT" offset="16680" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_DST" acronym="PARAMENTRY_9_DST" offset="16684" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_SRC_DST_BIDX" acronym="PARAMENTRY_9_SRC_DST_BIDX" offset="16688" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_LINK_BCNTRLD" acronym="PARAMENTRY_9_LINK_BCNTRLD" offset="16692" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_SRC_DST_CIDX" acronym="PARAMENTRY_9_SRC_DST_CIDX" offset="16696" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_9_CCNT" acronym="PARAMENTRY_9_CCNT" offset="16700" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_OPT" acronym="PARAMENTRY_10_OPT" offset="16704" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_10_SRC" acronym="PARAMENTRY_10_SRC" offset="16708" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_A_B_CNT" acronym="PARAMENTRY_10_A_B_CNT" offset="16712" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_DST" acronym="PARAMENTRY_10_DST" offset="16716" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_SRC_DST_BIDX" acronym="PARAMENTRY_10_SRC_DST_BIDX" offset="16720" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_LINK_BCNTRLD" acronym="PARAMENTRY_10_LINK_BCNTRLD" offset="16724" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_SRC_DST_CIDX" acronym="PARAMENTRY_10_SRC_DST_CIDX" offset="16728" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_10_CCNT" acronym="PARAMENTRY_10_CCNT" offset="16732" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_OPT" acronym="PARAMENTRY_11_OPT" offset="16736" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_11_SRC" acronym="PARAMENTRY_11_SRC" offset="16740" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_A_B_CNT" acronym="PARAMENTRY_11_A_B_CNT" offset="16744" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_DST" acronym="PARAMENTRY_11_DST" offset="16748" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_SRC_DST_BIDX" acronym="PARAMENTRY_11_SRC_DST_BIDX" offset="16752" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_LINK_BCNTRLD" acronym="PARAMENTRY_11_LINK_BCNTRLD" offset="16756" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_SRC_DST_CIDX" acronym="PARAMENTRY_11_SRC_DST_CIDX" offset="16760" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_11_CCNT" acronym="PARAMENTRY_11_CCNT" offset="16764" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_OPT" acronym="PARAMENTRY_12_OPT" offset="16768" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_12_SRC" acronym="PARAMENTRY_12_SRC" offset="16772" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_A_B_CNT" acronym="PARAMENTRY_12_A_B_CNT" offset="16776" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_DST" acronym="PARAMENTRY_12_DST" offset="16780" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_SRC_DST_BIDX" acronym="PARAMENTRY_12_SRC_DST_BIDX" offset="16784" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_LINK_BCNTRLD" acronym="PARAMENTRY_12_LINK_BCNTRLD" offset="16788" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_SRC_DST_CIDX" acronym="PARAMENTRY_12_SRC_DST_CIDX" offset="16792" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_12_CCNT" acronym="PARAMENTRY_12_CCNT" offset="16796" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_OPT" acronym="PARAMENTRY_13_OPT" offset="16800" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_13_SRC" acronym="PARAMENTRY_13_SRC" offset="16804" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_A_B_CNT" acronym="PARAMENTRY_13_A_B_CNT" offset="16808" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_DST" acronym="PARAMENTRY_13_DST" offset="16812" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_SRC_DST_BIDX" acronym="PARAMENTRY_13_SRC_DST_BIDX" offset="16816" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_LINK_BCNTRLD" acronym="PARAMENTRY_13_LINK_BCNTRLD" offset="16820" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_SRC_DST_CIDX" acronym="PARAMENTRY_13_SRC_DST_CIDX" offset="16824" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_13_CCNT" acronym="PARAMENTRY_13_CCNT" offset="16828" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_OPT" acronym="PARAMENTRY_14_OPT" offset="16832" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_14_SRC" acronym="PARAMENTRY_14_SRC" offset="16836" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_A_B_CNT" acronym="PARAMENTRY_14_A_B_CNT" offset="16840" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_DST" acronym="PARAMENTRY_14_DST" offset="16844" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_SRC_DST_BIDX" acronym="PARAMENTRY_14_SRC_DST_BIDX" offset="16848" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_LINK_BCNTRLD" acronym="PARAMENTRY_14_LINK_BCNTRLD" offset="16852" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_SRC_DST_CIDX" acronym="PARAMENTRY_14_SRC_DST_CIDX" offset="16856" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_14_CCNT" acronym="PARAMENTRY_14_CCNT" offset="16860" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_OPT" acronym="PARAMENTRY_15_OPT" offset="16864" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_15_SRC" acronym="PARAMENTRY_15_SRC" offset="16868" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_A_B_CNT" acronym="PARAMENTRY_15_A_B_CNT" offset="16872" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_DST" acronym="PARAMENTRY_15_DST" offset="16876" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_SRC_DST_BIDX" acronym="PARAMENTRY_15_SRC_DST_BIDX" offset="16880" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_LINK_BCNTRLD" acronym="PARAMENTRY_15_LINK_BCNTRLD" offset="16884" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_SRC_DST_CIDX" acronym="PARAMENTRY_15_SRC_DST_CIDX" offset="16888" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_15_CCNT" acronym="PARAMENTRY_15_CCNT" offset="16892" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_OPT" acronym="PARAMENTRY_16_OPT" offset="16896" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_16_SRC" acronym="PARAMENTRY_16_SRC" offset="16900" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_A_B_CNT" acronym="PARAMENTRY_16_A_B_CNT" offset="16904" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_DST" acronym="PARAMENTRY_16_DST" offset="16908" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_SRC_DST_BIDX" acronym="PARAMENTRY_16_SRC_DST_BIDX" offset="16912" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_LINK_BCNTRLD" acronym="PARAMENTRY_16_LINK_BCNTRLD" offset="16916" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_SRC_DST_CIDX" acronym="PARAMENTRY_16_SRC_DST_CIDX" offset="16920" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_16_CCNT" acronym="PARAMENTRY_16_CCNT" offset="16924" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_OPT" acronym="PARAMENTRY_17_OPT" offset="16928" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_17_SRC" acronym="PARAMENTRY_17_SRC" offset="16932" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_A_B_CNT" acronym="PARAMENTRY_17_A_B_CNT" offset="16936" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_DST" acronym="PARAMENTRY_17_DST" offset="16940" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_SRC_DST_BIDX" acronym="PARAMENTRY_17_SRC_DST_BIDX" offset="16944" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_LINK_BCNTRLD" acronym="PARAMENTRY_17_LINK_BCNTRLD" offset="16948" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_SRC_DST_CIDX" acronym="PARAMENTRY_17_SRC_DST_CIDX" offset="16952" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_17_CCNT" acronym="PARAMENTRY_17_CCNT" offset="16956" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_OPT" acronym="PARAMENTRY_18_OPT" offset="16960" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_18_SRC" acronym="PARAMENTRY_18_SRC" offset="16964" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_A_B_CNT" acronym="PARAMENTRY_18_A_B_CNT" offset="16968" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_DST" acronym="PARAMENTRY_18_DST" offset="16972" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_SRC_DST_BIDX" acronym="PARAMENTRY_18_SRC_DST_BIDX" offset="16976" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_LINK_BCNTRLD" acronym="PARAMENTRY_18_LINK_BCNTRLD" offset="16980" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_SRC_DST_CIDX" acronym="PARAMENTRY_18_SRC_DST_CIDX" offset="16984" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_18_CCNT" acronym="PARAMENTRY_18_CCNT" offset="16988" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_OPT" acronym="PARAMENTRY_19_OPT" offset="16992" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_19_SRC" acronym="PARAMENTRY_19_SRC" offset="16996" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_A_B_CNT" acronym="PARAMENTRY_19_A_B_CNT" offset="17000" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_DST" acronym="PARAMENTRY_19_DST" offset="17004" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_SRC_DST_BIDX" acronym="PARAMENTRY_19_SRC_DST_BIDX" offset="17008" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_LINK_BCNTRLD" acronym="PARAMENTRY_19_LINK_BCNTRLD" offset="17012" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_SRC_DST_CIDX" acronym="PARAMENTRY_19_SRC_DST_CIDX" offset="17016" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_19_CCNT" acronym="PARAMENTRY_19_CCNT" offset="17020" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_OPT" acronym="PARAMENTRY_20_OPT" offset="17024" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_20_SRC" acronym="PARAMENTRY_20_SRC" offset="17028" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_A_B_CNT" acronym="PARAMENTRY_20_A_B_CNT" offset="17032" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_DST" acronym="PARAMENTRY_20_DST" offset="17036" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_SRC_DST_BIDX" acronym="PARAMENTRY_20_SRC_DST_BIDX" offset="17040" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_LINK_BCNTRLD" acronym="PARAMENTRY_20_LINK_BCNTRLD" offset="17044" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_SRC_DST_CIDX" acronym="PARAMENTRY_20_SRC_DST_CIDX" offset="17048" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_20_CCNT" acronym="PARAMENTRY_20_CCNT" offset="17052" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_OPT" acronym="PARAMENTRY_21_OPT" offset="17056" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_21_SRC" acronym="PARAMENTRY_21_SRC" offset="17060" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_A_B_CNT" acronym="PARAMENTRY_21_A_B_CNT" offset="17064" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_DST" acronym="PARAMENTRY_21_DST" offset="17068" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_SRC_DST_BIDX" acronym="PARAMENTRY_21_SRC_DST_BIDX" offset="17072" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_LINK_BCNTRLD" acronym="PARAMENTRY_21_LINK_BCNTRLD" offset="17076" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_SRC_DST_CIDX" acronym="PARAMENTRY_21_SRC_DST_CIDX" offset="17080" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_21_CCNT" acronym="PARAMENTRY_21_CCNT" offset="17084" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_OPT" acronym="PARAMENTRY_22_OPT" offset="17088" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_22_SRC" acronym="PARAMENTRY_22_SRC" offset="17092" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_A_B_CNT" acronym="PARAMENTRY_22_A_B_CNT" offset="17096" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_DST" acronym="PARAMENTRY_22_DST" offset="17100" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_SRC_DST_BIDX" acronym="PARAMENTRY_22_SRC_DST_BIDX" offset="17104" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_LINK_BCNTRLD" acronym="PARAMENTRY_22_LINK_BCNTRLD" offset="17108" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_SRC_DST_CIDX" acronym="PARAMENTRY_22_SRC_DST_CIDX" offset="17112" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_22_CCNT" acronym="PARAMENTRY_22_CCNT" offset="17116" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_OPT" acronym="PARAMENTRY_23_OPT" offset="17120" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_23_SRC" acronym="PARAMENTRY_23_SRC" offset="17124" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_A_B_CNT" acronym="PARAMENTRY_23_A_B_CNT" offset="17128" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_DST" acronym="PARAMENTRY_23_DST" offset="17132" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_SRC_DST_BIDX" acronym="PARAMENTRY_23_SRC_DST_BIDX" offset="17136" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_LINK_BCNTRLD" acronym="PARAMENTRY_23_LINK_BCNTRLD" offset="17140" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_SRC_DST_CIDX" acronym="PARAMENTRY_23_SRC_DST_CIDX" offset="17144" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_23_CCNT" acronym="PARAMENTRY_23_CCNT" offset="17148" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_OPT" acronym="PARAMENTRY_24_OPT" offset="17152" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_24_SRC" acronym="PARAMENTRY_24_SRC" offset="17156" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_A_B_CNT" acronym="PARAMENTRY_24_A_B_CNT" offset="17160" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_DST" acronym="PARAMENTRY_24_DST" offset="17164" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_SRC_DST_BIDX" acronym="PARAMENTRY_24_SRC_DST_BIDX" offset="17168" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_LINK_BCNTRLD" acronym="PARAMENTRY_24_LINK_BCNTRLD" offset="17172" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_SRC_DST_CIDX" acronym="PARAMENTRY_24_SRC_DST_CIDX" offset="17176" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_24_CCNT" acronym="PARAMENTRY_24_CCNT" offset="17180" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_OPT" acronym="PARAMENTRY_25_OPT" offset="17184" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_25_SRC" acronym="PARAMENTRY_25_SRC" offset="17188" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_A_B_CNT" acronym="PARAMENTRY_25_A_B_CNT" offset="17192" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_DST" acronym="PARAMENTRY_25_DST" offset="17196" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_SRC_DST_BIDX" acronym="PARAMENTRY_25_SRC_DST_BIDX" offset="17200" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_LINK_BCNTRLD" acronym="PARAMENTRY_25_LINK_BCNTRLD" offset="17204" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_SRC_DST_CIDX" acronym="PARAMENTRY_25_SRC_DST_CIDX" offset="17208" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_25_CCNT" acronym="PARAMENTRY_25_CCNT" offset="17212" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_OPT" acronym="PARAMENTRY_26_OPT" offset="17216" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_26_SRC" acronym="PARAMENTRY_26_SRC" offset="17220" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_A_B_CNT" acronym="PARAMENTRY_26_A_B_CNT" offset="17224" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_DST" acronym="PARAMENTRY_26_DST" offset="17228" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_SRC_DST_BIDX" acronym="PARAMENTRY_26_SRC_DST_BIDX" offset="17232" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_LINK_BCNTRLD" acronym="PARAMENTRY_26_LINK_BCNTRLD" offset="17236" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_SRC_DST_CIDX" acronym="PARAMENTRY_26_SRC_DST_CIDX" offset="17240" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_26_CCNT" acronym="PARAMENTRY_26_CCNT" offset="17244" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_OPT" acronym="PARAMENTRY_27_OPT" offset="17248" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_27_SRC" acronym="PARAMENTRY_27_SRC" offset="17252" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_A_B_CNT" acronym="PARAMENTRY_27_A_B_CNT" offset="17256" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_DST" acronym="PARAMENTRY_27_DST" offset="17260" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_SRC_DST_BIDX" acronym="PARAMENTRY_27_SRC_DST_BIDX" offset="17264" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_LINK_BCNTRLD" acronym="PARAMENTRY_27_LINK_BCNTRLD" offset="17268" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_SRC_DST_CIDX" acronym="PARAMENTRY_27_SRC_DST_CIDX" offset="17272" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_27_CCNT" acronym="PARAMENTRY_27_CCNT" offset="17276" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_OPT" acronym="PARAMENTRY_28_OPT" offset="17280" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_28_SRC" acronym="PARAMENTRY_28_SRC" offset="17284" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_A_B_CNT" acronym="PARAMENTRY_28_A_B_CNT" offset="17288" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_DST" acronym="PARAMENTRY_28_DST" offset="17292" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_SRC_DST_BIDX" acronym="PARAMENTRY_28_SRC_DST_BIDX" offset="17296" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_LINK_BCNTRLD" acronym="PARAMENTRY_28_LINK_BCNTRLD" offset="17300" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_SRC_DST_CIDX" acronym="PARAMENTRY_28_SRC_DST_CIDX" offset="17304" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_28_CCNT" acronym="PARAMENTRY_28_CCNT" offset="17308" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_OPT" acronym="PARAMENTRY_29_OPT" offset="17312" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_29_SRC" acronym="PARAMENTRY_29_SRC" offset="17316" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_A_B_CNT" acronym="PARAMENTRY_29_A_B_CNT" offset="17320" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_DST" acronym="PARAMENTRY_29_DST" offset="17324" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_SRC_DST_BIDX" acronym="PARAMENTRY_29_SRC_DST_BIDX" offset="17328" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_LINK_BCNTRLD" acronym="PARAMENTRY_29_LINK_BCNTRLD" offset="17332" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_SRC_DST_CIDX" acronym="PARAMENTRY_29_SRC_DST_CIDX" offset="17336" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_29_CCNT" acronym="PARAMENTRY_29_CCNT" offset="17340" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_OPT" acronym="PARAMENTRY_30_OPT" offset="17344" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_30_SRC" acronym="PARAMENTRY_30_SRC" offset="17348" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_A_B_CNT" acronym="PARAMENTRY_30_A_B_CNT" offset="17352" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_DST" acronym="PARAMENTRY_30_DST" offset="17356" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_SRC_DST_BIDX" acronym="PARAMENTRY_30_SRC_DST_BIDX" offset="17360" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_LINK_BCNTRLD" acronym="PARAMENTRY_30_LINK_BCNTRLD" offset="17364" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_SRC_DST_CIDX" acronym="PARAMENTRY_30_SRC_DST_CIDX" offset="17368" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_30_CCNT" acronym="PARAMENTRY_30_CCNT" offset="17372" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_OPT" acronym="PARAMENTRY_31_OPT" offset="17376" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_31_SRC" acronym="PARAMENTRY_31_SRC" offset="17380" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_A_B_CNT" acronym="PARAMENTRY_31_A_B_CNT" offset="17384" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_DST" acronym="PARAMENTRY_31_DST" offset="17388" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_SRC_DST_BIDX" acronym="PARAMENTRY_31_SRC_DST_BIDX" offset="17392" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_LINK_BCNTRLD" acronym="PARAMENTRY_31_LINK_BCNTRLD" offset="17396" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_SRC_DST_CIDX" acronym="PARAMENTRY_31_SRC_DST_CIDX" offset="17400" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_31_CCNT" acronym="PARAMENTRY_31_CCNT" offset="17404" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_OPT" acronym="PARAMENTRY_32_OPT" offset="17408" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_32_SRC" acronym="PARAMENTRY_32_SRC" offset="17412" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_A_B_CNT" acronym="PARAMENTRY_32_A_B_CNT" offset="17416" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_DST" acronym="PARAMENTRY_32_DST" offset="17420" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_SRC_DST_BIDX" acronym="PARAMENTRY_32_SRC_DST_BIDX" offset="17424" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_LINK_BCNTRLD" acronym="PARAMENTRY_32_LINK_BCNTRLD" offset="17428" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_SRC_DST_CIDX" acronym="PARAMENTRY_32_SRC_DST_CIDX" offset="17432" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_32_CCNT" acronym="PARAMENTRY_32_CCNT" offset="17436" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_OPT" acronym="PARAMENTRY_33_OPT" offset="17440" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_33_SRC" acronym="PARAMENTRY_33_SRC" offset="17444" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_A_B_CNT" acronym="PARAMENTRY_33_A_B_CNT" offset="17448" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_DST" acronym="PARAMENTRY_33_DST" offset="17452" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_SRC_DST_BIDX" acronym="PARAMENTRY_33_SRC_DST_BIDX" offset="17456" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_LINK_BCNTRLD" acronym="PARAMENTRY_33_LINK_BCNTRLD" offset="17460" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_SRC_DST_CIDX" acronym="PARAMENTRY_33_SRC_DST_CIDX" offset="17464" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_33_CCNT" acronym="PARAMENTRY_33_CCNT" offset="17468" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_OPT" acronym="PARAMENTRY_34_OPT" offset="17472" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_34_SRC" acronym="PARAMENTRY_34_SRC" offset="17476" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_A_B_CNT" acronym="PARAMENTRY_34_A_B_CNT" offset="17480" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_DST" acronym="PARAMENTRY_34_DST" offset="17484" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_SRC_DST_BIDX" acronym="PARAMENTRY_34_SRC_DST_BIDX" offset="17488" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_LINK_BCNTRLD" acronym="PARAMENTRY_34_LINK_BCNTRLD" offset="17492" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_SRC_DST_CIDX" acronym="PARAMENTRY_34_SRC_DST_CIDX" offset="17496" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_34_CCNT" acronym="PARAMENTRY_34_CCNT" offset="17500" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_OPT" acronym="PARAMENTRY_35_OPT" offset="17504" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_35_SRC" acronym="PARAMENTRY_35_SRC" offset="17508" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_A_B_CNT" acronym="PARAMENTRY_35_A_B_CNT" offset="17512" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_DST" acronym="PARAMENTRY_35_DST" offset="17516" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_SRC_DST_BIDX" acronym="PARAMENTRY_35_SRC_DST_BIDX" offset="17520" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_LINK_BCNTRLD" acronym="PARAMENTRY_35_LINK_BCNTRLD" offset="17524" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_SRC_DST_CIDX" acronym="PARAMENTRY_35_SRC_DST_CIDX" offset="17528" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_35_CCNT" acronym="PARAMENTRY_35_CCNT" offset="17532" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_OPT" acronym="PARAMENTRY_36_OPT" offset="17536" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_36_SRC" acronym="PARAMENTRY_36_SRC" offset="17540" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_A_B_CNT" acronym="PARAMENTRY_36_A_B_CNT" offset="17544" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_DST" acronym="PARAMENTRY_36_DST" offset="17548" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_SRC_DST_BIDX" acronym="PARAMENTRY_36_SRC_DST_BIDX" offset="17552" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_LINK_BCNTRLD" acronym="PARAMENTRY_36_LINK_BCNTRLD" offset="17556" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_SRC_DST_CIDX" acronym="PARAMENTRY_36_SRC_DST_CIDX" offset="17560" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_36_CCNT" acronym="PARAMENTRY_36_CCNT" offset="17564" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_OPT" acronym="PARAMENTRY_37_OPT" offset="17568" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_37_SRC" acronym="PARAMENTRY_37_SRC" offset="17572" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_A_B_CNT" acronym="PARAMENTRY_37_A_B_CNT" offset="17576" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_DST" acronym="PARAMENTRY_37_DST" offset="17580" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_SRC_DST_BIDX" acronym="PARAMENTRY_37_SRC_DST_BIDX" offset="17584" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_LINK_BCNTRLD" acronym="PARAMENTRY_37_LINK_BCNTRLD" offset="17588" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_SRC_DST_CIDX" acronym="PARAMENTRY_37_SRC_DST_CIDX" offset="17592" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_37_CCNT" acronym="PARAMENTRY_37_CCNT" offset="17596" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_OPT" acronym="PARAMENTRY_38_OPT" offset="17600" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_38_SRC" acronym="PARAMENTRY_38_SRC" offset="17604" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_A_B_CNT" acronym="PARAMENTRY_38_A_B_CNT" offset="17608" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_DST" acronym="PARAMENTRY_38_DST" offset="17612" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_SRC_DST_BIDX" acronym="PARAMENTRY_38_SRC_DST_BIDX" offset="17616" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_LINK_BCNTRLD" acronym="PARAMENTRY_38_LINK_BCNTRLD" offset="17620" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_SRC_DST_CIDX" acronym="PARAMENTRY_38_SRC_DST_CIDX" offset="17624" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_38_CCNT" acronym="PARAMENTRY_38_CCNT" offset="17628" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_OPT" acronym="PARAMENTRY_39_OPT" offset="17632" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_39_SRC" acronym="PARAMENTRY_39_SRC" offset="17636" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_A_B_CNT" acronym="PARAMENTRY_39_A_B_CNT" offset="17640" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_DST" acronym="PARAMENTRY_39_DST" offset="17644" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_SRC_DST_BIDX" acronym="PARAMENTRY_39_SRC_DST_BIDX" offset="17648" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_LINK_BCNTRLD" acronym="PARAMENTRY_39_LINK_BCNTRLD" offset="17652" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_SRC_DST_CIDX" acronym="PARAMENTRY_39_SRC_DST_CIDX" offset="17656" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_39_CCNT" acronym="PARAMENTRY_39_CCNT" offset="17660" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_OPT" acronym="PARAMENTRY_40_OPT" offset="17664" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_40_SRC" acronym="PARAMENTRY_40_SRC" offset="17668" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_A_B_CNT" acronym="PARAMENTRY_40_A_B_CNT" offset="17672" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_DST" acronym="PARAMENTRY_40_DST" offset="17676" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_SRC_DST_BIDX" acronym="PARAMENTRY_40_SRC_DST_BIDX" offset="17680" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_LINK_BCNTRLD" acronym="PARAMENTRY_40_LINK_BCNTRLD" offset="17684" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_SRC_DST_CIDX" acronym="PARAMENTRY_40_SRC_DST_CIDX" offset="17688" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_40_CCNT" acronym="PARAMENTRY_40_CCNT" offset="17692" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_OPT" acronym="PARAMENTRY_41_OPT" offset="17696" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_41_SRC" acronym="PARAMENTRY_41_SRC" offset="17700" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_A_B_CNT" acronym="PARAMENTRY_41_A_B_CNT" offset="17704" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_DST" acronym="PARAMENTRY_41_DST" offset="17708" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_SRC_DST_BIDX" acronym="PARAMENTRY_41_SRC_DST_BIDX" offset="17712" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_LINK_BCNTRLD" acronym="PARAMENTRY_41_LINK_BCNTRLD" offset="17716" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_SRC_DST_CIDX" acronym="PARAMENTRY_41_SRC_DST_CIDX" offset="17720" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_41_CCNT" acronym="PARAMENTRY_41_CCNT" offset="17724" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_OPT" acronym="PARAMENTRY_42_OPT" offset="17728" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_42_SRC" acronym="PARAMENTRY_42_SRC" offset="17732" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_A_B_CNT" acronym="PARAMENTRY_42_A_B_CNT" offset="17736" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_DST" acronym="PARAMENTRY_42_DST" offset="17740" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_SRC_DST_BIDX" acronym="PARAMENTRY_42_SRC_DST_BIDX" offset="17744" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_LINK_BCNTRLD" acronym="PARAMENTRY_42_LINK_BCNTRLD" offset="17748" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_SRC_DST_CIDX" acronym="PARAMENTRY_42_SRC_DST_CIDX" offset="17752" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_42_CCNT" acronym="PARAMENTRY_42_CCNT" offset="17756" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_OPT" acronym="PARAMENTRY_43_OPT" offset="17760" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_43_SRC" acronym="PARAMENTRY_43_SRC" offset="17764" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_A_B_CNT" acronym="PARAMENTRY_43_A_B_CNT" offset="17768" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_DST" acronym="PARAMENTRY_43_DST" offset="17772" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_SRC_DST_BIDX" acronym="PARAMENTRY_43_SRC_DST_BIDX" offset="17776" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_LINK_BCNTRLD" acronym="PARAMENTRY_43_LINK_BCNTRLD" offset="17780" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_SRC_DST_CIDX" acronym="PARAMENTRY_43_SRC_DST_CIDX" offset="17784" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_43_CCNT" acronym="PARAMENTRY_43_CCNT" offset="17788" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_OPT" acronym="PARAMENTRY_44_OPT" offset="17792" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_44_SRC" acronym="PARAMENTRY_44_SRC" offset="17796" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_A_B_CNT" acronym="PARAMENTRY_44_A_B_CNT" offset="17800" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_DST" acronym="PARAMENTRY_44_DST" offset="17804" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_SRC_DST_BIDX" acronym="PARAMENTRY_44_SRC_DST_BIDX" offset="17808" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_LINK_BCNTRLD" acronym="PARAMENTRY_44_LINK_BCNTRLD" offset="17812" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_SRC_DST_CIDX" acronym="PARAMENTRY_44_SRC_DST_CIDX" offset="17816" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_44_CCNT" acronym="PARAMENTRY_44_CCNT" offset="17820" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_OPT" acronym="PARAMENTRY_45_OPT" offset="17824" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_45_SRC" acronym="PARAMENTRY_45_SRC" offset="17828" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_A_B_CNT" acronym="PARAMENTRY_45_A_B_CNT" offset="17832" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_DST" acronym="PARAMENTRY_45_DST" offset="17836" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_SRC_DST_BIDX" acronym="PARAMENTRY_45_SRC_DST_BIDX" offset="17840" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_LINK_BCNTRLD" acronym="PARAMENTRY_45_LINK_BCNTRLD" offset="17844" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_SRC_DST_CIDX" acronym="PARAMENTRY_45_SRC_DST_CIDX" offset="17848" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_45_CCNT" acronym="PARAMENTRY_45_CCNT" offset="17852" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_OPT" acronym="PARAMENTRY_46_OPT" offset="17856" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_46_SRC" acronym="PARAMENTRY_46_SRC" offset="17860" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_A_B_CNT" acronym="PARAMENTRY_46_A_B_CNT" offset="17864" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_DST" acronym="PARAMENTRY_46_DST" offset="17868" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_SRC_DST_BIDX" acronym="PARAMENTRY_46_SRC_DST_BIDX" offset="17872" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_LINK_BCNTRLD" acronym="PARAMENTRY_46_LINK_BCNTRLD" offset="17876" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_SRC_DST_CIDX" acronym="PARAMENTRY_46_SRC_DST_CIDX" offset="17880" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_46_CCNT" acronym="PARAMENTRY_46_CCNT" offset="17884" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_OPT" acronym="PARAMENTRY_47_OPT" offset="17888" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_47_SRC" acronym="PARAMENTRY_47_SRC" offset="17892" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_A_B_CNT" acronym="PARAMENTRY_47_A_B_CNT" offset="17896" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_DST" acronym="PARAMENTRY_47_DST" offset="17900" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_SRC_DST_BIDX" acronym="PARAMENTRY_47_SRC_DST_BIDX" offset="17904" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_LINK_BCNTRLD" acronym="PARAMENTRY_47_LINK_BCNTRLD" offset="17908" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_SRC_DST_CIDX" acronym="PARAMENTRY_47_SRC_DST_CIDX" offset="17912" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_47_CCNT" acronym="PARAMENTRY_47_CCNT" offset="17916" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_OPT" acronym="PARAMENTRY_48_OPT" offset="17920" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_48_SRC" acronym="PARAMENTRY_48_SRC" offset="17924" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_A_B_CNT" acronym="PARAMENTRY_48_A_B_CNT" offset="17928" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_DST" acronym="PARAMENTRY_48_DST" offset="17932" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_SRC_DST_BIDX" acronym="PARAMENTRY_48_SRC_DST_BIDX" offset="17936" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_LINK_BCNTRLD" acronym="PARAMENTRY_48_LINK_BCNTRLD" offset="17940" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_SRC_DST_CIDX" acronym="PARAMENTRY_48_SRC_DST_CIDX" offset="17944" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_48_CCNT" acronym="PARAMENTRY_48_CCNT" offset="17948" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_OPT" acronym="PARAMENTRY_49_OPT" offset="17952" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_49_SRC" acronym="PARAMENTRY_49_SRC" offset="17956" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_A_B_CNT" acronym="PARAMENTRY_49_A_B_CNT" offset="17960" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_DST" acronym="PARAMENTRY_49_DST" offset="17964" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_SRC_DST_BIDX" acronym="PARAMENTRY_49_SRC_DST_BIDX" offset="17968" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_LINK_BCNTRLD" acronym="PARAMENTRY_49_LINK_BCNTRLD" offset="17972" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_SRC_DST_CIDX" acronym="PARAMENTRY_49_SRC_DST_CIDX" offset="17976" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_49_CCNT" acronym="PARAMENTRY_49_CCNT" offset="17980" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_OPT" acronym="PARAMENTRY_50_OPT" offset="17984" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_50_SRC" acronym="PARAMENTRY_50_SRC" offset="17988" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_A_B_CNT" acronym="PARAMENTRY_50_A_B_CNT" offset="17992" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_DST" acronym="PARAMENTRY_50_DST" offset="17996" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_SRC_DST_BIDX" acronym="PARAMENTRY_50_SRC_DST_BIDX" offset="18000" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_LINK_BCNTRLD" acronym="PARAMENTRY_50_LINK_BCNTRLD" offset="18004" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_SRC_DST_CIDX" acronym="PARAMENTRY_50_SRC_DST_CIDX" offset="18008" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_50_CCNT" acronym="PARAMENTRY_50_CCNT" offset="18012" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_OPT" acronym="PARAMENTRY_51_OPT" offset="18016" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_51_SRC" acronym="PARAMENTRY_51_SRC" offset="18020" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_A_B_CNT" acronym="PARAMENTRY_51_A_B_CNT" offset="18024" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_DST" acronym="PARAMENTRY_51_DST" offset="18028" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_SRC_DST_BIDX" acronym="PARAMENTRY_51_SRC_DST_BIDX" offset="18032" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_LINK_BCNTRLD" acronym="PARAMENTRY_51_LINK_BCNTRLD" offset="18036" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_SRC_DST_CIDX" acronym="PARAMENTRY_51_SRC_DST_CIDX" offset="18040" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_51_CCNT" acronym="PARAMENTRY_51_CCNT" offset="18044" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_OPT" acronym="PARAMENTRY_52_OPT" offset="18048" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_52_SRC" acronym="PARAMENTRY_52_SRC" offset="18052" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_A_B_CNT" acronym="PARAMENTRY_52_A_B_CNT" offset="18056" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_DST" acronym="PARAMENTRY_52_DST" offset="18060" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_SRC_DST_BIDX" acronym="PARAMENTRY_52_SRC_DST_BIDX" offset="18064" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_LINK_BCNTRLD" acronym="PARAMENTRY_52_LINK_BCNTRLD" offset="18068" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_SRC_DST_CIDX" acronym="PARAMENTRY_52_SRC_DST_CIDX" offset="18072" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_52_CCNT" acronym="PARAMENTRY_52_CCNT" offset="18076" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_OPT" acronym="PARAMENTRY_53_OPT" offset="18080" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_53_SRC" acronym="PARAMENTRY_53_SRC" offset="18084" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_A_B_CNT" acronym="PARAMENTRY_53_A_B_CNT" offset="18088" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_DST" acronym="PARAMENTRY_53_DST" offset="18092" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_SRC_DST_BIDX" acronym="PARAMENTRY_53_SRC_DST_BIDX" offset="18096" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_LINK_BCNTRLD" acronym="PARAMENTRY_53_LINK_BCNTRLD" offset="18100" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_SRC_DST_CIDX" acronym="PARAMENTRY_53_SRC_DST_CIDX" offset="18104" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_53_CCNT" acronym="PARAMENTRY_53_CCNT" offset="18108" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_OPT" acronym="PARAMENTRY_54_OPT" offset="18112" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_54_SRC" acronym="PARAMENTRY_54_SRC" offset="18116" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_A_B_CNT" acronym="PARAMENTRY_54_A_B_CNT" offset="18120" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_DST" acronym="PARAMENTRY_54_DST" offset="18124" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_SRC_DST_BIDX" acronym="PARAMENTRY_54_SRC_DST_BIDX" offset="18128" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_LINK_BCNTRLD" acronym="PARAMENTRY_54_LINK_BCNTRLD" offset="18132" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_SRC_DST_CIDX" acronym="PARAMENTRY_54_SRC_DST_CIDX" offset="18136" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_54_CCNT" acronym="PARAMENTRY_54_CCNT" offset="18140" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_OPT" acronym="PARAMENTRY_55_OPT" offset="18144" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_55_SRC" acronym="PARAMENTRY_55_SRC" offset="18148" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_A_B_CNT" acronym="PARAMENTRY_55_A_B_CNT" offset="18152" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_DST" acronym="PARAMENTRY_55_DST" offset="18156" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_SRC_DST_BIDX" acronym="PARAMENTRY_55_SRC_DST_BIDX" offset="18160" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_LINK_BCNTRLD" acronym="PARAMENTRY_55_LINK_BCNTRLD" offset="18164" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_SRC_DST_CIDX" acronym="PARAMENTRY_55_SRC_DST_CIDX" offset="18168" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_55_CCNT" acronym="PARAMENTRY_55_CCNT" offset="18172" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_OPT" acronym="PARAMENTRY_56_OPT" offset="18176" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_56_SRC" acronym="PARAMENTRY_56_SRC" offset="18180" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_A_B_CNT" acronym="PARAMENTRY_56_A_B_CNT" offset="18184" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_DST" acronym="PARAMENTRY_56_DST" offset="18188" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_SRC_DST_BIDX" acronym="PARAMENTRY_56_SRC_DST_BIDX" offset="18192" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_LINK_BCNTRLD" acronym="PARAMENTRY_56_LINK_BCNTRLD" offset="18196" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_SRC_DST_CIDX" acronym="PARAMENTRY_56_SRC_DST_CIDX" offset="18200" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_56_CCNT" acronym="PARAMENTRY_56_CCNT" offset="18204" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_OPT" acronym="PARAMENTRY_57_OPT" offset="18208" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_57_SRC" acronym="PARAMENTRY_57_SRC" offset="18212" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_A_B_CNT" acronym="PARAMENTRY_57_A_B_CNT" offset="18216" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_DST" acronym="PARAMENTRY_57_DST" offset="18220" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_SRC_DST_BIDX" acronym="PARAMENTRY_57_SRC_DST_BIDX" offset="18224" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_LINK_BCNTRLD" acronym="PARAMENTRY_57_LINK_BCNTRLD" offset="18228" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_SRC_DST_CIDX" acronym="PARAMENTRY_57_SRC_DST_CIDX" offset="18232" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_57_CCNT" acronym="PARAMENTRY_57_CCNT" offset="18236" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_OPT" acronym="PARAMENTRY_58_OPT" offset="18240" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_58_SRC" acronym="PARAMENTRY_58_SRC" offset="18244" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_A_B_CNT" acronym="PARAMENTRY_58_A_B_CNT" offset="18248" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_DST" acronym="PARAMENTRY_58_DST" offset="18252" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_SRC_DST_BIDX" acronym="PARAMENTRY_58_SRC_DST_BIDX" offset="18256" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_LINK_BCNTRLD" acronym="PARAMENTRY_58_LINK_BCNTRLD" offset="18260" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_SRC_DST_CIDX" acronym="PARAMENTRY_58_SRC_DST_CIDX" offset="18264" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_58_CCNT" acronym="PARAMENTRY_58_CCNT" offset="18268" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_OPT" acronym="PARAMENTRY_59_OPT" offset="18272" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_59_SRC" acronym="PARAMENTRY_59_SRC" offset="18276" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_A_B_CNT" acronym="PARAMENTRY_59_A_B_CNT" offset="18280" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_DST" acronym="PARAMENTRY_59_DST" offset="18284" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_SRC_DST_BIDX" acronym="PARAMENTRY_59_SRC_DST_BIDX" offset="18288" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_LINK_BCNTRLD" acronym="PARAMENTRY_59_LINK_BCNTRLD" offset="18292" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_SRC_DST_CIDX" acronym="PARAMENTRY_59_SRC_DST_CIDX" offset="18296" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_59_CCNT" acronym="PARAMENTRY_59_CCNT" offset="18300" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_OPT" acronym="PARAMENTRY_60_OPT" offset="18304" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_60_SRC" acronym="PARAMENTRY_60_SRC" offset="18308" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_A_B_CNT" acronym="PARAMENTRY_60_A_B_CNT" offset="18312" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_DST" acronym="PARAMENTRY_60_DST" offset="18316" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_SRC_DST_BIDX" acronym="PARAMENTRY_60_SRC_DST_BIDX" offset="18320" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_LINK_BCNTRLD" acronym="PARAMENTRY_60_LINK_BCNTRLD" offset="18324" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_SRC_DST_CIDX" acronym="PARAMENTRY_60_SRC_DST_CIDX" offset="18328" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_60_CCNT" acronym="PARAMENTRY_60_CCNT" offset="18332" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_OPT" acronym="PARAMENTRY_61_OPT" offset="18336" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_61_SRC" acronym="PARAMENTRY_61_SRC" offset="18340" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_A_B_CNT" acronym="PARAMENTRY_61_A_B_CNT" offset="18344" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_DST" acronym="PARAMENTRY_61_DST" offset="18348" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_SRC_DST_BIDX" acronym="PARAMENTRY_61_SRC_DST_BIDX" offset="18352" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_LINK_BCNTRLD" acronym="PARAMENTRY_61_LINK_BCNTRLD" offset="18356" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_SRC_DST_CIDX" acronym="PARAMENTRY_61_SRC_DST_CIDX" offset="18360" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_61_CCNT" acronym="PARAMENTRY_61_CCNT" offset="18364" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_OPT" acronym="PARAMENTRY_62_OPT" offset="18368" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_62_SRC" acronym="PARAMENTRY_62_SRC" offset="18372" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_A_B_CNT" acronym="PARAMENTRY_62_A_B_CNT" offset="18376" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_DST" acronym="PARAMENTRY_62_DST" offset="18380" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_SRC_DST_BIDX" acronym="PARAMENTRY_62_SRC_DST_BIDX" offset="18384" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_LINK_BCNTRLD" acronym="PARAMENTRY_62_LINK_BCNTRLD" offset="18388" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_SRC_DST_CIDX" acronym="PARAMENTRY_62_SRC_DST_CIDX" offset="18392" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_62_CCNT" acronym="PARAMENTRY_62_CCNT" offset="18396" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_OPT" acronym="PARAMENTRY_63_OPT" offset="18400" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_63_SRC" acronym="PARAMENTRY_63_SRC" offset="18404" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_A_B_CNT" acronym="PARAMENTRY_63_A_B_CNT" offset="18408" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_DST" acronym="PARAMENTRY_63_DST" offset="18412" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_SRC_DST_BIDX" acronym="PARAMENTRY_63_SRC_DST_BIDX" offset="18416" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_LINK_BCNTRLD" acronym="PARAMENTRY_63_LINK_BCNTRLD" offset="18420" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_SRC_DST_CIDX" acronym="PARAMENTRY_63_SRC_DST_CIDX" offset="18424" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_63_CCNT" acronym="PARAMENTRY_63_CCNT" offset="18428" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_OPT" acronym="PARAMENTRY_64_OPT" offset="18432" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_64_SRC" acronym="PARAMENTRY_64_SRC" offset="18436" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_A_B_CNT" acronym="PARAMENTRY_64_A_B_CNT" offset="18440" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_DST" acronym="PARAMENTRY_64_DST" offset="18444" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_SRC_DST_BIDX" acronym="PARAMENTRY_64_SRC_DST_BIDX" offset="18448" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_LINK_BCNTRLD" acronym="PARAMENTRY_64_LINK_BCNTRLD" offset="18452" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_SRC_DST_CIDX" acronym="PARAMENTRY_64_SRC_DST_CIDX" offset="18456" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_64_CCNT" acronym="PARAMENTRY_64_CCNT" offset="18460" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_OPT" acronym="PARAMENTRY_65_OPT" offset="18464" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_65_SRC" acronym="PARAMENTRY_65_SRC" offset="18468" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_A_B_CNT" acronym="PARAMENTRY_65_A_B_CNT" offset="18472" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_DST" acronym="PARAMENTRY_65_DST" offset="18476" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_SRC_DST_BIDX" acronym="PARAMENTRY_65_SRC_DST_BIDX" offset="18480" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_LINK_BCNTRLD" acronym="PARAMENTRY_65_LINK_BCNTRLD" offset="18484" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_SRC_DST_CIDX" acronym="PARAMENTRY_65_SRC_DST_CIDX" offset="18488" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_65_CCNT" acronym="PARAMENTRY_65_CCNT" offset="18492" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_OPT" acronym="PARAMENTRY_66_OPT" offset="18496" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_66_SRC" acronym="PARAMENTRY_66_SRC" offset="18500" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_A_B_CNT" acronym="PARAMENTRY_66_A_B_CNT" offset="18504" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_DST" acronym="PARAMENTRY_66_DST" offset="18508" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_SRC_DST_BIDX" acronym="PARAMENTRY_66_SRC_DST_BIDX" offset="18512" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_LINK_BCNTRLD" acronym="PARAMENTRY_66_LINK_BCNTRLD" offset="18516" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_SRC_DST_CIDX" acronym="PARAMENTRY_66_SRC_DST_CIDX" offset="18520" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_66_CCNT" acronym="PARAMENTRY_66_CCNT" offset="18524" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_OPT" acronym="PARAMENTRY_67_OPT" offset="18528" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_67_SRC" acronym="PARAMENTRY_67_SRC" offset="18532" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_A_B_CNT" acronym="PARAMENTRY_67_A_B_CNT" offset="18536" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_DST" acronym="PARAMENTRY_67_DST" offset="18540" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_SRC_DST_BIDX" acronym="PARAMENTRY_67_SRC_DST_BIDX" offset="18544" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_LINK_BCNTRLD" acronym="PARAMENTRY_67_LINK_BCNTRLD" offset="18548" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_SRC_DST_CIDX" acronym="PARAMENTRY_67_SRC_DST_CIDX" offset="18552" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_67_CCNT" acronym="PARAMENTRY_67_CCNT" offset="18556" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_OPT" acronym="PARAMENTRY_68_OPT" offset="18560" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_68_SRC" acronym="PARAMENTRY_68_SRC" offset="18564" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_A_B_CNT" acronym="PARAMENTRY_68_A_B_CNT" offset="18568" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_DST" acronym="PARAMENTRY_68_DST" offset="18572" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_SRC_DST_BIDX" acronym="PARAMENTRY_68_SRC_DST_BIDX" offset="18576" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_LINK_BCNTRLD" acronym="PARAMENTRY_68_LINK_BCNTRLD" offset="18580" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_SRC_DST_CIDX" acronym="PARAMENTRY_68_SRC_DST_CIDX" offset="18584" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_68_CCNT" acronym="PARAMENTRY_68_CCNT" offset="18588" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_OPT" acronym="PARAMENTRY_69_OPT" offset="18592" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_69_SRC" acronym="PARAMENTRY_69_SRC" offset="18596" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_A_B_CNT" acronym="PARAMENTRY_69_A_B_CNT" offset="18600" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_DST" acronym="PARAMENTRY_69_DST" offset="18604" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_SRC_DST_BIDX" acronym="PARAMENTRY_69_SRC_DST_BIDX" offset="18608" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_LINK_BCNTRLD" acronym="PARAMENTRY_69_LINK_BCNTRLD" offset="18612" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_SRC_DST_CIDX" acronym="PARAMENTRY_69_SRC_DST_CIDX" offset="18616" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_69_CCNT" acronym="PARAMENTRY_69_CCNT" offset="18620" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_OPT" acronym="PARAMENTRY_70_OPT" offset="18624" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_70_SRC" acronym="PARAMENTRY_70_SRC" offset="18628" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_A_B_CNT" acronym="PARAMENTRY_70_A_B_CNT" offset="18632" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_DST" acronym="PARAMENTRY_70_DST" offset="18636" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_SRC_DST_BIDX" acronym="PARAMENTRY_70_SRC_DST_BIDX" offset="18640" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_LINK_BCNTRLD" acronym="PARAMENTRY_70_LINK_BCNTRLD" offset="18644" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_SRC_DST_CIDX" acronym="PARAMENTRY_70_SRC_DST_CIDX" offset="18648" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_70_CCNT" acronym="PARAMENTRY_70_CCNT" offset="18652" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_OPT" acronym="PARAMENTRY_71_OPT" offset="18656" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_71_SRC" acronym="PARAMENTRY_71_SRC" offset="18660" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_A_B_CNT" acronym="PARAMENTRY_71_A_B_CNT" offset="18664" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_DST" acronym="PARAMENTRY_71_DST" offset="18668" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_SRC_DST_BIDX" acronym="PARAMENTRY_71_SRC_DST_BIDX" offset="18672" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_LINK_BCNTRLD" acronym="PARAMENTRY_71_LINK_BCNTRLD" offset="18676" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_SRC_DST_CIDX" acronym="PARAMENTRY_71_SRC_DST_CIDX" offset="18680" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_71_CCNT" acronym="PARAMENTRY_71_CCNT" offset="18684" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_OPT" acronym="PARAMENTRY_72_OPT" offset="18688" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_72_SRC" acronym="PARAMENTRY_72_SRC" offset="18692" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_A_B_CNT" acronym="PARAMENTRY_72_A_B_CNT" offset="18696" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_DST" acronym="PARAMENTRY_72_DST" offset="18700" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_SRC_DST_BIDX" acronym="PARAMENTRY_72_SRC_DST_BIDX" offset="18704" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_LINK_BCNTRLD" acronym="PARAMENTRY_72_LINK_BCNTRLD" offset="18708" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_SRC_DST_CIDX" acronym="PARAMENTRY_72_SRC_DST_CIDX" offset="18712" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_72_CCNT" acronym="PARAMENTRY_72_CCNT" offset="18716" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_OPT" acronym="PARAMENTRY_73_OPT" offset="18720" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_73_SRC" acronym="PARAMENTRY_73_SRC" offset="18724" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_A_B_CNT" acronym="PARAMENTRY_73_A_B_CNT" offset="18728" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_DST" acronym="PARAMENTRY_73_DST" offset="18732" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_SRC_DST_BIDX" acronym="PARAMENTRY_73_SRC_DST_BIDX" offset="18736" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_LINK_BCNTRLD" acronym="PARAMENTRY_73_LINK_BCNTRLD" offset="18740" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_SRC_DST_CIDX" acronym="PARAMENTRY_73_SRC_DST_CIDX" offset="18744" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_73_CCNT" acronym="PARAMENTRY_73_CCNT" offset="18748" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_OPT" acronym="PARAMENTRY_74_OPT" offset="18752" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_74_SRC" acronym="PARAMENTRY_74_SRC" offset="18756" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_A_B_CNT" acronym="PARAMENTRY_74_A_B_CNT" offset="18760" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_DST" acronym="PARAMENTRY_74_DST" offset="18764" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_SRC_DST_BIDX" acronym="PARAMENTRY_74_SRC_DST_BIDX" offset="18768" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_LINK_BCNTRLD" acronym="PARAMENTRY_74_LINK_BCNTRLD" offset="18772" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_SRC_DST_CIDX" acronym="PARAMENTRY_74_SRC_DST_CIDX" offset="18776" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_74_CCNT" acronym="PARAMENTRY_74_CCNT" offset="18780" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_OPT" acronym="PARAMENTRY_75_OPT" offset="18784" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_75_SRC" acronym="PARAMENTRY_75_SRC" offset="18788" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_A_B_CNT" acronym="PARAMENTRY_75_A_B_CNT" offset="18792" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_DST" acronym="PARAMENTRY_75_DST" offset="18796" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_SRC_DST_BIDX" acronym="PARAMENTRY_75_SRC_DST_BIDX" offset="18800" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_LINK_BCNTRLD" acronym="PARAMENTRY_75_LINK_BCNTRLD" offset="18804" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_SRC_DST_CIDX" acronym="PARAMENTRY_75_SRC_DST_CIDX" offset="18808" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_75_CCNT" acronym="PARAMENTRY_75_CCNT" offset="18812" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_OPT" acronym="PARAMENTRY_76_OPT" offset="18816" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_76_SRC" acronym="PARAMENTRY_76_SRC" offset="18820" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_A_B_CNT" acronym="PARAMENTRY_76_A_B_CNT" offset="18824" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_DST" acronym="PARAMENTRY_76_DST" offset="18828" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_SRC_DST_BIDX" acronym="PARAMENTRY_76_SRC_DST_BIDX" offset="18832" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_LINK_BCNTRLD" acronym="PARAMENTRY_76_LINK_BCNTRLD" offset="18836" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_SRC_DST_CIDX" acronym="PARAMENTRY_76_SRC_DST_CIDX" offset="18840" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_76_CCNT" acronym="PARAMENTRY_76_CCNT" offset="18844" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_OPT" acronym="PARAMENTRY_77_OPT" offset="18848" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_77_SRC" acronym="PARAMENTRY_77_SRC" offset="18852" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_A_B_CNT" acronym="PARAMENTRY_77_A_B_CNT" offset="18856" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_DST" acronym="PARAMENTRY_77_DST" offset="18860" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_SRC_DST_BIDX" acronym="PARAMENTRY_77_SRC_DST_BIDX" offset="18864" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_LINK_BCNTRLD" acronym="PARAMENTRY_77_LINK_BCNTRLD" offset="18868" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_SRC_DST_CIDX" acronym="PARAMENTRY_77_SRC_DST_CIDX" offset="18872" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_77_CCNT" acronym="PARAMENTRY_77_CCNT" offset="18876" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_OPT" acronym="PARAMENTRY_78_OPT" offset="18880" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_78_SRC" acronym="PARAMENTRY_78_SRC" offset="18884" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_A_B_CNT" acronym="PARAMENTRY_78_A_B_CNT" offset="18888" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_DST" acronym="PARAMENTRY_78_DST" offset="18892" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_SRC_DST_BIDX" acronym="PARAMENTRY_78_SRC_DST_BIDX" offset="18896" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_LINK_BCNTRLD" acronym="PARAMENTRY_78_LINK_BCNTRLD" offset="18900" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_SRC_DST_CIDX" acronym="PARAMENTRY_78_SRC_DST_CIDX" offset="18904" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_78_CCNT" acronym="PARAMENTRY_78_CCNT" offset="18908" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_OPT" acronym="PARAMENTRY_79_OPT" offset="18912" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_79_SRC" acronym="PARAMENTRY_79_SRC" offset="18916" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_A_B_CNT" acronym="PARAMENTRY_79_A_B_CNT" offset="18920" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_DST" acronym="PARAMENTRY_79_DST" offset="18924" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_SRC_DST_BIDX" acronym="PARAMENTRY_79_SRC_DST_BIDX" offset="18928" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_LINK_BCNTRLD" acronym="PARAMENTRY_79_LINK_BCNTRLD" offset="18932" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_SRC_DST_CIDX" acronym="PARAMENTRY_79_SRC_DST_CIDX" offset="18936" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_79_CCNT" acronym="PARAMENTRY_79_CCNT" offset="18940" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_OPT" acronym="PARAMENTRY_80_OPT" offset="18944" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_80_SRC" acronym="PARAMENTRY_80_SRC" offset="18948" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_A_B_CNT" acronym="PARAMENTRY_80_A_B_CNT" offset="18952" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_DST" acronym="PARAMENTRY_80_DST" offset="18956" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_SRC_DST_BIDX" acronym="PARAMENTRY_80_SRC_DST_BIDX" offset="18960" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_LINK_BCNTRLD" acronym="PARAMENTRY_80_LINK_BCNTRLD" offset="18964" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_SRC_DST_CIDX" acronym="PARAMENTRY_80_SRC_DST_CIDX" offset="18968" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_80_CCNT" acronym="PARAMENTRY_80_CCNT" offset="18972" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_OPT" acronym="PARAMENTRY_81_OPT" offset="18976" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_81_SRC" acronym="PARAMENTRY_81_SRC" offset="18980" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_A_B_CNT" acronym="PARAMENTRY_81_A_B_CNT" offset="18984" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_DST" acronym="PARAMENTRY_81_DST" offset="18988" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_SRC_DST_BIDX" acronym="PARAMENTRY_81_SRC_DST_BIDX" offset="18992" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_LINK_BCNTRLD" acronym="PARAMENTRY_81_LINK_BCNTRLD" offset="18996" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_SRC_DST_CIDX" acronym="PARAMENTRY_81_SRC_DST_CIDX" offset="19000" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_81_CCNT" acronym="PARAMENTRY_81_CCNT" offset="19004" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_OPT" acronym="PARAMENTRY_82_OPT" offset="19008" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_82_SRC" acronym="PARAMENTRY_82_SRC" offset="19012" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_A_B_CNT" acronym="PARAMENTRY_82_A_B_CNT" offset="19016" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_DST" acronym="PARAMENTRY_82_DST" offset="19020" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_SRC_DST_BIDX" acronym="PARAMENTRY_82_SRC_DST_BIDX" offset="19024" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_LINK_BCNTRLD" acronym="PARAMENTRY_82_LINK_BCNTRLD" offset="19028" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_SRC_DST_CIDX" acronym="PARAMENTRY_82_SRC_DST_CIDX" offset="19032" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_82_CCNT" acronym="PARAMENTRY_82_CCNT" offset="19036" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_OPT" acronym="PARAMENTRY_83_OPT" offset="19040" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_83_SRC" acronym="PARAMENTRY_83_SRC" offset="19044" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_A_B_CNT" acronym="PARAMENTRY_83_A_B_CNT" offset="19048" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_DST" acronym="PARAMENTRY_83_DST" offset="19052" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_SRC_DST_BIDX" acronym="PARAMENTRY_83_SRC_DST_BIDX" offset="19056" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_LINK_BCNTRLD" acronym="PARAMENTRY_83_LINK_BCNTRLD" offset="19060" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_SRC_DST_CIDX" acronym="PARAMENTRY_83_SRC_DST_CIDX" offset="19064" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_83_CCNT" acronym="PARAMENTRY_83_CCNT" offset="19068" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_OPT" acronym="PARAMENTRY_84_OPT" offset="19072" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_84_SRC" acronym="PARAMENTRY_84_SRC" offset="19076" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_A_B_CNT" acronym="PARAMENTRY_84_A_B_CNT" offset="19080" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_DST" acronym="PARAMENTRY_84_DST" offset="19084" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_SRC_DST_BIDX" acronym="PARAMENTRY_84_SRC_DST_BIDX" offset="19088" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_LINK_BCNTRLD" acronym="PARAMENTRY_84_LINK_BCNTRLD" offset="19092" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_SRC_DST_CIDX" acronym="PARAMENTRY_84_SRC_DST_CIDX" offset="19096" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_84_CCNT" acronym="PARAMENTRY_84_CCNT" offset="19100" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_OPT" acronym="PARAMENTRY_85_OPT" offset="19104" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_85_SRC" acronym="PARAMENTRY_85_SRC" offset="19108" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_A_B_CNT" acronym="PARAMENTRY_85_A_B_CNT" offset="19112" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_DST" acronym="PARAMENTRY_85_DST" offset="19116" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_SRC_DST_BIDX" acronym="PARAMENTRY_85_SRC_DST_BIDX" offset="19120" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_LINK_BCNTRLD" acronym="PARAMENTRY_85_LINK_BCNTRLD" offset="19124" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_SRC_DST_CIDX" acronym="PARAMENTRY_85_SRC_DST_CIDX" offset="19128" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_85_CCNT" acronym="PARAMENTRY_85_CCNT" offset="19132" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_OPT" acronym="PARAMENTRY_86_OPT" offset="19136" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_86_SRC" acronym="PARAMENTRY_86_SRC" offset="19140" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_A_B_CNT" acronym="PARAMENTRY_86_A_B_CNT" offset="19144" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_DST" acronym="PARAMENTRY_86_DST" offset="19148" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_SRC_DST_BIDX" acronym="PARAMENTRY_86_SRC_DST_BIDX" offset="19152" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_LINK_BCNTRLD" acronym="PARAMENTRY_86_LINK_BCNTRLD" offset="19156" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_SRC_DST_CIDX" acronym="PARAMENTRY_86_SRC_DST_CIDX" offset="19160" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_86_CCNT" acronym="PARAMENTRY_86_CCNT" offset="19164" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_OPT" acronym="PARAMENTRY_87_OPT" offset="19168" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_87_SRC" acronym="PARAMENTRY_87_SRC" offset="19172" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_A_B_CNT" acronym="PARAMENTRY_87_A_B_CNT" offset="19176" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_DST" acronym="PARAMENTRY_87_DST" offset="19180" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_SRC_DST_BIDX" acronym="PARAMENTRY_87_SRC_DST_BIDX" offset="19184" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_LINK_BCNTRLD" acronym="PARAMENTRY_87_LINK_BCNTRLD" offset="19188" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_SRC_DST_CIDX" acronym="PARAMENTRY_87_SRC_DST_CIDX" offset="19192" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_87_CCNT" acronym="PARAMENTRY_87_CCNT" offset="19196" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_OPT" acronym="PARAMENTRY_88_OPT" offset="19200" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_88_SRC" acronym="PARAMENTRY_88_SRC" offset="19204" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_A_B_CNT" acronym="PARAMENTRY_88_A_B_CNT" offset="19208" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_DST" acronym="PARAMENTRY_88_DST" offset="19212" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_SRC_DST_BIDX" acronym="PARAMENTRY_88_SRC_DST_BIDX" offset="19216" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_LINK_BCNTRLD" acronym="PARAMENTRY_88_LINK_BCNTRLD" offset="19220" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_SRC_DST_CIDX" acronym="PARAMENTRY_88_SRC_DST_CIDX" offset="19224" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_88_CCNT" acronym="PARAMENTRY_88_CCNT" offset="19228" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_OPT" acronym="PARAMENTRY_89_OPT" offset="19232" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_89_SRC" acronym="PARAMENTRY_89_SRC" offset="19236" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_A_B_CNT" acronym="PARAMENTRY_89_A_B_CNT" offset="19240" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_DST" acronym="PARAMENTRY_89_DST" offset="19244" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_SRC_DST_BIDX" acronym="PARAMENTRY_89_SRC_DST_BIDX" offset="19248" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_LINK_BCNTRLD" acronym="PARAMENTRY_89_LINK_BCNTRLD" offset="19252" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_SRC_DST_CIDX" acronym="PARAMENTRY_89_SRC_DST_CIDX" offset="19256" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_89_CCNT" acronym="PARAMENTRY_89_CCNT" offset="19260" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_OPT" acronym="PARAMENTRY_90_OPT" offset="19264" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_90_SRC" acronym="PARAMENTRY_90_SRC" offset="19268" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_A_B_CNT" acronym="PARAMENTRY_90_A_B_CNT" offset="19272" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_DST" acronym="PARAMENTRY_90_DST" offset="19276" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_SRC_DST_BIDX" acronym="PARAMENTRY_90_SRC_DST_BIDX" offset="19280" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_LINK_BCNTRLD" acronym="PARAMENTRY_90_LINK_BCNTRLD" offset="19284" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_SRC_DST_CIDX" acronym="PARAMENTRY_90_SRC_DST_CIDX" offset="19288" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_90_CCNT" acronym="PARAMENTRY_90_CCNT" offset="19292" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_OPT" acronym="PARAMENTRY_91_OPT" offset="19296" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_91_SRC" acronym="PARAMENTRY_91_SRC" offset="19300" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_A_B_CNT" acronym="PARAMENTRY_91_A_B_CNT" offset="19304" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_DST" acronym="PARAMENTRY_91_DST" offset="19308" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_SRC_DST_BIDX" acronym="PARAMENTRY_91_SRC_DST_BIDX" offset="19312" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_LINK_BCNTRLD" acronym="PARAMENTRY_91_LINK_BCNTRLD" offset="19316" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_SRC_DST_CIDX" acronym="PARAMENTRY_91_SRC_DST_CIDX" offset="19320" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_91_CCNT" acronym="PARAMENTRY_91_CCNT" offset="19324" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_OPT" acronym="PARAMENTRY_92_OPT" offset="19328" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_92_SRC" acronym="PARAMENTRY_92_SRC" offset="19332" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_A_B_CNT" acronym="PARAMENTRY_92_A_B_CNT" offset="19336" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_DST" acronym="PARAMENTRY_92_DST" offset="19340" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_SRC_DST_BIDX" acronym="PARAMENTRY_92_SRC_DST_BIDX" offset="19344" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_LINK_BCNTRLD" acronym="PARAMENTRY_92_LINK_BCNTRLD" offset="19348" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_SRC_DST_CIDX" acronym="PARAMENTRY_92_SRC_DST_CIDX" offset="19352" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_92_CCNT" acronym="PARAMENTRY_92_CCNT" offset="19356" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_OPT" acronym="PARAMENTRY_93_OPT" offset="19360" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_93_SRC" acronym="PARAMENTRY_93_SRC" offset="19364" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_A_B_CNT" acronym="PARAMENTRY_93_A_B_CNT" offset="19368" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_DST" acronym="PARAMENTRY_93_DST" offset="19372" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_SRC_DST_BIDX" acronym="PARAMENTRY_93_SRC_DST_BIDX" offset="19376" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_LINK_BCNTRLD" acronym="PARAMENTRY_93_LINK_BCNTRLD" offset="19380" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_SRC_DST_CIDX" acronym="PARAMENTRY_93_SRC_DST_CIDX" offset="19384" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_93_CCNT" acronym="PARAMENTRY_93_CCNT" offset="19388" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_OPT" acronym="PARAMENTRY_94_OPT" offset="19392" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_94_SRC" acronym="PARAMENTRY_94_SRC" offset="19396" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_A_B_CNT" acronym="PARAMENTRY_94_A_B_CNT" offset="19400" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_DST" acronym="PARAMENTRY_94_DST" offset="19404" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_SRC_DST_BIDX" acronym="PARAMENTRY_94_SRC_DST_BIDX" offset="19408" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_LINK_BCNTRLD" acronym="PARAMENTRY_94_LINK_BCNTRLD" offset="19412" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_SRC_DST_CIDX" acronym="PARAMENTRY_94_SRC_DST_CIDX" offset="19416" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_94_CCNT" acronym="PARAMENTRY_94_CCNT" offset="19420" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_OPT" acronym="PARAMENTRY_95_OPT" offset="19424" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_95_SRC" acronym="PARAMENTRY_95_SRC" offset="19428" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_A_B_CNT" acronym="PARAMENTRY_95_A_B_CNT" offset="19432" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_DST" acronym="PARAMENTRY_95_DST" offset="19436" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_SRC_DST_BIDX" acronym="PARAMENTRY_95_SRC_DST_BIDX" offset="19440" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_LINK_BCNTRLD" acronym="PARAMENTRY_95_LINK_BCNTRLD" offset="19444" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_SRC_DST_CIDX" acronym="PARAMENTRY_95_SRC_DST_CIDX" offset="19448" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_95_CCNT" acronym="PARAMENTRY_95_CCNT" offset="19452" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_OPT" acronym="PARAMENTRY_96_OPT" offset="19456" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_96_SRC" acronym="PARAMENTRY_96_SRC" offset="19460" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_A_B_CNT" acronym="PARAMENTRY_96_A_B_CNT" offset="19464" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_DST" acronym="PARAMENTRY_96_DST" offset="19468" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_SRC_DST_BIDX" acronym="PARAMENTRY_96_SRC_DST_BIDX" offset="19472" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_LINK_BCNTRLD" acronym="PARAMENTRY_96_LINK_BCNTRLD" offset="19476" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_SRC_DST_CIDX" acronym="PARAMENTRY_96_SRC_DST_CIDX" offset="19480" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_96_CCNT" acronym="PARAMENTRY_96_CCNT" offset="19484" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_OPT" acronym="PARAMENTRY_97_OPT" offset="19488" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_97_SRC" acronym="PARAMENTRY_97_SRC" offset="19492" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_A_B_CNT" acronym="PARAMENTRY_97_A_B_CNT" offset="19496" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_DST" acronym="PARAMENTRY_97_DST" offset="19500" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_SRC_DST_BIDX" acronym="PARAMENTRY_97_SRC_DST_BIDX" offset="19504" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_LINK_BCNTRLD" acronym="PARAMENTRY_97_LINK_BCNTRLD" offset="19508" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_SRC_DST_CIDX" acronym="PARAMENTRY_97_SRC_DST_CIDX" offset="19512" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_97_CCNT" acronym="PARAMENTRY_97_CCNT" offset="19516" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_OPT" acronym="PARAMENTRY_98_OPT" offset="19520" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_98_SRC" acronym="PARAMENTRY_98_SRC" offset="19524" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_A_B_CNT" acronym="PARAMENTRY_98_A_B_CNT" offset="19528" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_DST" acronym="PARAMENTRY_98_DST" offset="19532" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_SRC_DST_BIDX" acronym="PARAMENTRY_98_SRC_DST_BIDX" offset="19536" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_LINK_BCNTRLD" acronym="PARAMENTRY_98_LINK_BCNTRLD" offset="19540" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_SRC_DST_CIDX" acronym="PARAMENTRY_98_SRC_DST_CIDX" offset="19544" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_98_CCNT" acronym="PARAMENTRY_98_CCNT" offset="19548" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_OPT" acronym="PARAMENTRY_99_OPT" offset="19552" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_99_SRC" acronym="PARAMENTRY_99_SRC" offset="19556" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_A_B_CNT" acronym="PARAMENTRY_99_A_B_CNT" offset="19560" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_DST" acronym="PARAMENTRY_99_DST" offset="19564" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_SRC_DST_BIDX" acronym="PARAMENTRY_99_SRC_DST_BIDX" offset="19568" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_LINK_BCNTRLD" acronym="PARAMENTRY_99_LINK_BCNTRLD" offset="19572" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_SRC_DST_CIDX" acronym="PARAMENTRY_99_SRC_DST_CIDX" offset="19576" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_99_CCNT" acronym="PARAMENTRY_99_CCNT" offset="19580" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_OPT" acronym="PARAMENTRY_100_OPT" offset="19584" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_100_SRC" acronym="PARAMENTRY_100_SRC" offset="19588" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_A_B_CNT" acronym="PARAMENTRY_100_A_B_CNT" offset="19592" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_DST" acronym="PARAMENTRY_100_DST" offset="19596" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_SRC_DST_BIDX" acronym="PARAMENTRY_100_SRC_DST_BIDX" offset="19600" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_LINK_BCNTRLD" acronym="PARAMENTRY_100_LINK_BCNTRLD" offset="19604" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_SRC_DST_CIDX" acronym="PARAMENTRY_100_SRC_DST_CIDX" offset="19608" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_100_CCNT" acronym="PARAMENTRY_100_CCNT" offset="19612" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_OPT" acronym="PARAMENTRY_101_OPT" offset="19616" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_101_SRC" acronym="PARAMENTRY_101_SRC" offset="19620" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_A_B_CNT" acronym="PARAMENTRY_101_A_B_CNT" offset="19624" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_DST" acronym="PARAMENTRY_101_DST" offset="19628" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_SRC_DST_BIDX" acronym="PARAMENTRY_101_SRC_DST_BIDX" offset="19632" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_LINK_BCNTRLD" acronym="PARAMENTRY_101_LINK_BCNTRLD" offset="19636" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_SRC_DST_CIDX" acronym="PARAMENTRY_101_SRC_DST_CIDX" offset="19640" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_101_CCNT" acronym="PARAMENTRY_101_CCNT" offset="19644" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_OPT" acronym="PARAMENTRY_102_OPT" offset="19648" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_102_SRC" acronym="PARAMENTRY_102_SRC" offset="19652" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_A_B_CNT" acronym="PARAMENTRY_102_A_B_CNT" offset="19656" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_DST" acronym="PARAMENTRY_102_DST" offset="19660" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_SRC_DST_BIDX" acronym="PARAMENTRY_102_SRC_DST_BIDX" offset="19664" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_LINK_BCNTRLD" acronym="PARAMENTRY_102_LINK_BCNTRLD" offset="19668" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_SRC_DST_CIDX" acronym="PARAMENTRY_102_SRC_DST_CIDX" offset="19672" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_102_CCNT" acronym="PARAMENTRY_102_CCNT" offset="19676" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_OPT" acronym="PARAMENTRY_103_OPT" offset="19680" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_103_SRC" acronym="PARAMENTRY_103_SRC" offset="19684" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_A_B_CNT" acronym="PARAMENTRY_103_A_B_CNT" offset="19688" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_DST" acronym="PARAMENTRY_103_DST" offset="19692" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_SRC_DST_BIDX" acronym="PARAMENTRY_103_SRC_DST_BIDX" offset="19696" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_LINK_BCNTRLD" acronym="PARAMENTRY_103_LINK_BCNTRLD" offset="19700" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_SRC_DST_CIDX" acronym="PARAMENTRY_103_SRC_DST_CIDX" offset="19704" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_103_CCNT" acronym="PARAMENTRY_103_CCNT" offset="19708" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_OPT" acronym="PARAMENTRY_104_OPT" offset="19712" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_104_SRC" acronym="PARAMENTRY_104_SRC" offset="19716" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_A_B_CNT" acronym="PARAMENTRY_104_A_B_CNT" offset="19720" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_DST" acronym="PARAMENTRY_104_DST" offset="19724" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_SRC_DST_BIDX" acronym="PARAMENTRY_104_SRC_DST_BIDX" offset="19728" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_LINK_BCNTRLD" acronym="PARAMENTRY_104_LINK_BCNTRLD" offset="19732" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_SRC_DST_CIDX" acronym="PARAMENTRY_104_SRC_DST_CIDX" offset="19736" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_104_CCNT" acronym="PARAMENTRY_104_CCNT" offset="19740" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_OPT" acronym="PARAMENTRY_105_OPT" offset="19744" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_105_SRC" acronym="PARAMENTRY_105_SRC" offset="19748" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_A_B_CNT" acronym="PARAMENTRY_105_A_B_CNT" offset="19752" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_DST" acronym="PARAMENTRY_105_DST" offset="19756" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_SRC_DST_BIDX" acronym="PARAMENTRY_105_SRC_DST_BIDX" offset="19760" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_LINK_BCNTRLD" acronym="PARAMENTRY_105_LINK_BCNTRLD" offset="19764" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_SRC_DST_CIDX" acronym="PARAMENTRY_105_SRC_DST_CIDX" offset="19768" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_105_CCNT" acronym="PARAMENTRY_105_CCNT" offset="19772" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_OPT" acronym="PARAMENTRY_106_OPT" offset="19776" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_106_SRC" acronym="PARAMENTRY_106_SRC" offset="19780" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_A_B_CNT" acronym="PARAMENTRY_106_A_B_CNT" offset="19784" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_DST" acronym="PARAMENTRY_106_DST" offset="19788" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_SRC_DST_BIDX" acronym="PARAMENTRY_106_SRC_DST_BIDX" offset="19792" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_LINK_BCNTRLD" acronym="PARAMENTRY_106_LINK_BCNTRLD" offset="19796" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_SRC_DST_CIDX" acronym="PARAMENTRY_106_SRC_DST_CIDX" offset="19800" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_106_CCNT" acronym="PARAMENTRY_106_CCNT" offset="19804" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_OPT" acronym="PARAMENTRY_107_OPT" offset="19808" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_107_SRC" acronym="PARAMENTRY_107_SRC" offset="19812" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_A_B_CNT" acronym="PARAMENTRY_107_A_B_CNT" offset="19816" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_DST" acronym="PARAMENTRY_107_DST" offset="19820" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_SRC_DST_BIDX" acronym="PARAMENTRY_107_SRC_DST_BIDX" offset="19824" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_LINK_BCNTRLD" acronym="PARAMENTRY_107_LINK_BCNTRLD" offset="19828" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_SRC_DST_CIDX" acronym="PARAMENTRY_107_SRC_DST_CIDX" offset="19832" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_107_CCNT" acronym="PARAMENTRY_107_CCNT" offset="19836" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_OPT" acronym="PARAMENTRY_108_OPT" offset="19840" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_108_SRC" acronym="PARAMENTRY_108_SRC" offset="19844" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_A_B_CNT" acronym="PARAMENTRY_108_A_B_CNT" offset="19848" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_DST" acronym="PARAMENTRY_108_DST" offset="19852" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_SRC_DST_BIDX" acronym="PARAMENTRY_108_SRC_DST_BIDX" offset="19856" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_LINK_BCNTRLD" acronym="PARAMENTRY_108_LINK_BCNTRLD" offset="19860" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_SRC_DST_CIDX" acronym="PARAMENTRY_108_SRC_DST_CIDX" offset="19864" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_108_CCNT" acronym="PARAMENTRY_108_CCNT" offset="19868" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_OPT" acronym="PARAMENTRY_109_OPT" offset="19872" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_109_SRC" acronym="PARAMENTRY_109_SRC" offset="19876" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_A_B_CNT" acronym="PARAMENTRY_109_A_B_CNT" offset="19880" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_DST" acronym="PARAMENTRY_109_DST" offset="19884" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_SRC_DST_BIDX" acronym="PARAMENTRY_109_SRC_DST_BIDX" offset="19888" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_LINK_BCNTRLD" acronym="PARAMENTRY_109_LINK_BCNTRLD" offset="19892" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_SRC_DST_CIDX" acronym="PARAMENTRY_109_SRC_DST_CIDX" offset="19896" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_109_CCNT" acronym="PARAMENTRY_109_CCNT" offset="19900" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_OPT" acronym="PARAMENTRY_110_OPT" offset="19904" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_110_SRC" acronym="PARAMENTRY_110_SRC" offset="19908" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_A_B_CNT" acronym="PARAMENTRY_110_A_B_CNT" offset="19912" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_DST" acronym="PARAMENTRY_110_DST" offset="19916" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_SRC_DST_BIDX" acronym="PARAMENTRY_110_SRC_DST_BIDX" offset="19920" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_LINK_BCNTRLD" acronym="PARAMENTRY_110_LINK_BCNTRLD" offset="19924" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_SRC_DST_CIDX" acronym="PARAMENTRY_110_SRC_DST_CIDX" offset="19928" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_110_CCNT" acronym="PARAMENTRY_110_CCNT" offset="19932" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_OPT" acronym="PARAMENTRY_111_OPT" offset="19936" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_111_SRC" acronym="PARAMENTRY_111_SRC" offset="19940" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_A_B_CNT" acronym="PARAMENTRY_111_A_B_CNT" offset="19944" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_DST" acronym="PARAMENTRY_111_DST" offset="19948" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_SRC_DST_BIDX" acronym="PARAMENTRY_111_SRC_DST_BIDX" offset="19952" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_LINK_BCNTRLD" acronym="PARAMENTRY_111_LINK_BCNTRLD" offset="19956" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_SRC_DST_CIDX" acronym="PARAMENTRY_111_SRC_DST_CIDX" offset="19960" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_111_CCNT" acronym="PARAMENTRY_111_CCNT" offset="19964" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_OPT" acronym="PARAMENTRY_112_OPT" offset="19968" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_112_SRC" acronym="PARAMENTRY_112_SRC" offset="19972" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_A_B_CNT" acronym="PARAMENTRY_112_A_B_CNT" offset="19976" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_DST" acronym="PARAMENTRY_112_DST" offset="19980" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_SRC_DST_BIDX" acronym="PARAMENTRY_112_SRC_DST_BIDX" offset="19984" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_LINK_BCNTRLD" acronym="PARAMENTRY_112_LINK_BCNTRLD" offset="19988" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_SRC_DST_CIDX" acronym="PARAMENTRY_112_SRC_DST_CIDX" offset="19992" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_112_CCNT" acronym="PARAMENTRY_112_CCNT" offset="19996" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_OPT" acronym="PARAMENTRY_113_OPT" offset="20000" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_113_SRC" acronym="PARAMENTRY_113_SRC" offset="20004" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_A_B_CNT" acronym="PARAMENTRY_113_A_B_CNT" offset="20008" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_DST" acronym="PARAMENTRY_113_DST" offset="20012" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_SRC_DST_BIDX" acronym="PARAMENTRY_113_SRC_DST_BIDX" offset="20016" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_LINK_BCNTRLD" acronym="PARAMENTRY_113_LINK_BCNTRLD" offset="20020" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_SRC_DST_CIDX" acronym="PARAMENTRY_113_SRC_DST_CIDX" offset="20024" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_113_CCNT" acronym="PARAMENTRY_113_CCNT" offset="20028" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_OPT" acronym="PARAMENTRY_114_OPT" offset="20032" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_114_SRC" acronym="PARAMENTRY_114_SRC" offset="20036" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_A_B_CNT" acronym="PARAMENTRY_114_A_B_CNT" offset="20040" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_DST" acronym="PARAMENTRY_114_DST" offset="20044" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_SRC_DST_BIDX" acronym="PARAMENTRY_114_SRC_DST_BIDX" offset="20048" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_LINK_BCNTRLD" acronym="PARAMENTRY_114_LINK_BCNTRLD" offset="20052" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_SRC_DST_CIDX" acronym="PARAMENTRY_114_SRC_DST_CIDX" offset="20056" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_114_CCNT" acronym="PARAMENTRY_114_CCNT" offset="20060" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_OPT" acronym="PARAMENTRY_115_OPT" offset="20064" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_115_SRC" acronym="PARAMENTRY_115_SRC" offset="20068" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_A_B_CNT" acronym="PARAMENTRY_115_A_B_CNT" offset="20072" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_DST" acronym="PARAMENTRY_115_DST" offset="20076" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_SRC_DST_BIDX" acronym="PARAMENTRY_115_SRC_DST_BIDX" offset="20080" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_LINK_BCNTRLD" acronym="PARAMENTRY_115_LINK_BCNTRLD" offset="20084" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_SRC_DST_CIDX" acronym="PARAMENTRY_115_SRC_DST_CIDX" offset="20088" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_115_CCNT" acronym="PARAMENTRY_115_CCNT" offset="20092" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_OPT" acronym="PARAMENTRY_116_OPT" offset="20096" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_116_SRC" acronym="PARAMENTRY_116_SRC" offset="20100" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_A_B_CNT" acronym="PARAMENTRY_116_A_B_CNT" offset="20104" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_DST" acronym="PARAMENTRY_116_DST" offset="20108" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_SRC_DST_BIDX" acronym="PARAMENTRY_116_SRC_DST_BIDX" offset="20112" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_LINK_BCNTRLD" acronym="PARAMENTRY_116_LINK_BCNTRLD" offset="20116" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_SRC_DST_CIDX" acronym="PARAMENTRY_116_SRC_DST_CIDX" offset="20120" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_116_CCNT" acronym="PARAMENTRY_116_CCNT" offset="20124" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_OPT" acronym="PARAMENTRY_117_OPT" offset="20128" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_117_SRC" acronym="PARAMENTRY_117_SRC" offset="20132" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_A_B_CNT" acronym="PARAMENTRY_117_A_B_CNT" offset="20136" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_DST" acronym="PARAMENTRY_117_DST" offset="20140" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_SRC_DST_BIDX" acronym="PARAMENTRY_117_SRC_DST_BIDX" offset="20144" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_LINK_BCNTRLD" acronym="PARAMENTRY_117_LINK_BCNTRLD" offset="20148" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_SRC_DST_CIDX" acronym="PARAMENTRY_117_SRC_DST_CIDX" offset="20152" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_117_CCNT" acronym="PARAMENTRY_117_CCNT" offset="20156" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_OPT" acronym="PARAMENTRY_118_OPT" offset="20160" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_118_SRC" acronym="PARAMENTRY_118_SRC" offset="20164" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_A_B_CNT" acronym="PARAMENTRY_118_A_B_CNT" offset="20168" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_DST" acronym="PARAMENTRY_118_DST" offset="20172" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_SRC_DST_BIDX" acronym="PARAMENTRY_118_SRC_DST_BIDX" offset="20176" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_LINK_BCNTRLD" acronym="PARAMENTRY_118_LINK_BCNTRLD" offset="20180" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_SRC_DST_CIDX" acronym="PARAMENTRY_118_SRC_DST_CIDX" offset="20184" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_118_CCNT" acronym="PARAMENTRY_118_CCNT" offset="20188" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_OPT" acronym="PARAMENTRY_119_OPT" offset="20192" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_119_SRC" acronym="PARAMENTRY_119_SRC" offset="20196" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_A_B_CNT" acronym="PARAMENTRY_119_A_B_CNT" offset="20200" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_DST" acronym="PARAMENTRY_119_DST" offset="20204" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_SRC_DST_BIDX" acronym="PARAMENTRY_119_SRC_DST_BIDX" offset="20208" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_LINK_BCNTRLD" acronym="PARAMENTRY_119_LINK_BCNTRLD" offset="20212" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_SRC_DST_CIDX" acronym="PARAMENTRY_119_SRC_DST_CIDX" offset="20216" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_119_CCNT" acronym="PARAMENTRY_119_CCNT" offset="20220" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_OPT" acronym="PARAMENTRY_120_OPT" offset="20224" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_120_SRC" acronym="PARAMENTRY_120_SRC" offset="20228" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_A_B_CNT" acronym="PARAMENTRY_120_A_B_CNT" offset="20232" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_DST" acronym="PARAMENTRY_120_DST" offset="20236" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_SRC_DST_BIDX" acronym="PARAMENTRY_120_SRC_DST_BIDX" offset="20240" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_LINK_BCNTRLD" acronym="PARAMENTRY_120_LINK_BCNTRLD" offset="20244" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_SRC_DST_CIDX" acronym="PARAMENTRY_120_SRC_DST_CIDX" offset="20248" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_120_CCNT" acronym="PARAMENTRY_120_CCNT" offset="20252" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_OPT" acronym="PARAMENTRY_121_OPT" offset="20256" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_121_SRC" acronym="PARAMENTRY_121_SRC" offset="20260" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_A_B_CNT" acronym="PARAMENTRY_121_A_B_CNT" offset="20264" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_DST" acronym="PARAMENTRY_121_DST" offset="20268" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_SRC_DST_BIDX" acronym="PARAMENTRY_121_SRC_DST_BIDX" offset="20272" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_LINK_BCNTRLD" acronym="PARAMENTRY_121_LINK_BCNTRLD" offset="20276" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_SRC_DST_CIDX" acronym="PARAMENTRY_121_SRC_DST_CIDX" offset="20280" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_121_CCNT" acronym="PARAMENTRY_121_CCNT" offset="20284" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_OPT" acronym="PARAMENTRY_122_OPT" offset="20288" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_122_SRC" acronym="PARAMENTRY_122_SRC" offset="20292" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_A_B_CNT" acronym="PARAMENTRY_122_A_B_CNT" offset="20296" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_DST" acronym="PARAMENTRY_122_DST" offset="20300" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_SRC_DST_BIDX" acronym="PARAMENTRY_122_SRC_DST_BIDX" offset="20304" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_LINK_BCNTRLD" acronym="PARAMENTRY_122_LINK_BCNTRLD" offset="20308" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_SRC_DST_CIDX" acronym="PARAMENTRY_122_SRC_DST_CIDX" offset="20312" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_122_CCNT" acronym="PARAMENTRY_122_CCNT" offset="20316" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_OPT" acronym="PARAMENTRY_123_OPT" offset="20320" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_123_SRC" acronym="PARAMENTRY_123_SRC" offset="20324" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_A_B_CNT" acronym="PARAMENTRY_123_A_B_CNT" offset="20328" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_DST" acronym="PARAMENTRY_123_DST" offset="20332" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_SRC_DST_BIDX" acronym="PARAMENTRY_123_SRC_DST_BIDX" offset="20336" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_LINK_BCNTRLD" acronym="PARAMENTRY_123_LINK_BCNTRLD" offset="20340" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_SRC_DST_CIDX" acronym="PARAMENTRY_123_SRC_DST_CIDX" offset="20344" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_123_CCNT" acronym="PARAMENTRY_123_CCNT" offset="20348" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_OPT" acronym="PARAMENTRY_124_OPT" offset="20352" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_124_SRC" acronym="PARAMENTRY_124_SRC" offset="20356" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_A_B_CNT" acronym="PARAMENTRY_124_A_B_CNT" offset="20360" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_DST" acronym="PARAMENTRY_124_DST" offset="20364" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_SRC_DST_BIDX" acronym="PARAMENTRY_124_SRC_DST_BIDX" offset="20368" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_LINK_BCNTRLD" acronym="PARAMENTRY_124_LINK_BCNTRLD" offset="20372" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_SRC_DST_CIDX" acronym="PARAMENTRY_124_SRC_DST_CIDX" offset="20376" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_124_CCNT" acronym="PARAMENTRY_124_CCNT" offset="20380" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_OPT" acronym="PARAMENTRY_125_OPT" offset="20384" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_125_SRC" acronym="PARAMENTRY_125_SRC" offset="20388" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_A_B_CNT" acronym="PARAMENTRY_125_A_B_CNT" offset="20392" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_DST" acronym="PARAMENTRY_125_DST" offset="20396" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_SRC_DST_BIDX" acronym="PARAMENTRY_125_SRC_DST_BIDX" offset="20400" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_LINK_BCNTRLD" acronym="PARAMENTRY_125_LINK_BCNTRLD" offset="20404" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_SRC_DST_CIDX" acronym="PARAMENTRY_125_SRC_DST_CIDX" offset="20408" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_125_CCNT" acronym="PARAMENTRY_125_CCNT" offset="20412" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_OPT" acronym="PARAMENTRY_126_OPT" offset="20416" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_126_SRC" acronym="PARAMENTRY_126_SRC" offset="20420" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_A_B_CNT" acronym="PARAMENTRY_126_A_B_CNT" offset="20424" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_DST" acronym="PARAMENTRY_126_DST" offset="20428" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_SRC_DST_BIDX" acronym="PARAMENTRY_126_SRC_DST_BIDX" offset="20432" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_LINK_BCNTRLD" acronym="PARAMENTRY_126_LINK_BCNTRLD" offset="20436" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_SRC_DST_CIDX" acronym="PARAMENTRY_126_SRC_DST_CIDX" offset="20440" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_126_CCNT" acronym="PARAMENTRY_126_CCNT" offset="20444" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_OPT" acronym="PARAMENTRY_127_OPT" offset="20448" width="32" description="Option">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"/>
			<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled"/>
			</bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled "/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled"/>
			</bitfield>
			<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_7" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"/>
			<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="EARLY" value="1" token="EARLY" description=""/>
			</bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
				<bitenum id="8" value="0" token="8" description=""/>
				<bitenum id="16" value="1" token="16" description=""/>
				<bitenum id="32" value="2" token="32" description=""/>
				<bitenum id="64" value="3" token="64" description=""/>
				<bitenum id="128" value="4" token="128" description=""/>
				<bitenum id="256" value="5" token="256" description=""/>
			</bitfield>
			<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static entry" range="" rwaccess="RW">
				<bitenum id="NORMAL" value="0" token="NORMAL" description=""/>
				<bitenum id="STATIC" value="1" token="STATIC" description=""/>
			</bitfield>
			<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
				<bitenum id="ASYNC" value="0" token="ASYNC" description=""/>
				<bitenum id="ABSYNC" value="1" token="ABSYNC" description=""/>
			</bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
				<bitenum id="INCR" value="0" token="INCR" description=""/>
				<bitenum id="CONST" value="1" token="CONST" description=""/>
			</bitfield>
		</register>
		<register id="PARAMENTRY_127_SRC" acronym="PARAMENTRY_127_SRC" offset="20452" width="32" description="Source Address">
			<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_A_B_CNT" acronym="PARAMENTRY_127_A_B_CNT" offset="20456" width="32" description="A Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"/>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_DST" acronym="PARAMENTRY_127_DST" offset="20460" width="32" description="Destination Address">
			<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_SRC_DST_BIDX" acronym="PARAMENTRY_127_SRC_DST_BIDX" offset="20464" width="32" description="SRC B Index, DST B Index">
			<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"/>
			<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_LINK_BCNTRLD" acronym="PARAMENTRY_127_LINK_BCNTRLD" offset="20468" width="32" description="Link Address">
			<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"/>
			<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_SRC_DST_CIDX" acronym="PARAMENTRY_127_SRC_DST_CIDX" offset="20472" width="32" description="Source C Index">
			<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"/>
			<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"/>
		</register>
		<register id="PARAMENTRY_127_CCNT" acronym="PARAMENTRY_127_CCNT" offset="20476" width="32" description="C Count">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
			<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"/>
		</register>
		<register id="SHADOW_0_ER" acronym="SHADOW_0_ER" offset="8192" width="32" description="Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ERH" acronym="SHADOW_0_ERH" offset="8196" width="32" description="Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ECR" acronym="SHADOW_0_ECR" offset="8200" width="32" description="Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ECRH" acronym="SHADOW_0_ECRH" offset="8204" width="32" description="Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ESR" acronym="SHADOW_0_ESR" offset="8208" width="32" description="Event Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ESRH" acronym="SHADOW_0_ESRH" offset="8212" width="32" description="Event Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_CER" acronym="SHADOW_0_CER" offset="8216" width="32" description="Chained Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_CERH" acronym="SHADOW_0_CERH" offset="8220" width="32" description="Chained Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_EER" acronym="SHADOW_0_EER" offset="8224" width="32" description="Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_EERH" acronym="SHADOW_0_EERH" offset="8228" width="32" description="Event Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_EECR" acronym="SHADOW_0_EECR" offset="8232" width="32" description="Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_EECRH" acronym="SHADOW_0_EECRH" offset="8236" width="32" description="Event Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_EESR" acronym="SHADOW_0_EESR" offset="8240" width="32" description="Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_EESRH" acronym="SHADOW_0_EESRH" offset="8244" width="32" description="Event Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_SER" acronym="SHADOW_0_SER" offset="8248" width="32" description="Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_SERH" acronym="SHADOW_0_SERH" offset="8252" width="32" description="Secondary Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_SECR" acronym="SHADOW_0_SECR" offset="8256" width="32" description="Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_SECRH" acronym="SHADOW_0_SECRH" offset="8260" width="32" description="Secondary Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IER" acronym="SHADOW_0_IER" offset="8272" width="32" description="Interrupt Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IERH" acronym="SHADOW_0_IERH" offset="8276" width="32" description="Interrupt Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IECR" acronym="SHADOW_0_IECR" offset="8280" width="32" description="Interrupt Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IECRH" acronym="SHADOW_0_IECRH" offset="8284" width="32" description="Interrupt Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IESR" acronym="SHADOW_0_IESR" offset="8288" width="32" description="Interrupt Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IESRH" acronym="SHADOW_0_IESRH" offset="8292" width="32" description="Interrupt Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IPR" acronym="SHADOW_0_IPR" offset="8296" width="32" description="Interrupt Pending Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IPRH" acronym="SHADOW_0_IPRH" offset="8300" width="32" description="Interrupt Pending Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ICR" acronym="SHADOW_0_ICR" offset="8304" width="32" description="Interrupt Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_ICRH" acronym="SHADOW_0_ICRH" offset="8308" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_IEVAL" acronym="SHADOW_0_IEVAL" offset="8312" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_QER" acronym="SHADOW_0_QER" offset="8320" width="32" description="QDMA Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_QEER" acronym="SHADOW_0_QEER" offset="8324" width="32" description="QDMA Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_QEECR" acronym="SHADOW_0_QEECR" offset="8328" width="32" description="QDMA Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_QEESR" acronym="SHADOW_0_QEESR" offset="8332" width="32" description="QDMA Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_QSER" acronym="SHADOW_0_QSER" offset="8336" width="32" description="QDMA Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_0_QSECR" acronym="SHADOW_0_QSECR" offset="8340" width="32" description="QDMA Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ER" acronym="SHADOW_1_ER" offset="8704" width="32" description="Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ERH" acronym="SHADOW_1_ERH" offset="8708" width="32" description="Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ECR" acronym="SHADOW_1_ECR" offset="8712" width="32" description="Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ECRH" acronym="SHADOW_1_ECRH" offset="8716" width="32" description="Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ESR" acronym="SHADOW_1_ESR" offset="8720" width="32" description="Event Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ESRH" acronym="SHADOW_1_ESRH" offset="8724" width="32" description="Event Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_CER" acronym="SHADOW_1_CER" offset="8728" width="32" description="Chained Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_CERH" acronym="SHADOW_1_CERH" offset="8732" width="32" description="Chained Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_EER" acronym="SHADOW_1_EER" offset="8736" width="32" description="Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_EERH" acronym="SHADOW_1_EERH" offset="8740" width="32" description="Event Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_EECR" acronym="SHADOW_1_EECR" offset="8744" width="32" description="Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_EECRH" acronym="SHADOW_1_EECRH" offset="8748" width="32" description="Event Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_EESR" acronym="SHADOW_1_EESR" offset="8752" width="32" description="Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_EESRH" acronym="SHADOW_1_EESRH" offset="8756" width="32" description="Event Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_SER" acronym="SHADOW_1_SER" offset="8760" width="32" description="Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_SERH" acronym="SHADOW_1_SERH" offset="8764" width="32" description="Secondary Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_SECR" acronym="SHADOW_1_SECR" offset="8768" width="32" description="Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_SECRH" acronym="SHADOW_1_SECRH" offset="8772" width="32" description="Secondary Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IER" acronym="SHADOW_1_IER" offset="8784" width="32" description="Interrupt Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IERH" acronym="SHADOW_1_IERH" offset="8788" width="32" description="Interrupt Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IECR" acronym="SHADOW_1_IECR" offset="8792" width="32" description="Interrupt Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IECRH" acronym="SHADOW_1_IECRH" offset="8796" width="32" description="Interrupt Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IESR" acronym="SHADOW_1_IESR" offset="8800" width="32" description="Interrupt Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IESRH" acronym="SHADOW_1_IESRH" offset="8804" width="32" description="Interrupt Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IPR" acronym="SHADOW_1_IPR" offset="8808" width="32" description="Interrupt Pending Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IPRH" acronym="SHADOW_1_IPRH" offset="8812" width="32" description="Interrupt Pending Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ICR" acronym="SHADOW_1_ICR" offset="8816" width="32" description="Interrupt Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_ICRH" acronym="SHADOW_1_ICRH" offset="8820" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_IEVAL" acronym="SHADOW_1_IEVAL" offset="8824" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_QER" acronym="SHADOW_1_QER" offset="8832" width="32" description="QDMA Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_QEER" acronym="SHADOW_1_QEER" offset="8836" width="32" description="QDMA Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_QEECR" acronym="SHADOW_1_QEECR" offset="8840" width="32" description="QDMA Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_QEESR" acronym="SHADOW_1_QEESR" offset="8844" width="32" description="QDMA Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_QSER" acronym="SHADOW_1_QSER" offset="8848" width="32" description="QDMA Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_1_QSECR" acronym="SHADOW_1_QSECR" offset="8852" width="32" description="QDMA Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ER" acronym="SHADOW_2_ER" offset="9216" width="32" description="Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ERH" acronym="SHADOW_2_ERH" offset="9220" width="32" description="Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ECR" acronym="SHADOW_2_ECR" offset="9224" width="32" description="Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ECRH" acronym="SHADOW_2_ECRH" offset="9228" width="32" description="Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ESR" acronym="SHADOW_2_ESR" offset="9232" width="32" description="Event Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ESRH" acronym="SHADOW_2_ESRH" offset="9236" width="32" description="Event Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_CER" acronym="SHADOW_2_CER" offset="9240" width="32" description="Chained Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_CERH" acronym="SHADOW_2_CERH" offset="9244" width="32" description="Chained Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_EER" acronym="SHADOW_2_EER" offset="9248" width="32" description="Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_EERH" acronym="SHADOW_2_EERH" offset="9252" width="32" description="Event Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_EECR" acronym="SHADOW_2_EECR" offset="9256" width="32" description="Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_EECRH" acronym="SHADOW_2_EECRH" offset="9260" width="32" description="Event Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_EESR" acronym="SHADOW_2_EESR" offset="9264" width="32" description="Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_EESRH" acronym="SHADOW_2_EESRH" offset="9268" width="32" description="Event Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_SER" acronym="SHADOW_2_SER" offset="9272" width="32" description="Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_SERH" acronym="SHADOW_2_SERH" offset="9276" width="32" description="Secondary Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_SECR" acronym="SHADOW_2_SECR" offset="9280" width="32" description="Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_SECRH" acronym="SHADOW_2_SECRH" offset="9284" width="32" description="Secondary Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IER" acronym="SHADOW_2_IER" offset="9296" width="32" description="Interrupt Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IERH" acronym="SHADOW_2_IERH" offset="9300" width="32" description="Interrupt Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IECR" acronym="SHADOW_2_IECR" offset="9304" width="32" description="Interrupt Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IECRH" acronym="SHADOW_2_IECRH" offset="9308" width="32" description="Interrupt Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IESR" acronym="SHADOW_2_IESR" offset="9312" width="32" description="Interrupt Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IESRH" acronym="SHADOW_2_IESRH" offset="9316" width="32" description="Interrupt Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IPR" acronym="SHADOW_2_IPR" offset="9320" width="32" description="Interrupt Pending Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IPRH" acronym="SHADOW_2_IPRH" offset="9324" width="32" description="Interrupt Pending Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ICR" acronym="SHADOW_2_ICR" offset="9328" width="32" description="Interrupt Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_ICRH" acronym="SHADOW_2_ICRH" offset="9332" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_IEVAL" acronym="SHADOW_2_IEVAL" offset="9336" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_QER" acronym="SHADOW_2_QER" offset="9344" width="32" description="QDMA Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_QEER" acronym="SHADOW_2_QEER" offset="9348" width="32" description="QDMA Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_QEECR" acronym="SHADOW_2_QEECR" offset="9352" width="32" description="QDMA Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_QEESR" acronym="SHADOW_2_QEESR" offset="9356" width="32" description="QDMA Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_QSER" acronym="SHADOW_2_QSER" offset="9360" width="32" description="QDMA Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_2_QSECR" acronym="SHADOW_2_QSECR" offset="9364" width="32" description="QDMA Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ER" acronym="SHADOW_3_ER" offset="9728" width="32" description="Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ERH" acronym="SHADOW_3_ERH" offset="9732" width="32" description="Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ECR" acronym="SHADOW_3_ECR" offset="9736" width="32" description="Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ECRH" acronym="SHADOW_3_ECRH" offset="9740" width="32" description="Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ESR" acronym="SHADOW_3_ESR" offset="9744" width="32" description="Event Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ESRH" acronym="SHADOW_3_ESRH" offset="9748" width="32" description="Event Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_CER" acronym="SHADOW_3_CER" offset="9752" width="32" description="Chained Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_CERH" acronym="SHADOW_3_CERH" offset="9756" width="32" description="Chained Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_EER" acronym="SHADOW_3_EER" offset="9760" width="32" description="Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_EERH" acronym="SHADOW_3_EERH" offset="9764" width="32" description="Event Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_EECR" acronym="SHADOW_3_EECR" offset="9768" width="32" description="Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_EECRH" acronym="SHADOW_3_EECRH" offset="9772" width="32" description="Event Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_EESR" acronym="SHADOW_3_EESR" offset="9776" width="32" description="Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_EESRH" acronym="SHADOW_3_EESRH" offset="9780" width="32" description="Event Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_SER" acronym="SHADOW_3_SER" offset="9784" width="32" description="Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_SERH" acronym="SHADOW_3_SERH" offset="9788" width="32" description="Secondary Event Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_SECR" acronym="SHADOW_3_SECR" offset="9792" width="32" description="Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_SECRH" acronym="SHADOW_3_SECRH" offset="9796" width="32" description="Secondary Event Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IER" acronym="SHADOW_3_IER" offset="9808" width="32" description="Interrupt Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IERH" acronym="SHADOW_3_IERH" offset="9812" width="32" description="Interrupt Enable Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IECR" acronym="SHADOW_3_IECR" offset="9816" width="32" description="Interrupt Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IECRH" acronym="SHADOW_3_IECRH" offset="9820" width="32" description="Interrupt Enable Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IESR" acronym="SHADOW_3_IESR" offset="9824" width="32" description="Interrupt Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IESRH" acronym="SHADOW_3_IESRH" offset="9828" width="32" description="Interrupt Enable Set Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IPR" acronym="SHADOW_3_IPR" offset="9832" width="32" description="Interrupt Pending Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IPRH" acronym="SHADOW_3_IPRH" offset="9836" width="32" description="Interrupt Pending Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ICR" acronym="SHADOW_3_ICR" offset="9840" width="32" description="Interrupt Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_ICRH" acronym="SHADOW_3_ICRH" offset="9844" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_IEVAL" acronym="SHADOW_3_IEVAL" offset="9848" width="32" description="Interrupt Clear Register High">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_QER" acronym="SHADOW_3_QER" offset="9856" width="32" description="QDMA Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_QEER" acronym="SHADOW_3_QEER" offset="9860" width="32" description="QDMA Event Enable Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_QEECR" acronym="SHADOW_3_QEECR" offset="9864" width="32" description="QDMA Event Enable Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_QEESR" acronym="SHADOW_3_QEESR" offset="9868" width="32" description="QDMA Event Enable Set Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_QSER" acronym="SHADOW_3_QSER" offset="9872" width="32" description="QDMA Secondary Event Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="SHADOW_3_QSECR" acronym="SHADOW_3_QSECR" offset="9876" width="32" description="QDMA Secondary Event Clear Register">
			<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess=""/>
		</register>
		<register id="DRA_0_DRAE" acronym="DRA_0_DRAE" offset="832" width="32" description="DMA Region Access Enable ">
			<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
			<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
			<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
			<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
			<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
			<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
			<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
			<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
			<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
			<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
			<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
			<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
			<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
			<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
			<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
			<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
			<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
			<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
			<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
			<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
			<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
			<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
			<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
			<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
			<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
			<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
			<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
			<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
			<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
			<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
			<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
			<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
		</register>
		<register id="DRA_0_DRAEH" acronym="DRA_0_DRAEH" offset="836" width="32" description="DMA Region Access Enable High">
			<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"/>
			<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"/>
			<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"/>
			<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"/>
			<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"/>
			<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"/>
			<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"/>
			<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"/>
			<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"/>
			<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"/>
			<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"/>
			<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"/>
			<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"/>
			<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"/>
			<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"/>
			<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"/>
			<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"/>
			<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"/>
			<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"/>
			<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"/>
			<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"/>
			<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"/>
			<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"/>
			<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"/>
			<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"/>
			<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"/>
			<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"/>
			<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"/>
			<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"/>
			<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"/>
			<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"/>
			<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"/>
		</register>
		<register id="DRA_1_DRAE" acronym="DRA_1_DRAE" offset="840" width="32" description="DMA Region Access Enable ">
			<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
			<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
			<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
			<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
			<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
			<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
			<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
			<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
			<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
			<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
			<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
			<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
			<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
			<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
			<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
			<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
			<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
			<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
			<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
			<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
			<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
			<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
			<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
			<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
			<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
			<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
			<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
			<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
			<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
			<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
			<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
			<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
		</register>
		<register id="DRA_1_DRAEH" acronym="DRA_1_DRAEH" offset="844" width="32" description="DMA Region Access Enable High">
			<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"/>
			<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"/>
			<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"/>
			<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"/>
			<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"/>
			<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"/>
			<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"/>
			<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"/>
			<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"/>
			<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"/>
			<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"/>
			<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"/>
			<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"/>
			<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"/>
			<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"/>
			<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"/>
			<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"/>
			<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"/>
			<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"/>
			<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"/>
			<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"/>
			<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"/>
			<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"/>
			<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"/>
			<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"/>
			<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"/>
			<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"/>
			<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"/>
			<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"/>
			<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"/>
			<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"/>
			<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"/>
		</register>
		<register id="DRA_2_DRAE" acronym="DRA_2_DRAE" offset="848" width="32" description="DMA Region Access Enable ">
			<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
			<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
			<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
			<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
			<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
			<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
			<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
			<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
			<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
			<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
			<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
			<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
			<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
			<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
			<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
			<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
			<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
			<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
			<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
			<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
			<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
			<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
			<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
			<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
			<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
			<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
			<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
			<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
			<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
			<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
			<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
			<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
		</register>
		<register id="DRA_2_DRAEH" acronym="DRA_2_DRAEH" offset="852" width="32" description="DMA Region Access Enable High">
			<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"/>
			<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"/>
			<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"/>
			<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"/>
			<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"/>
			<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"/>
			<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"/>
			<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"/>
			<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"/>
			<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"/>
			<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"/>
			<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"/>
			<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"/>
			<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"/>
			<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"/>
			<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"/>
			<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"/>
			<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"/>
			<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"/>
			<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"/>
			<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"/>
			<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"/>
			<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"/>
			<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"/>
			<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"/>
			<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"/>
			<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"/>
			<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"/>
			<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"/>
			<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"/>
			<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"/>
			<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"/>
		</register>
		<register id="DRA_3_DRAE" acronym="DRA_3_DRAE" offset="856" width="32" description="DMA Region Access Enable ">
			<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
			<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
			<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
			<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
			<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
			<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
			<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
			<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
			<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
			<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
			<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
			<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
			<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
			<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
			<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
			<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
			<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
			<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
			<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
			<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
			<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
			<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
			<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
			<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
			<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
			<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
			<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
			<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
			<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
			<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
			<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
			<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
		</register>
		<register id="DRA_3_DRAEH" acronym="DRA_3_DRAEH" offset="860" width="32" description="DMA Region Access Enable High">
			<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"/>
			<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"/>
			<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"/>
			<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"/>
			<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"/>
			<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"/>
			<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"/>
			<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"/>
			<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"/>
			<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"/>
			<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"/>
			<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"/>
			<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"/>
			<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"/>
			<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"/>
			<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"/>
			<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"/>
			<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"/>
			<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"/>
			<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"/>
			<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"/>
			<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"/>
			<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"/>
			<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"/>
			<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"/>
			<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"/>
			<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"/>
			<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"/>
			<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"/>
			<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"/>
			<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"/>
			<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"/>
		</register>
	<register id="REV" acronym="REV" offset="0" width="32" description="Peripheral Revision ">
		<bitfield id="PID" width="32" begin="31" end="0" resetval="1073828608" description="Reserved" range="" rwaccess="R"/>
	</register>
	<register id="CCCFG" acronym="CCCFG" offset="4" width="32" description="CC Configuration">
		<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="MP_EXIST" width="1" begin="25" end="25" resetval="0" description="Memory Protection Existence" range="" rwaccess="R">
			<bitenum id="None" value="0" token="None" description="No Memory protection"/>
			<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Memory protection logic included"/>
		</bitfield>
		<bitfield id="CHMAP_EXIST" width="1" begin="24" end="24" resetval="0" description="Channel Mapping Existence" range="" rwaccess="R">
			<bitenum id="None" value="0" token="None" description="No Channel Mapping"/>
			<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Channel mapping logic included"/>
		</bitfield>
		<bitfield id="_RESV_4" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUM_REGN" width="2" begin="21" end="20" resetval="2" description="Number of MP and Shadow regions" range="" rwaccess="R">
			<bitenum id="0" value="0" token="0" description="0 Regions"/>
			<bitenum id="2" value="1" token="2" description="2 Regions"/>
			<bitenum id="4" value="2" token="4" description="4 Regions"/>
			<bitenum id="8" value="3" token="8" description="8 Regions"/>
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUM_EVQUE" width="3" begin="18" end="16" resetval="2" description="Number of Queues/Number of TCs" range="" rwaccess="R">
			<bitenum id="1" value="0" token="1" description="1 TC/Event Queue"/>
			<bitenum id="2" value="1" token="2" description="2 TC/Event Queue"/>
			<bitenum id="3" value="2" token="3" description="3 TC/Event Queue"/>
			<bitenum id="4" value="3" token="4" description="4 TC/Event Queue"/>
			<bitenum id="5" value="4" token="5" description="5 TC/Event Queue"/>
			<bitenum id="6" value="5" token="6" description="6 TC/Event Queue"/>
			<bitenum id="7" value="6" token="7" description="7 TC/Event Queue"/>
			<bitenum id="8" value="7" token="8" description="8 TC/Event Queue"/>
		</bitfield>
		<bitfield id="_RESV_8" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUM_PAENTRY" width="3" begin="14" end="12" resetval="3" description="Number of PaRAM entries " range="" rwaccess="R">
			<bitenum id="16" value="0" token="16" description="16 Entries"/>
			<bitenum id="32" value="1" token="32" description="32 Entries"/>
			<bitenum id="64" value="2" token="64" description="64 Entries"/>
			<bitenum id="128" value="3" token="128" description="128 Entries"/>
			<bitenum id="256" value="4" token="256" description="256 Entries"/>
			<bitenum id="512" value="5" token="512" description="512 Entries"/>
		</bitfield>
		<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUM_INTCH" width="3" begin="10" end="8" resetval="4" description="Number of Interrupt Channels" range="" rwaccess="R">
			<bitenum id="8" value="1" token="8" description="8 Interrupt Channels"/>
			<bitenum id="16" value="2" token="16" description="16 Interrupt Channels"/>
			<bitenum id="32" value="3" token="32" description="32 Interrupt Channels"/>
			<bitenum id="64" value="4" token="64" description="64 Interrupt Channels"/>
		</bitfield>
		<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUM_QDMACH" width="3" begin="6" end="4" resetval="4" description="Number of QDMA Channels" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description="No QDMA Channels"/>
			<bitenum id="2" value="1" token="2" description="2 QDMA Channels"/>
			<bitenum id="4" value="2" token="4" description="4 QDMA Channels"/>
			<bitenum id="6" value="3" token="6" description="6 QDMA Channels"/>
			<bitenum id="8" value="4" token="8" description="8 QDMA Channels"/>
		</bitfield>
		<bitfield id="_RESV_14" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUM_DMACH" width="3" begin="2" end="0" resetval="5" description="Number of DMA Channels" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description="No DMA Channels"/>
			<bitenum id="4" value="1" token="4" description="4 DMA Channels"/>
			<bitenum id="8" value="2" token="8" description="8 DMA Channels"/>
			<bitenum id="16" value="3" token="16" description="16 DMA Channels"/>
			<bitenum id="32" value="4" token="32" description="32 DMA Channels"/>
			<bitenum id="64" value="5" token="64" description="64 DMA Channels"/>
		</bitfield>
	</register>
	<register id="QCHMAP_0" acronym="QCHMAP_0" offset="512" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_1" acronym="QCHMAP_1" offset="516" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_2" acronym="QCHMAP_2" offset="520" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_3" acronym="QCHMAP_3" offset="524" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_4" acronym="QCHMAP_4" offset="528" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_5" acronym="QCHMAP_5" offset="532" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_6" acronym="QCHMAP_6" offset="536" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="QCHMAP_7" acronym="QCHMAP_7" offset="540" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"/>
		<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM entry defined by PAENTRY" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="DMAQNUM_0" acronym="DMAQNUM_0" offset="576" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_1" acronym="DMAQNUM_1" offset="580" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_2" acronym="DMAQNUM_2" offset="584" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_3" acronym="DMAQNUM_3" offset="588" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_4" acronym="DMAQNUM_4" offset="592" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_5" acronym="DMAQNUM_5" offset="596" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_6" acronym="DMAQNUM_6" offset="600" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="DMAQNUM_7" acronym="DMAQNUM_7" offset="604" width="32" description="DMA Queue Number{DMAQNUM}">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"/>
	</register>
	<register id="QDMAQNUM" acronym="QDMAQNUM" offset="0x260" width="32" description="QDMA Queue Number">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number 7" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number 6" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number 5" range="" rwaccess="RW"/>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number 4" range="" rwaccess="RW"/>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number 3" range="" rwaccess="RW"/>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number 0" range="" rwaccess="RW"/>
	</register>
	<register id="QUEPRI" acronym="QUEPRI" offset="0x284" width="32" description="Queue Priority">
		<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PRIQ2" width="3" begin="10" end="8" resetval="0" description="Priority level for Queue 2" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0" description="Priority level for Queue 1" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0" description="Priority level for Queue 0" range="" rwaccess="RW"/>
	</register>
	<register id="EMR" acronym="EMR" offset="0x0300" width="32" description="Event Miss Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
	</register>
	<register id="EMRH" acronym="EMRH" offset="0x0304" width="32" description="Event Miss Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"/>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"/>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"/>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"/>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"/>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"/>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"/>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"/>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"/>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"/>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"/>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"/>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"/>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"/>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"/>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"/>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"/>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"/>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"/>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"/>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"/>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"/>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"/>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"/>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"/>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"/>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"/>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"/>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"/>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"/>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"/>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"/>
	</register>
	<register id="EMCR" acronym="EMCR" offset="0x0308" width="32" description="Event Miss Clear Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"/>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"/>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"/>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"/>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"/>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"/>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"/>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"/>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"/>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"/>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"/>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"/>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"/>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"/>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"/>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"/>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"/>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"/>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"/>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"/>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"/>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"/>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"/>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"/>
	</register>
	<register id="EMCRH" acronym="EMCRH" offset="0x030C" width="32" description="Event Miss Clear Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"/>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"/>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"/>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"/>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"/>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"/>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"/>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"/>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"/>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"/>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"/>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"/>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"/>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"/>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"/>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"/>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"/>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"/>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"/>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"/>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"/>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"/>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"/>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"/>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"/>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"/>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"/>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"/>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"/>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"/>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"/>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"/>
	</register>
	<register id="QEMR" acronym="QEMR" offset="0x0310" width="32" description="QDMA Event Miss Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event miss event 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event miss event 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event miss event 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event miss event 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="R"/>
	</register>
	<register id="QEMCR" acronym="QEMCR" offset="0x0314" width="32" description="QDMA Event Miss Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event miss event 7" range="" rwaccess="W"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event miss event 6" range="" rwaccess="W"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event miss event 5" range="" rwaccess="W"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event miss event 4" range="" rwaccess="W"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="W"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="W"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="W"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="W"/>
	</register>
	<register id="CCERR" acronym="CCERR" offset="0x0318" width="32" description="CC Error Register">
		<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="R"/>
		<bitfield id="_RESV_3" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="R"/>
		<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="R"/>
		<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="R"/>
	</register>
	<register id="CCERRCLR" acronym="CCERRCLR" offset="0x031C" width="32" description="CC Error Clear Register">
		<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="W"/>
		<bitfield id="_RESV_3" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="W"/>
		<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="W"/>
		<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="W"/>
	</register>
	<register id="EEVAL" acronym="EEVAL" offset="0x0320" width="32" description="Error Evaluation Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Error interrupt Evaluate" range="" rwaccess="W">
			<bitenum id="EVAL" value="1" token="EVAL" description="Error Interrupt Evaluate"/>
		</bitfield>
	</register>
	<register id="QRAE_0" acronym="QRAE_0" offset="896" width="32" description="QDMA Region Access Enable{QRAE}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
	</register>
	<register id="QRAE_1" acronym="QRAE_1" offset="900" width="32" description="QDMA Region Access Enable{QRAE}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
	</register>
	<register id="QRAE_2" acronym="QRAE_2" offset="904" width="32" description="QDMA Region Access Enable{QRAE}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
	</register>
	<register id="QRAE_3" acronym="QRAE_3" offset="908" width="32" description="QDMA Region Access Enable{QRAE}">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Register bit 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Register bit 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Register bit 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Register bit 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Register bit 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Register bit 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Register bit 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Register bit 0" range="" rwaccess="R"/>
	</register>
	<register id="QSTAT_0" acronym="QSTAT_0" offset="1536" width="32" description="Queue Status{QSTAT}">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R"/>
		<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R"/>
		<bitfield id="_RESV_6" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-15" rwaccess="R"/>
		<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"/>
	</register>
	<register id="QSTAT_1" acronym="QSTAT_1" offset="1540" width="32" description="Queue Status{QSTAT}">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R"/>
		<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R"/>
		<bitfield id="_RESV_6" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-15" rwaccess="R"/>
		<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"/>
	</register>
	<register id="QSTAT_2" acronym="QSTAT_2" offset="1544" width="32" description="Queue Status{QSTAT}">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R"/>
		<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="Reserved" width="2" begin="22" end="21" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R"/>
		<bitfield id="_RESV_6" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-15" rwaccess="R"/>
		<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"/>
	</register>
	<register id="QWMTHRA" acronym="QWMTHRA" offset="0x0620" width="32" description="Queue Threshold A">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="Q2" width="5" begin="20" end="16" resetval="16" description="Q2 Threshold" range="" rwaccess="RW"/>
		<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="Q1" width="5" begin="12" end="8" resetval="16" description="Q1 Threshold" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="Q0" width="5" begin="4" end="0" resetval="16" description="Q0 Threshold" range="" rwaccess="RW"/>
	</register>
	<register id="CCSTAT" acronym="CCSTAT" offset="0x0640" width="32" description="Channel Controller Status">
		<bitfield id="_RESV_1" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0" description="Queue 2 Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
			<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
		</bitfield>
		<bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0" description="Queue 1 Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
			<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
		</bitfield>
		<bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0" description="Queue 0 Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
			<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
		</bitfield>
		<bitfield id="_RESV_5" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="COMPACT" width="6" begin="13" end="8" resetval="0" description="Completion Request Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="ACTV" width="1" begin="4" end="4" resetval="0" description="Channel Controller Active" range="" rwaccess="R">
			<bitenum id="IDLE" value="0" token="IDLE" description=""/>
			<bitenum id="BUSY" value="1" token="BUSY" description=""/>
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0" description="Transfer Request Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
			<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
		</bitfield>
		<bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0" description="QDMA Event Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
			<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
		</bitfield>
		<bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0" description="DMA Event Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=""/>
			<bitenum id="ACTIVE" value="1" token="ACTIVE" description=""/>
		</bitfield>
	</register>
	<register id="ER" acronym="ER" offset="0x1000" width="32" description="Event Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"/>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
	</register>
	<register id="ERH" acronym="ERH" offset="0x1004" width="32" description="Event Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"/>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"/>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"/>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"/>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"/>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"/>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"/>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"/>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"/>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"/>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"/>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"/>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"/>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"/>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"/>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"/>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"/>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"/>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"/>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"/>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"/>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"/>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"/>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"/>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"/>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"/>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"/>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"/>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"/>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"/>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"/>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"/>
	</register>
	<register id="ECR" acronym="ECR" offset="0x1008" width="32" description="Event Clear Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="ECRH" acronym="ECRH" offset="0x100C" width="32" description="Event Clear Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="ESR" acronym="ESR" offset="0x1010" width="32" description="Event Set Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="ESRH" acronym="ESRH" offset="0x1014" width="32" description="Event Set Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="CER" acronym="CER" offset="0x1018" width="32" description="Chained Event Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"/>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
	</register>
	<register id="CERH" acronym="CERH" offset="0x101C" width="32" description="Chained Event Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"/>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"/>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"/>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"/>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"/>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"/>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"/>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"/>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"/>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"/>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"/>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"/>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"/>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"/>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"/>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"/>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"/>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"/>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"/>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"/>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"/>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"/>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"/>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"/>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"/>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"/>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"/>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"/>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"/>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"/>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"/>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"/>
	</register>
	<register id="EER" acronym="EER" offset="0x1020" width="32" description="Event Enable Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R">
			<bitenum id="" value="1" token="" description=""/>
		</bitfield>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
	</register>
	<register id="EERH" acronym="EERH" offset="0x1024" width="32" description="Event Enable Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"/>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"/>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"/>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"/>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"/>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"/>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"/>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"/>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"/>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"/>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"/>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"/>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"/>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"/>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"/>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"/>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"/>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"/>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"/>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"/>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"/>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"/>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"/>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"/>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"/>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"/>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"/>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"/>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"/>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"/>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"/>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"/>
	</register>
	<register id="EECR" acronym="EECR" offset="0x1028" width="32" description="Event Enable Clear Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="EECRH" acronym="EECRH" offset="0x102C" width="32" description="Event Enable Clear Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="EESR" acronym="EESR" offset="0x1030" width="32" description="Event Enable Set Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="EESRH" acronym="EESRH" offset="0x1034" width="32" description="Event Enable Set Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="SER" acronym="SER" offset="0x1038" width="32" description="Secondary Event Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"/>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"/>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"/>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"/>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"/>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"/>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"/>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"/>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"/>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"/>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"/>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"/>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"/>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"/>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"/>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"/>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"/>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"/>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"/>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"/>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"/>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"/>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"/>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"/>
	</register>
	<register id="SERH" acronym="SERH" offset="0x103C" width="32" description="Secondary Event Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"/>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"/>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"/>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"/>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"/>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"/>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"/>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"/>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"/>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"/>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"/>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"/>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"/>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"/>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"/>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"/>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"/>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"/>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"/>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"/>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"/>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"/>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"/>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"/>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"/>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"/>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"/>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"/>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"/>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"/>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"/>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"/>
	</register>
	<register id="SECR" acronym="SECR" offset="0x1040" width="32" description="Secondary Event Clear Register">
		<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="SECRH" acronym="SECRH" offset="0x1044" width="32" description="Secondary Event Clear Register High">
		<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="IER" acronym="IER" offset="0x1050" width="32" description="Interrupt Enable Register">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="R"/>
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="R"/>
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="R"/>
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="R"/>
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="R"/>
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="R"/>
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="R"/>
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="R"/>
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="R"/>
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="R"/>
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="R"/>
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="R"/>
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="R"/>
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="R"/>
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="R"/>
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="R"/>
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="R"/>
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="R"/>
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="R"/>
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="R"/>
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="R"/>
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="R"/>
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="R"/>
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="R"/>
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="R"/>
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="R"/>
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="R"/>
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="R"/>
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="R"/>
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="R"/>
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="R"/>
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="R"/>
	</register>
	<register id="IERH" acronym="IERH" offset="0x1054" width="32" description="Interrupt Enable Register High">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="R"/>
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="R"/>
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="R"/>
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="R"/>
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="R"/>
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="R"/>
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="R"/>
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="R"/>
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="R"/>
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="R"/>
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="R"/>
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="R"/>
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="R"/>
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="R"/>
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="R"/>
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="R"/>
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="R"/>
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="R"/>
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="R"/>
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="R"/>
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="R"/>
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="R"/>
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="R"/>
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="R"/>
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="R"/>
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="R"/>
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="R"/>
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="R"/>
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="R"/>
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="R"/>
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="R"/>
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="R"/>
	</register>
	<register id="IECR" acronym="IECR" offset="0x1058" width="32" description="Interrupt Enable Clear Register">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="IECRH" acronym="IECRH" offset="0x105C" width="32" description="Interrupt Enable Clear Register High">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="IESR" acronym="IESR" offset="0x1060" width="32" description="Interrupt Enable Set Register">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="IESRH" acronym="IESRH" offset="0x1064" width="32" description="Interrupt Enable Set Register High">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="W">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="IPR" acronym="IPR" offset="0x1068" width="32" description="Interrupt Pending Register">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="R"/>
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="R"/>
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="R"/>
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="R"/>
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="R"/>
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="R"/>
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="R"/>
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="R"/>
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="R"/>
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="R"/>
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="R"/>
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="R"/>
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="R"/>
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="R"/>
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="R"/>
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="R"/>
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="R"/>
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="R"/>
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="R"/>
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="R"/>
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="R"/>
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="R"/>
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="R"/>
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="R"/>
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="R"/>
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="R"/>
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="R"/>
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="R"/>
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="R"/>
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="R"/>
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="R"/>
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="R"/>
	</register>
	<register id="IPRH" acronym="IPRH" offset="0x106C" width="32" description="Interrupt Pending Register High">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="R"/>
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="R"/>
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="R"/>
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="R"/>
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="R"/>
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="R"/>
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="R"/>
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="R"/>
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="R"/>
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="R"/>
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="R"/>
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="R"/>
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="R"/>
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="R"/>
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="R"/>
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="R"/>
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="R"/>
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="R"/>
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="R"/>
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="R"/>
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="R"/>
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="R"/>
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="R"/>
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="R"/>
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="R"/>
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="R"/>
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="R"/>
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="R"/>
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="R"/>
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="R"/>
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="R"/>
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="R"/>
	</register>
	<register id="ICR" acronym="ICR" offset="0x1070" width="32" description="Interrupt Clear Register">
		<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt 30" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt 29" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt 28" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt 27" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt 26" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt 25" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt 24" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt 23" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt 22" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt 21" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt 20" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt 19" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt 18" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt 17" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt 16" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt 15" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt 14" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt 13" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt 12" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt 11" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt 10" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt 9" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt 8" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt 7" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt 6" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt 5" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt 4" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt 3" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt 2" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt 1" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt 0" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="ICRH" acronym="ICRH" offset="0x1074" width="32" description="Interrupt Clear Register High">
		<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt 63" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt 62" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt 61" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt 60" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt 59" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt 58" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt 57" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt 56" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt 55" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt 54" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt 53" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt 52" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt 51" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt 50" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt 49" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt 48" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt 47" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt 46" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt 45" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt 44" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt 43" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt 42" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt 41" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt 40" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt 39" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt 38" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt 37" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt 36" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt 35" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt 34" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt 33" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt 32" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="IEVAL" acronym="IEVAL" offset="0x1078" width="32" description="Interrupt Clear Register High">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
			<bitenum id="EVAL" value="1" token="EVAL" description="Causes tpcc_intN output to be pulsed is any enabled IERn and IPRn pending"/>
		</bitfield>
	</register>
	<register id="QER" acronym="QER" offset="0x1080" width="32" description="QDMA Event Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R "/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R "/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R "/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R "/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R "/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R "/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R "/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R "/>
	</register>
	<register id="QEER" acronym="QEER" offset="0x1084" width="32" description="QDMA Event Enable Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R "/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R "/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R "/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R "/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R "/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R "/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R "/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R "/>
	</register>
	<register id="QEECR" acronym="QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
	<register id="QEESR" acronym="QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="QSER" acronym="QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R "/>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R "/>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R "/>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R "/>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R "/>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R "/>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R "/>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R "/>
	</register>
	<register id="QSECR" acronym="QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event  7" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event  6" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event  5" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event  4" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event  3" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event  2" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event  1" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
		<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event  0" range="" rwaccess="R ">
			<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
		</bitfield>
	</register>
</module>
