# Makefile for a project
# Declaring variables
CC := gcc
CFLAGS := -Wall -g
SOURCES := main.c helper.c
OBJECTS := $(SOURCES:.c=.o)

# Creating targets
all: program
program: $(OBJECTS)
	$(CC) $(CFLAGS) -o program $(OBJECTS)
	
# Compiling object files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@
	
# Deleting compilation files
clean:
	rm -f *.o program