{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411399497321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411399497323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 22 17:24:57 2014 " "Processing started: Mon Sep 22 17:24:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411399497323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411399497323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BasicMIPS32 -c BasicMIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BasicMIPS32 -c BasicMIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411399497323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411399497645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4.MEM/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4.MEM/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Structure " "Found design unit 1: data_mem-Structure" {  } { { "4.MEM/data_mem.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/4.MEM/data_mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498121 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "4.MEM/data_mem.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/4.MEM/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/adder_branch/adder_branch_1bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/adder_branch/adder_branch_1bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_branch_1bit_adder-Structure " "Found design unit 1: adder_branch_1bit_adder-Structure" {  } { { "3.EXE/adder_branch/adder_branch_1bit_adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/adder_branch/adder_branch_1bit_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498122 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_branch_1bit_adder " "Found entity 1: adder_branch_1bit_adder" {  } { { "3.EXE/adder_branch/adder_branch_1bit_adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/adder_branch/adder_branch_1bit_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/alu/alu_1bit_overflow_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_overflow_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1bit_overflow_detection-Structure " "Found design unit 1: alu_1bit_overflow_detection-Structure" {  } { { "3.EXE/alu/alu_1bit_overflow_detection.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_overflow_detection.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498131 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_overflow_detection " "Found entity 1: alu_1bit_overflow_detection" {  } { { "3.EXE/alu/alu_1bit_overflow_detection.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_overflow_detection.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/alu/alu_1bit_alu_msb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_alu_msb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1bit_alu_msb-Structure " "Found design unit 1: alu_1bit_alu_msb-Structure" {  } { { "3.EXE/alu/alu_1bit_alu_msb.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu_msb.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498158 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_alu_msb " "Found entity 1: alu_1bit_alu_msb" {  } { { "3.EXE/alu/alu_1bit_alu_msb.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu_msb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/alu/alu_1bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1bit_alu-Structure " "Found design unit 1: alu_1bit_alu-Structure" {  } { { "3.EXE/alu/alu_1bit_alu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498190 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_alu " "Found entity 1: alu_1bit_alu" {  } { { "3.EXE/alu/alu_1bit_alu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/alu/alu_1bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1bit_adder-Structure " "Found design unit 1: alu_1bit_adder-Structure" {  } { { "3.EXE/alu/alu_1bit_adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498214 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_adder " "Found entity 1: alu_1bit_adder" {  } { { "3.EXE/alu/alu_1bit_adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/adder_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/adder_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_branch-Structure " "Found design unit 1: adder_branch-Structure" {  } { { "3.EXE/adder_branch.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/adder_branch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498216 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_branch " "Found entity 1: adder_branch" {  } { { "3.EXE/adder_branch.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/adder_branch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-Structure " "Found design unit 1: alu_control-Structure" {  } { { "3.EXE/alu_control.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498217 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "3.EXE/alu_control.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.ID/control_inst_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2.ID/control_inst_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_inst_decode-Structure " "Found design unit 1: control_inst_decode-Structure" {  } { { "2.ID/control_inst_decode.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/2.ID/control_inst_decode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498218 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_inst_decode " "Found entity 1: control_inst_decode" {  } { { "2.ID/control_inst_decode.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/2.ID/control_inst_decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_exe-Structure " "Found design unit 1: mux_exe-Structure" {  } { { "3.EXE/mux.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498219 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_exe " "Found entity 1: mux_exe" {  } { { "3.EXE/mux.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.EXE/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3.EXE/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "3.EXE/alu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498221 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "3.EXE/alu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.ID/seu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2.ID/seu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seu-Structure " "Found design unit 1: seu-Structure" {  } { { "2.ID/seu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/2.ID/seu.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498222 ""} { "Info" "ISGN_ENTITY_NAME" "1 seu " "Found entity 1: seu" {  } { { "2.ID/seu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/2.ID/seu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.ID/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2.ID/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "2.ID/regfile.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/2.ID/regfile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498223 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "2.ID/regfile.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/2.ID/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.IF/reg_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1.IF/reg_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pc-Structure " "Found design unit 1: reg_pc-Structure" {  } { { "1.IF/reg_pc.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/reg_pc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498242 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pc " "Found entity 1: reg_pc" {  } { { "1.IF/reg_pc.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/reg_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498242 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux 1.IF/mux.vhd " "Entity \"mux\" obtained from \"1.IF/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "1.IF/mux.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1411399498244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.IF/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1.IF/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Structure " "Found design unit 1: mux-Structure" {  } { { "1.IF/mux.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "1.IF/mux.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.IF/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1.IF/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-Structure " "Found design unit 1: inst_mem-Structure" {  } { { "1.IF/inst_mem.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/inst_mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498245 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "1.IF/inst_mem.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/inst_mem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.IF/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1.IF/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Structure " "Found design unit 1: adder-Structure" {  } { { "1.IF/adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498246 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "1.IF/adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BasicMIPS32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BasicMIPS32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicMIPS32-Structure " "Found design unit 1: BasicMIPS32-Structure" {  } { { "BasicMIPS32.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498247 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicMIPS32 " "Found entity 1: BasicMIPS32" {  } { { "BasicMIPS32.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-Structure " "Found design unit 1: instruction_fetch-Structure" {  } { { "IF.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/IF.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498248 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "IF.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/IF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-Structure " "Found design unit 1: instruction_decode-Structure" {  } { { "ID.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/ID.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498249 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "ID.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EXE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-Structure " "Found design unit 1: execute-Structure" {  } { { "EXE.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/EXE.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498250 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "EXE.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/EXE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-Structure " "Found design unit 1: mem-Structure" {  } { { "MEM.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/MEM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498251 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "MEM.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back-Structure " "Found design unit 1: write_back-Structure" {  } { { "WB.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/WB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498252 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "WB.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411399498252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411399498252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BasicMIPS32 " "Elaborating entity \"BasicMIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411399498316 ""}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "BasicMIPS32.vhd(288) " "VHDL warning at BasicMIPS32.vhd(288): synthesis ignores all but the first waveform" {  } { { "BasicMIPS32.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 288 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1411399498320 "|BasicMIPS32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:first_stage " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:first_stage\"" {  } { { "BasicMIPS32.vhd" "first_stage" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux instruction_fetch:first_stage\|mux:mux_pc_or_branch " "Elaborating entity \"mux\" for hierarchy \"instruction_fetch:first_stage\|mux:mux_pc_or_branch\"" {  } { { "IF.vhd" "mux_pc_or_branch" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/IF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pc instruction_fetch:first_stage\|reg_pc:program_counter " "Elaborating entity \"reg_pc\" for hierarchy \"instruction_fetch:first_stage\|reg_pc:program_counter\"" {  } { { "IF.vhd" "program_counter" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/IF.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder instruction_fetch:first_stage\|adder:increment_pc_unit " "Elaborating entity \"adder\" for hierarchy \"instruction_fetch:first_stage\|adder:increment_pc_unit\"" {  } { { "IF.vhd" "increment_pc_unit" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/IF.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "caOut31 adder.vhd(52) " "Verilog HDL or VHDL warning at adder.vhd(52): object \"caOut31\" assigned a value but never read" {  } { { "1.IF/adder.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/adder.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411399498331 "|BasicMIPS32|instruction_fetch:first_stage|adder:increment_pc_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_branch_1bit_adder instruction_fetch:first_stage\|adder:increment_pc_unit\|adder_branch_1bit_adder:ADDER0 " "Elaborating entity \"adder_branch_1bit_adder\" for hierarchy \"instruction_fetch:first_stage\|adder:increment_pc_unit\|adder_branch_1bit_adder:ADDER0\"" {  } { { "1.IF/adder.vhd" "ADDER0" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/adder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem instruction_fetch:first_stage\|inst_mem:instruction_memory " "Elaborating entity \"inst_mem\" for hierarchy \"instruction_fetch:first_stage\|inst_mem:instruction_memory\"" {  } { { "IF.vhd" "instruction_memory" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/IF.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem inst_mem.vhd(19) " "VHDL Signal Declaration warning at inst_mem.vhd(19): used implicit default value for signal \"mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "1.IF/inst_mem.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/1.IF/inst_mem.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411399498345 "|BasicMIPS32|instruction_fetch:first_stage|inst_mem:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:second_stage " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:second_stage\"" {  } { { "BasicMIPS32.vhd" "second_stage" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498346 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite ID.vhd(23) " "VHDL Signal Declaration warning at ID.vhd(23): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/ID.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411399498347 "|BasicMIPS32|instruction_decode:second_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_inst_decode instruction_decode:second_stage\|control_inst_decode:control " "Elaborating entity \"control_inst_decode\" for hierarchy \"instruction_decode:second_stage\|control_inst_decode:control\"" {  } { { "ID.vhd" "control" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/ID.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile instruction_decode:second_stage\|regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"instruction_decode:second_stage\|regfile:register_file\"" {  } { { "ID.vhd" "register_file" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/ID.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seu instruction_decode:second_stage\|seu:sign_extend_unit " "Elaborating entity \"seu\" for hierarchy \"instruction_decode:second_stage\|seu:sign_extend_unit\"" {  } { { "ID.vhd" "sign_extend_unit" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/ID.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:third_stage " "Elaborating entity \"execute\" for hierarchy \"execute:third_stage\"" {  } { { "BasicMIPS32.vhd" "third_stage" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control execute:third_stage\|alu_control:control " "Elaborating entity \"alu_control\" for hierarchy \"execute:third_stage\|alu_control:control\"" {  } { { "EXE.vhd" "control" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/EXE.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:third_stage\|alu:integer_alu " "Elaborating entity \"alu\" for hierarchy \"execute:third_stage\|alu:integer_alu\"" {  } { { "EXE.vhd" "integer_alu" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/EXE.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498354 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "caIn0 alu.vhd(47) " "VHDL Signal Declaration warning at alu.vhd(47): used implicit default value for signal \"caIn0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "3.EXE/alu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411399498355 "|BasicMIPS32|execute:third_stage|alu:integer_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit_alu execute:third_stage\|alu:integer_alu\|alu_1bit_alu:ALU0 " "Elaborating entity \"alu_1bit_alu\" for hierarchy \"execute:third_stage\|alu:integer_alu\|alu_1bit_alu:ALU0\"" {  } { { "3.EXE/alu.vhd" "ALU0" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498356 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res alu_1bit_alu.vhd(58) " "Inferred latch for \"res\" at alu_1bit_alu.vhd(58)" {  } { { "3.EXE/alu/alu_1bit_alu.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411399498357 "|BasicMIPS32|execute:third_stage|alu:integer_alu|alu_1bit_alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit_adder execute:third_stage\|alu:integer_alu\|alu_1bit_alu:ALU0\|alu_1bit_adder:adder " "Elaborating entity \"alu_1bit_adder\" for hierarchy \"execute:third_stage\|alu:integer_alu\|alu_1bit_alu:ALU0\|alu_1bit_adder:adder\"" {  } { { "3.EXE/alu/alu_1bit_alu.vhd" "adder" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit_alu_msb execute:third_stage\|alu:integer_alu\|alu_1bit_alu_msb:ALU31 " "Elaborating entity \"alu_1bit_alu_msb\" for hierarchy \"execute:third_stage\|alu:integer_alu\|alu_1bit_alu_msb:ALU31\"" {  } { { "3.EXE/alu.vhd" "ALU31" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498383 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res alu_1bit_alu_msb.vhd(71) " "Inferred latch for \"res\" at alu_1bit_alu_msb.vhd(71)" {  } { { "3.EXE/alu/alu_1bit_alu_msb.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu_msb.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411399498384 "|BasicMIPS32|execute:third_stage|alu:integer_alu|alu_1bit_alu_msb:ALU31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit_overflow_detection execute:third_stage\|alu:integer_alu\|alu_1bit_alu_msb:ALU31\|alu_1bit_overflow_detection:Overflow_detector " "Elaborating entity \"alu_1bit_overflow_detection\" for hierarchy \"execute:third_stage\|alu:integer_alu\|alu_1bit_alu_msb:ALU31\|alu_1bit_overflow_detection:Overflow_detector\"" {  } { { "3.EXE/alu/alu_1bit_alu_msb.vhd" "Overflow_detector" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/alu/alu_1bit_alu_msb.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_branch execute:third_stage\|adder_branch:branches_pc_relative " "Elaborating entity \"adder_branch\" for hierarchy \"execute:third_stage\|adder_branch:branches_pc_relative\"" {  } { { "EXE.vhd" "branches_pc_relative" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/EXE.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "caOut31 adder_branch.vhd(54) " "Verilog HDL or VHDL warning at adder_branch.vhd(54): object \"caOut31\" assigned a value but never read" {  } { { "3.EXE/adder_branch.vhd" "" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/3.EXE/adder_branch.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1411399498388 "|BasicMIPS32|execute:third_stage|adder_branch:branches_pc_relative"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:fourth_stage " "Elaborating entity \"mem\" for hierarchy \"mem:fourth_stage\"" {  } { { "BasicMIPS32.vhd" "fourth_stage" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem mem:fourth_stage\|data_mem:data_memory " "Elaborating entity \"data_mem\" for hierarchy \"mem:fourth_stage\|data_mem:data_memory\"" {  } { { "MEM.vhd" "data_memory" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/MEM.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back write_back:fifth_stage " "Elaborating entity \"write_back\" for hierarchy \"write_back:fifth_stage\"" {  } { { "BasicMIPS32.vhd" "fifth_stage" { Text "/home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/BasicMIPS/BasicMIPS32.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411399498404 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1411399498911 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1411399498916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411399499052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 22 17:24:59 2014 " "Processing ended: Mon Sep 22 17:24:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411399499052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411399499052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411399499052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411399499052 ""}
