EDA Netlist Writer report for MODULO_SAIDA_INSTRUCTION
Tue Feb 07 10:30:48 2017
Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue Feb 07 10:30:48 2017 ;
; Revision Name             ; MODULO_SAIDA_INSTRUCTION              ;
; Top-level Entity Name     ; MODULO_SAIDA_INSTRUCTION              ;
; Family                    ; Cyclone II                            ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Tue Feb 07 10:30:48 2017
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off MODULO_SAIDA_INSTRUCTION -c MODULO_SAIDA_INSTRUCTION --gen_testbench
Info: Generated VHDL Test Bench File C:/Users/MyPC/Desktop/MODULO_SAIDA_INSTRUCTION/simulation/modelsim/MODULO_SAIDA_INSTRUCTION.vht for simulation
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 270 megabytes
    Info: Processing ended: Tue Feb 07 10:30:48 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


