Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\fifo_35x4.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\fifo_35x4 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/fifo_35x4.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 15.0]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fifo_35x4.fifo_0: Targeting device family: Arria 10.
: fifo_35x4.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_35x4.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\fifo_35x4.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\fifo_35x4 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/fifo_35x4.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 15.0]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fifo_35x4.fifo_0: Targeting device family: Arria 10.
: fifo_35x4.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_35x4.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_35x4: "Transforming system: fifo_35x4"
Info: fifo_35x4: Running transform generation_view_transform
Info: fifo_35x4: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: fifo_35x4: Running transform merlin_avalon_transform
Info: fifo_35x4: Running transform merlin_avalon_transform took 0.104s
Info: fifo_35x4: "Naming system components in system: fifo_35x4"
Info: fifo_35x4: "Processing generation queue"
Info: fifo_35x4: "Generating: fifo_35x4"
Info: fifo_35x4: "Generating: fifo_35x4_fifo_150_uaxkwxy"
Info: fifo_35x4: Done "fifo_35x4" with 2 modules, 3 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
