// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DeltaSplitter(
  input        clock,
  input        reset,
  input        in_valid,
  input  [7:0] in_bits_value_0,
  input  [7:0] in_bits_value_1,
  input  [7:0] in_bits_value_2,
  input  [7:0] in_bits_value_3,
  input  [7:0] in_bits_value_4,
  input  [7:0] in_bits_value_5,
  input  [7:0] in_bits_value_6,
  input  [7:0] in_bits_value_7,
  input  [7:0] in_bits_value_8,
  input  [7:0] in_bits_value_9,
  input  [7:0] in_bits_value_10,
  input  [7:0] in_bits_value_11,
  input  [7:0] in_bits_value_12,
  input  [7:0] in_bits_value_13,
  input  [7:0] in_bits_value_14,
  input  [7:0] in_bits_value_15,
  input  [7:0] in_bits_value_16,
  input  [7:0] in_bits_value_17,
  input  [7:0] in_bits_value_18,
  input  [7:0] in_bits_value_19,
  input  [7:0] in_bits_value_20,
  input  [7:0] in_bits_value_21,
  input  [7:0] in_bits_value_22,
  input  [7:0] in_bits_value_23,
  input  [7:0] in_bits_value_24,
  input  [7:0] in_bits_value_25,
  input  [7:0] in_bits_value_26,
  input  [7:0] in_bits_value_27,
  input  [7:0] in_bits_value_28,
  input  [7:0] in_bits_value_29,
  input  [7:0] in_bits_value_30,
  input  [7:0] in_bits_value_31,
  input  [7:0] in_bits_coreid,
  output       out_0_valid,
  output [7:0] out_0_bits_data,
  output [7:0] out_0_bits_coreid,
  output [7:0] out_0_bits_index,
  output       out_1_valid,
  output [7:0] out_1_bits_data,
  output [7:0] out_1_bits_coreid,
  output [7:0] out_1_bits_index,
  output       out_2_valid,
  output [7:0] out_2_bits_data,
  output [7:0] out_2_bits_coreid,
  output [7:0] out_2_bits_index,
  output       out_3_valid,
  output [7:0] out_3_bits_data,
  output [7:0] out_3_bits_coreid,
  output [7:0] out_3_bits_index,
  output       out_4_valid,
  output [7:0] out_4_bits_data,
  output [7:0] out_4_bits_coreid,
  output [7:0] out_4_bits_index,
  output       out_5_valid,
  output [7:0] out_5_bits_data,
  output [7:0] out_5_bits_coreid,
  output [7:0] out_5_bits_index,
  output       out_6_valid,
  output [7:0] out_6_bits_data,
  output [7:0] out_6_bits_coreid,
  output [7:0] out_6_bits_index,
  output       out_7_valid,
  output [7:0] out_7_bits_data,
  output [7:0] out_7_bits_coreid,
  output [7:0] out_7_bits_index,
  output       inPending
);

  reg  [7:0]  r_elems_0;
  reg  [7:0]  r_elems_1;
  reg  [7:0]  r_elems_2;
  reg  [7:0]  r_elems_3;
  reg  [7:0]  r_elems_4;
  reg  [7:0]  r_elems_5;
  reg  [7:0]  r_elems_6;
  reg  [7:0]  r_elems_7;
  reg  [7:0]  r_elems_8;
  reg  [7:0]  r_elems_9;
  reg  [7:0]  r_elems_10;
  reg  [7:0]  r_elems_11;
  reg  [7:0]  r_elems_12;
  reg  [7:0]  r_elems_13;
  reg  [7:0]  r_elems_14;
  reg  [7:0]  r_elems_15;
  reg  [7:0]  r_elems_16;
  reg  [7:0]  r_elems_17;
  reg  [7:0]  r_elems_18;
  reg  [7:0]  r_elems_19;
  reg  [7:0]  r_elems_20;
  reg  [7:0]  r_elems_21;
  reg  [7:0]  r_elems_22;
  reg  [7:0]  r_elems_23;
  reg  [7:0]  r_elems_24;
  reg  [7:0]  r_elems_25;
  reg  [7:0]  r_elems_26;
  reg  [7:0]  r_elems_27;
  reg  [7:0]  r_elems_28;
  reg  [7:0]  r_elems_29;
  reg  [7:0]  r_elems_30;
  reg  [7:0]  r_elems_31;
  wire        first_updates_0 = in_bits_value_0 != r_elems_0 & in_valid;
  wire        first_updates_1 = in_bits_value_1 != r_elems_1 & in_valid;
  wire        first_updates_2 = in_bits_value_2 != r_elems_2 & in_valid;
  wire        first_updates_3 = in_bits_value_3 != r_elems_3 & in_valid;
  wire        first_updates_4 = in_bits_value_4 != r_elems_4 & in_valid;
  wire        first_updates_5 = in_bits_value_5 != r_elems_5 & in_valid;
  wire        first_updates_6 = in_bits_value_6 != r_elems_6 & in_valid;
  wire        first_updates_7 = in_bits_value_7 != r_elems_7 & in_valid;
  wire        first_updates_8 = in_bits_value_8 != r_elems_8 & in_valid;
  wire        first_updates_9 = in_bits_value_9 != r_elems_9 & in_valid;
  wire        first_updates_10 = in_bits_value_10 != r_elems_10 & in_valid;
  wire        first_updates_11 = in_bits_value_11 != r_elems_11 & in_valid;
  wire        first_updates_12 = in_bits_value_12 != r_elems_12 & in_valid;
  wire        first_updates_13 = in_bits_value_13 != r_elems_13 & in_valid;
  wire        first_updates_14 = in_bits_value_14 != r_elems_14 & in_valid;
  wire        first_updates_15 = in_bits_value_15 != r_elems_15 & in_valid;
  wire        first_updates_16 = in_bits_value_16 != r_elems_16 & in_valid;
  wire        first_updates_17 = in_bits_value_17 != r_elems_17 & in_valid;
  wire        first_updates_18 = in_bits_value_18 != r_elems_18 & in_valid;
  wire        first_updates_19 = in_bits_value_19 != r_elems_19 & in_valid;
  wire        first_updates_20 = in_bits_value_20 != r_elems_20 & in_valid;
  wire        first_updates_21 = in_bits_value_21 != r_elems_21 & in_valid;
  wire        first_updates_22 = in_bits_value_22 != r_elems_22 & in_valid;
  wire        first_updates_23 = in_bits_value_23 != r_elems_23 & in_valid;
  wire        first_updates_24 = in_bits_value_24 != r_elems_24 & in_valid;
  wire        first_updates_25 = in_bits_value_25 != r_elems_25 & in_valid;
  wire        first_updates_26 = in_bits_value_26 != r_elems_26 & in_valid;
  wire        first_updates_27 = in_bits_value_27 != r_elems_27 & in_valid;
  wire        first_updates_28 = in_bits_value_28 != r_elems_28 & in_valid;
  wire        first_updates_29 = in_bits_value_29 != r_elems_29 & in_valid;
  wire        first_updates_30 = in_bits_value_30 != r_elems_30 & in_valid;
  wire        first_updates_31 = in_bits_value_31 != r_elems_31 & in_valid;
  wire [31:0] _needUpdate_T =
    {first_updates_31,
     first_updates_30,
     first_updates_29,
     first_updates_28,
     first_updates_27,
     first_updates_26,
     first_updates_25,
     first_updates_24,
     first_updates_23,
     first_updates_22,
     first_updates_21,
     first_updates_20,
     first_updates_19,
     first_updates_18,
     first_updates_17,
     first_updates_16,
     first_updates_15,
     first_updates_14,
     first_updates_13,
     first_updates_12,
     first_updates_11,
     first_updates_10,
     first_updates_9,
     first_updates_8,
     first_updates_7,
     first_updates_6,
     first_updates_5,
     first_updates_4,
     first_updates_3,
     first_updates_2,
     first_updates_1,
     first_updates_0};
  reg         r_updates_0;
  reg         r_updates_1;
  reg         r_updates_2;
  reg         r_updates_3;
  reg         r_updates_4;
  reg         r_updates_5;
  reg         r_updates_6;
  reg         r_updates_7;
  reg         r_updates_8;
  reg         r_updates_9;
  reg         r_updates_10;
  reg         r_updates_11;
  reg         r_updates_12;
  reg         r_updates_13;
  reg         r_updates_14;
  reg         r_updates_15;
  reg         r_updates_16;
  reg         r_updates_17;
  reg         r_updates_18;
  reg         r_updates_19;
  reg         r_updates_20;
  reg         r_updates_21;
  reg         r_updates_22;
  reg         r_updates_23;
  reg         r_updates_24;
  reg         r_updates_25;
  reg         r_updates_26;
  reg         r_updates_27;
  reg         r_updates_28;
  reg         r_updates_29;
  reg         r_updates_30;
  reg         r_updates_31;
  reg  [3:0]  r_group_updates;
  wire [3:0]  group_updates =
    (|_needUpdate_T)
      ? {first_updates_24 | first_updates_25 | first_updates_26 | first_updates_27
           | first_updates_28 | first_updates_29 | first_updates_30 | first_updates_31,
         first_updates_16 | first_updates_17 | first_updates_18 | first_updates_19
           | first_updates_20 | first_updates_21 | first_updates_22 | first_updates_23,
         first_updates_8 | first_updates_9 | first_updates_10 | first_updates_11
           | first_updates_12 | first_updates_13 | first_updates_14 | first_updates_15,
         first_updates_0 | first_updates_1 | first_updates_2 | first_updates_3
           | first_updates_4 | first_updates_5 | first_updates_6 | first_updates_7}
      : r_group_updates;
  wire [1:0]  group_idx =
    group_updates[0] ? 2'h0 : group_updates[1] ? 2'h1 : {1'h1, ~(group_updates[2])};
  wire [10:0] _mask_T_2 = 11'hF << 3'({1'h0, group_idx} + 3'h1);
  wire [3:0]  next_group_updates = group_updates & _mask_T_2[3:0];
  wire        _out_7_T = group_idx == 2'h0;
  wire        _out_7_T_1 = group_idx == 2'h1;
  wire        _out_7_T_2 = group_idx == 2'h2;
  wire        _GEN = _out_7_T | _out_7_T_1 | _out_7_T_2 | (&group_idx);
  always @(posedge clock) begin
    if (reset) begin
      r_elems_0 <= 8'h0;
      r_elems_1 <= 8'h0;
      r_elems_2 <= 8'h0;
      r_elems_3 <= 8'h0;
      r_elems_4 <= 8'h0;
      r_elems_5 <= 8'h0;
      r_elems_6 <= 8'h0;
      r_elems_7 <= 8'h0;
      r_elems_8 <= 8'h0;
      r_elems_9 <= 8'h0;
      r_elems_10 <= 8'h0;
      r_elems_11 <= 8'h0;
      r_elems_12 <= 8'h0;
      r_elems_13 <= 8'h0;
      r_elems_14 <= 8'h0;
      r_elems_15 <= 8'h0;
      r_elems_16 <= 8'h0;
      r_elems_17 <= 8'h0;
      r_elems_18 <= 8'h0;
      r_elems_19 <= 8'h0;
      r_elems_20 <= 8'h0;
      r_elems_21 <= 8'h0;
      r_elems_22 <= 8'h0;
      r_elems_23 <= 8'h0;
      r_elems_24 <= 8'h0;
      r_elems_25 <= 8'h0;
      r_elems_26 <= 8'h0;
      r_elems_27 <= 8'h0;
      r_elems_28 <= 8'h0;
      r_elems_29 <= 8'h0;
      r_elems_30 <= 8'h0;
      r_elems_31 <= 8'h0;
      r_group_updates <= 4'h0;
    end
    else begin
      if (first_updates_0)
        r_elems_0 <= in_bits_value_0;
      if (first_updates_1)
        r_elems_1 <= in_bits_value_1;
      if (first_updates_2)
        r_elems_2 <= in_bits_value_2;
      if (first_updates_3)
        r_elems_3 <= in_bits_value_3;
      if (first_updates_4)
        r_elems_4 <= in_bits_value_4;
      if (first_updates_5)
        r_elems_5 <= in_bits_value_5;
      if (first_updates_6)
        r_elems_6 <= in_bits_value_6;
      if (first_updates_7)
        r_elems_7 <= in_bits_value_7;
      if (first_updates_8)
        r_elems_8 <= in_bits_value_8;
      if (first_updates_9)
        r_elems_9 <= in_bits_value_9;
      if (first_updates_10)
        r_elems_10 <= in_bits_value_10;
      if (first_updates_11)
        r_elems_11 <= in_bits_value_11;
      if (first_updates_12)
        r_elems_12 <= in_bits_value_12;
      if (first_updates_13)
        r_elems_13 <= in_bits_value_13;
      if (first_updates_14)
        r_elems_14 <= in_bits_value_14;
      if (first_updates_15)
        r_elems_15 <= in_bits_value_15;
      if (first_updates_16)
        r_elems_16 <= in_bits_value_16;
      if (first_updates_17)
        r_elems_17 <= in_bits_value_17;
      if (first_updates_18)
        r_elems_18 <= in_bits_value_18;
      if (first_updates_19)
        r_elems_19 <= in_bits_value_19;
      if (first_updates_20)
        r_elems_20 <= in_bits_value_20;
      if (first_updates_21)
        r_elems_21 <= in_bits_value_21;
      if (first_updates_22)
        r_elems_22 <= in_bits_value_22;
      if (first_updates_23)
        r_elems_23 <= in_bits_value_23;
      if (first_updates_24)
        r_elems_24 <= in_bits_value_24;
      if (first_updates_25)
        r_elems_25 <= in_bits_value_25;
      if (first_updates_26)
        r_elems_26 <= in_bits_value_26;
      if (first_updates_27)
        r_elems_27 <= in_bits_value_27;
      if (first_updates_28)
        r_elems_28 <= in_bits_value_28;
      if (first_updates_29)
        r_elems_29 <= in_bits_value_29;
      if (first_updates_30)
        r_elems_30 <= in_bits_value_30;
      if (first_updates_31)
        r_elems_31 <= in_bits_value_31;
      r_group_updates <= next_group_updates;
    end
    if (|_needUpdate_T) begin
      r_updates_0 <= first_updates_0;
      r_updates_1 <= first_updates_1;
      r_updates_2 <= first_updates_2;
      r_updates_3 <= first_updates_3;
      r_updates_4 <= first_updates_4;
      r_updates_5 <= first_updates_5;
      r_updates_6 <= first_updates_6;
      r_updates_7 <= first_updates_7;
      r_updates_8 <= first_updates_8;
      r_updates_9 <= first_updates_9;
      r_updates_10 <= first_updates_10;
      r_updates_11 <= first_updates_11;
      r_updates_12 <= first_updates_12;
      r_updates_13 <= first_updates_13;
      r_updates_14 <= first_updates_14;
      r_updates_15 <= first_updates_15;
      r_updates_16 <= first_updates_16;
      r_updates_17 <= first_updates_17;
      r_updates_18 <= first_updates_18;
      r_updates_19 <= first_updates_19;
      r_updates_20 <= first_updates_20;
      r_updates_21 <= first_updates_21;
      r_updates_22 <= first_updates_22;
      r_updates_23 <= first_updates_23;
      r_updates_24 <= first_updates_24;
      r_updates_25 <= first_updates_25;
      r_updates_26 <= first_updates_26;
      r_updates_27 <= first_updates_27;
      r_updates_28 <= first_updates_28;
      r_updates_29 <= first_updates_29;
      r_updates_30 <= first_updates_30;
      r_updates_31 <= first_updates_31;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        r_elems_0 = _RANDOM[4'h0][7:0];
        r_elems_1 = _RANDOM[4'h0][15:8];
        r_elems_2 = _RANDOM[4'h0][23:16];
        r_elems_3 = _RANDOM[4'h0][31:24];
        r_elems_4 = _RANDOM[4'h1][7:0];
        r_elems_5 = _RANDOM[4'h1][15:8];
        r_elems_6 = _RANDOM[4'h1][23:16];
        r_elems_7 = _RANDOM[4'h1][31:24];
        r_elems_8 = _RANDOM[4'h2][7:0];
        r_elems_9 = _RANDOM[4'h2][15:8];
        r_elems_10 = _RANDOM[4'h2][23:16];
        r_elems_11 = _RANDOM[4'h2][31:24];
        r_elems_12 = _RANDOM[4'h3][7:0];
        r_elems_13 = _RANDOM[4'h3][15:8];
        r_elems_14 = _RANDOM[4'h3][23:16];
        r_elems_15 = _RANDOM[4'h3][31:24];
        r_elems_16 = _RANDOM[4'h4][7:0];
        r_elems_17 = _RANDOM[4'h4][15:8];
        r_elems_18 = _RANDOM[4'h4][23:16];
        r_elems_19 = _RANDOM[4'h4][31:24];
        r_elems_20 = _RANDOM[4'h5][7:0];
        r_elems_21 = _RANDOM[4'h5][15:8];
        r_elems_22 = _RANDOM[4'h5][23:16];
        r_elems_23 = _RANDOM[4'h5][31:24];
        r_elems_24 = _RANDOM[4'h6][7:0];
        r_elems_25 = _RANDOM[4'h6][15:8];
        r_elems_26 = _RANDOM[4'h6][23:16];
        r_elems_27 = _RANDOM[4'h6][31:24];
        r_elems_28 = _RANDOM[4'h7][7:0];
        r_elems_29 = _RANDOM[4'h7][15:8];
        r_elems_30 = _RANDOM[4'h7][23:16];
        r_elems_31 = _RANDOM[4'h7][31:24];
        r_updates_0 = _RANDOM[4'h8][0];
        r_updates_1 = _RANDOM[4'h8][1];
        r_updates_2 = _RANDOM[4'h8][2];
        r_updates_3 = _RANDOM[4'h8][3];
        r_updates_4 = _RANDOM[4'h8][4];
        r_updates_5 = _RANDOM[4'h8][5];
        r_updates_6 = _RANDOM[4'h8][6];
        r_updates_7 = _RANDOM[4'h8][7];
        r_updates_8 = _RANDOM[4'h8][8];
        r_updates_9 = _RANDOM[4'h8][9];
        r_updates_10 = _RANDOM[4'h8][10];
        r_updates_11 = _RANDOM[4'h8][11];
        r_updates_12 = _RANDOM[4'h8][12];
        r_updates_13 = _RANDOM[4'h8][13];
        r_updates_14 = _RANDOM[4'h8][14];
        r_updates_15 = _RANDOM[4'h8][15];
        r_updates_16 = _RANDOM[4'h8][16];
        r_updates_17 = _RANDOM[4'h8][17];
        r_updates_18 = _RANDOM[4'h8][18];
        r_updates_19 = _RANDOM[4'h8][19];
        r_updates_20 = _RANDOM[4'h8][20];
        r_updates_21 = _RANDOM[4'h8][21];
        r_updates_22 = _RANDOM[4'h8][22];
        r_updates_23 = _RANDOM[4'h8][23];
        r_updates_24 = _RANDOM[4'h8][24];
        r_updates_25 = _RANDOM[4'h8][25];
        r_updates_26 = _RANDOM[4'h8][26];
        r_updates_27 = _RANDOM[4'h8][27];
        r_updates_28 = _RANDOM[4'h8][28];
        r_updates_29 = _RANDOM[4'h8][29];
        r_updates_30 = _RANDOM[4'h8][30];
        r_updates_31 = _RANDOM[4'h8][31];
        r_group_updates = _RANDOM[4'h9][3:0];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign out_0_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_0 : r_updates_0) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_8 : r_updates_8) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_16 : r_updates_16) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_24 : r_updates_24)
    & (|group_updates);
  assign out_0_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_0 : r_elems_0) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_8 : r_elems_8) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_16 : r_elems_16) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_24 : r_elems_24) : 8'h0);
  assign out_0_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_0_bits_index =
    {3'h0, _out_7_T_2, _out_7_T_1, 3'h0} | ((&group_idx) ? 8'h18 : 8'h0);
  assign out_1_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_1 : r_updates_1) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_9 : r_updates_9) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_17 : r_updates_17) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_25 : r_updates_25)
    & (|group_updates);
  assign out_1_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_1 : r_elems_1) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_9 : r_elems_9) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_17 : r_elems_17) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_25 : r_elems_25) : 8'h0);
  assign out_1_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_1_bits_index =
    {7'h0, _out_7_T} | (_out_7_T_1 ? 8'h9 : 8'h0) | (_out_7_T_2 ? 8'h11 : 8'h0)
    | ((&group_idx) ? 8'h19 : 8'h0);
  assign out_2_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_2 : r_updates_2) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_10 : r_updates_10) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_18 : r_updates_18) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_26 : r_updates_26)
    & (|group_updates);
  assign out_2_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_2 : r_elems_2) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_10 : r_elems_10) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_18 : r_elems_18) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_26 : r_elems_26) : 8'h0);
  assign out_2_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_2_bits_index =
    {6'h0, _out_7_T, 1'h0} | (_out_7_T_1 ? 8'hA : 8'h0) | (_out_7_T_2 ? 8'h12 : 8'h0)
    | ((&group_idx) ? 8'h1A : 8'h0);
  assign out_3_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_3 : r_updates_3) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_11 : r_updates_11) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_19 : r_updates_19) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_27 : r_updates_27)
    & (|group_updates);
  assign out_3_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_3 : r_elems_3) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_11 : r_elems_11) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_19 : r_elems_19) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_27 : r_elems_27) : 8'h0);
  assign out_3_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_3_bits_index =
    (_out_7_T ? 8'h3 : 8'h0) | (_out_7_T_1 ? 8'hB : 8'h0) | (_out_7_T_2 ? 8'h13 : 8'h0)
    | ((&group_idx) ? 8'h1B : 8'h0);
  assign out_4_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_4 : r_updates_4) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_12 : r_updates_12) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_20 : r_updates_20) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_28 : r_updates_28)
    & (|group_updates);
  assign out_4_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_4 : r_elems_4) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_12 : r_elems_12) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_20 : r_elems_20) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_28 : r_elems_28) : 8'h0);
  assign out_4_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_4_bits_index =
    {5'h0, _out_7_T, 2'h0} | (_out_7_T_1 ? 8'hC : 8'h0) | (_out_7_T_2 ? 8'h14 : 8'h0)
    | ((&group_idx) ? 8'h1C : 8'h0);
  assign out_5_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_5 : r_updates_5) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_13 : r_updates_13) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_21 : r_updates_21) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_29 : r_updates_29)
    & (|group_updates);
  assign out_5_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_5 : r_elems_5) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_13 : r_elems_13) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_21 : r_elems_21) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_29 : r_elems_29) : 8'h0);
  assign out_5_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_5_bits_index =
    (_out_7_T ? 8'h5 : 8'h0) | (_out_7_T_1 ? 8'hD : 8'h0) | (_out_7_T_2 ? 8'h15 : 8'h0)
    | ((&group_idx) ? 8'h1D : 8'h0);
  assign out_6_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_6 : r_updates_6) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_14 : r_updates_14) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_22 : r_updates_22) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_30 : r_updates_30)
    & (|group_updates);
  assign out_6_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_6 : r_elems_6) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_14 : r_elems_14) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_22 : r_elems_22) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_30 : r_elems_30) : 8'h0);
  assign out_6_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_6_bits_index =
    (_out_7_T ? 8'h6 : 8'h0) | (_out_7_T_1 ? 8'hE : 8'h0) | (_out_7_T_2 ? 8'h16 : 8'h0)
    | ((&group_idx) ? 8'h1E : 8'h0);
  assign out_7_valid =
    _out_7_T & ((|_needUpdate_T) ? first_updates_7 : r_updates_7) & (|group_updates)
    | _out_7_T_1 & ((|_needUpdate_T) ? first_updates_15 : r_updates_15) & (|group_updates)
    | _out_7_T_2 & ((|_needUpdate_T) ? first_updates_23 : r_updates_23) & (|group_updates)
    | (&group_idx) & ((|_needUpdate_T) ? first_updates_31 : r_updates_31)
    & (|group_updates);
  assign out_7_bits_data =
    (_out_7_T ? ((|_needUpdate_T) ? in_bits_value_7 : r_elems_7) : 8'h0)
    | (_out_7_T_1 ? ((|_needUpdate_T) ? in_bits_value_15 : r_elems_15) : 8'h0)
    | (_out_7_T_2 ? ((|_needUpdate_T) ? in_bits_value_23 : r_elems_23) : 8'h0)
    | ((&group_idx) ? ((|_needUpdate_T) ? in_bits_value_31 : r_elems_31) : 8'h0);
  assign out_7_bits_coreid = _GEN ? in_bits_coreid : 8'h0;
  assign out_7_bits_index =
    (_out_7_T ? 8'h7 : 8'h0) | (_out_7_T_1 ? 8'hF : 8'h0) | (_out_7_T_2 ? 8'h17 : 8'h0)
    | ((&group_idx) ? 8'h1F : 8'h0);
  assign inPending = |next_group_updates;
endmodule

