library IEEE;
use IEEE.std_logic_1164.all;

Entity test1 is
end test1;

Architecture test1_1 of test1 is

component mux8x1 is port
(
	a: in std_logic_vector(7 downto 0);
	s: in std_logic_vector(2 downto 0);
	f: out std_logic
);

end component;

signal a1: std_logic_vector(7 downto 0);
signal s1: std_logic_vector(2 downto 0);
signal f1: std_logic;

Begin

DUT: mux8x1 port map(a => a1, s => s1, f => f1);

s(2) <= '0', '1' after 50 ps;
s(1) <= '0', '0' after 50 ps;
s(0) <= '0', '0' after 50 ps;
