0.6
2018.2
Jun 14 2018
20:07:38
/home/vlad/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/timing/xsim/allTest_time_synth.v,1615856464,verilog,,/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_interface.v,,ALU;Main;br_generator;glbl;rx_module;tx_module,,,,,,,,
/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v,1553528141,verilog,,,,allTest,,,,,,,,
/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_interface.v,1553528141,verilog,,/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/tx_interface.v,,rx_interface,,,,,,,,
/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/tx_interface.v,1615855585,verilog,,/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v,,tx_interface,,,,,,,,
