clk_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/clk/ip/clk_processing_system7_0_0/sim/clk_processing_system7_0_0.v,incdir="$ref_dir/../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ee60/hdl"incdir="../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ec67/hdl"incdir="../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ee60/hdl"
clk.v,verilog,xil_defaultlib,../../../bd/clk/sim/clk.v,incdir="$ref_dir/../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ee60/hdl"incdir="../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ec67/hdl"incdir="../../../../Generador_Zybo.gen/sources_1/bd/clk/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
