/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  reg [4:0] celloutsig_0_22z;
  wire [28:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [26:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z[3] ? celloutsig_0_1z[0] : in_data[59]);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[0] | celloutsig_0_9z[8]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[152]);
  assign celloutsig_1_18z = { celloutsig_1_8z[9:4], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_11z } & { celloutsig_1_15z[24:22], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_13z = in_data[21:19] & { celloutsig_0_8z[10:9], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_13z[0], celloutsig_0_2z } / { 1'h1, celloutsig_0_9z[17:5], celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[9:0], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_8z[14:6] <= celloutsig_0_11z[11:3];
  assign celloutsig_1_1z = in_data[165:162] <= { in_data[119], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[5:0] && { in_data[112], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_4z[6], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } && { celloutsig_1_4z[4:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_13z[10:9], celloutsig_1_3z } && { celloutsig_1_12z[2], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_4z[2], celloutsig_0_14z } && { celloutsig_0_4z[2], celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_24z[3:0], celloutsig_0_10z, celloutsig_0_27z } && { celloutsig_0_8z[14:13], celloutsig_0_1z, celloutsig_0_25z };
  assign celloutsig_0_27z = ! { celloutsig_0_23z[24:6], celloutsig_0_22z };
  assign celloutsig_1_9z = { in_data[131:126], celloutsig_1_3z, celloutsig_1_6z } < { celloutsig_1_4z[2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_4z < { celloutsig_1_3z[2:1], celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_3z[2] & ~(celloutsig_1_6z);
  assign celloutsig_1_5z = { celloutsig_1_4z[4], celloutsig_1_4z } * { celloutsig_1_4z[5:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_3z[4:1], celloutsig_1_2z, celloutsig_1_4z } * { celloutsig_1_5z[6:3], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] * celloutsig_0_0z[2:0];
  assign celloutsig_0_2z = { in_data[77:72], celloutsig_0_0z, celloutsig_0_0z } * in_data[38:25];
  assign celloutsig_0_0z = in_data[51] ? in_data[93:90] : in_data[87:84];
  assign celloutsig_1_13z = celloutsig_1_12z[3] ? in_data[189:173] : { celloutsig_1_3z[3:2], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_2z[5] ? { in_data[63:60], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z } : { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_6z = - { celloutsig_0_2z[9], celloutsig_0_0z };
  assign celloutsig_0_9z = - { celloutsig_0_2z[11:6], celloutsig_0_2z };
  assign celloutsig_0_7z = & { celloutsig_0_3z, celloutsig_0_2z[6:1] };
  assign celloutsig_0_30z = & { celloutsig_0_27z, celloutsig_0_8z[16:15] };
  assign celloutsig_1_0z = & in_data[151:144];
  assign celloutsig_0_14z = { in_data[12:10], celloutsig_0_13z } << { celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[12:10] << in_data[64:62];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } ~^ in_data[168:162];
  assign celloutsig_1_12z = { celloutsig_1_3z[4:2], celloutsig_1_11z } ~^ celloutsig_1_8z[8:5];
  assign celloutsig_0_12z = { celloutsig_0_5z[4:0], celloutsig_0_7z } ~^ { in_data[43], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_8z[15:12], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z } ~^ { celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_18z } ~^ { celloutsig_0_9z[18:13], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z } ^ celloutsig_0_2z[9:4];
  assign celloutsig_0_11z = { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } ^ { celloutsig_0_8z[10:5], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_24z = celloutsig_0_9z[9:4] ^ { celloutsig_0_8z[14:10], celloutsig_0_16z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[149:145];
  always_latch
    if (out_data[96]) celloutsig_0_22z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_21z[9:6], celloutsig_0_16z };
  assign out_data[107] = ~ celloutsig_1_18z[12];
  assign { celloutsig_1_15z[8], celloutsig_1_15z[26:21], celloutsig_1_15z[9], celloutsig_1_15z[7:0], celloutsig_1_15z[16:10] } = { celloutsig_1_14z, celloutsig_1_8z[9:4], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } ~^ { celloutsig_1_5z[0], celloutsig_1_4z[6:1], celloutsig_1_5z[1], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_5z[7:2] };
  assign out_data[106:96] = { celloutsig_1_18z[11:2], celloutsig_1_9z } ^ celloutsig_1_15z[16:6];
  assign celloutsig_1_15z[20:17] = 4'hf;
  assign { out_data[143:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
