// Seed: 847363255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  logic id_6, id_7;
  logic id_8 = 1;
  assign id_7 = ~^1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd96
) (
    _id_1,
    _id_2
);
  output wire _id_2;
  inout wire _id_1;
  tri1 [id_1 : id_1  (  1  ==  1  ,  id_1  )] id_3[(  id_2  ) : id_1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = id_1;
  wire id_4;
  assign id_3 = -1;
  localparam id_5 = -1 != "";
endmodule
