02:08:11 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/IDE.log'.
02:08:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/temp_xsdb_launch_script.tcl
02:08:12 INFO  : Registering command handlers for Vitis TCF services
02:08:12 INFO  : Platform repository initialization has completed.
02:08:14 INFO  : XSCT server has started successfully.
02:08:14 INFO  : Successfully done setting XSCT server connection channel  
02:08:14 INFO  : plnx-install-location is set to ''
02:08:14 INFO  : Successfully done setting workspace for the tool. 
02:08:14 INFO  : Successfully done query RDI_DATADIR 
02:10:12 INFO  : Result from executing command 'getProjects': Zybo_LCD
02:10:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:10:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:10:12 INFO  : Platform 'Zybo_LCD' is added to custom repositories.
02:10:14 ERROR : 
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.settings.model.ExceptionFactory.createCoreException(ExceptionFactory.java:26) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:890) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin$1.run(CCorePlugin.java:945) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.createCProject(CCorePlugin.java:930) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createCProject(AppCreationHandler.java:92) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:67) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
Caused by: org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.CConfigBasedDescriptorManager.configure(CConfigBasedDescriptorManager.java:160) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:885) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	... 20 more
02:10:14 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
02:11:36 INFO  : Result from executing command 'getProjects': Zybo_LCD
02:11:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:11:36 INFO  : Platform 'Zybo_LCD' is added to custom repositories.
02:11:38 ERROR : 
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.settings.model.ExceptionFactory.createCoreException(ExceptionFactory.java:26) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:890) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin$1.run(CCorePlugin.java:945) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.createCProject(CCorePlugin.java:930) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createCProject(AppCreationHandler.java:92) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:67) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
Caused by: org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.CConfigBasedDescriptorManager.configure(CConfigBasedDescriptorManager.java:160) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:885) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	... 20 more
02:11:38 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
02:13:14 INFO  : Result from executing command 'getProjects': Zybo_LCD
02:13:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:13:15 INFO  : Platform 'Zybo_LCD' is added to custom repositories.
02:13:16 ERROR : 
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.settings.model.ExceptionFactory.createCoreException(ExceptionFactory.java:26) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:890) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin$1.run(CCorePlugin.java:945) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.createCProject(CCorePlugin.java:930) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createCProject(AppCreationHandler.java:92) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:67) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
Caused by: org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.CConfigBasedDescriptorManager.configure(CConfigBasedDescriptorManager.java:160) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:885) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	... 20 more
02:13:16 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
02:14:51 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/IDE.log'.
02:14:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/temp_xsdb_launch_script.tcl
02:14:52 INFO  : Registering command handlers for Vitis TCF services
02:14:53 INFO  : Platform repository initialization has completed.
02:14:54 INFO  : XSCT server has started successfully.
02:14:54 INFO  : plnx-install-location is set to ''
02:14:54 INFO  : Successfully done setting XSCT server connection channel  
02:14:55 INFO  : Successfully done setting workspace for the tool. 
02:14:55 INFO  : Successfully done query RDI_DATADIR 
02:15:38 INFO  : Result from executing command 'getProjects': Zybo_LCD
02:15:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:15:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:15:39 INFO  : Platform 'Zybo_LCD' is added to custom repositories.
02:15:46 INFO  : Platform 'Zybo_LCD' is added to custom repositories.
02:17:19 INFO  : Result from executing command 'getProjects': Zybo_LCD
02:17:19 INFO  : Result from executing command 'getPlatforms': Zybo_LCD|/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/Zybo_LCD.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:18:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:20:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:21:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:30 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:21:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:21:33 INFO  : 'jtag frequency' command is executed.
02:21:33 INFO  : Context for 'APU' is selected.
02:21:34 INFO  : System reset is completed.
02:21:37 INFO  : 'after 3000' command is executed.
02:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:21:40 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:21:40 INFO  : Context for 'APU' is selected.
02:21:40 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:40 INFO  : Context for 'APU' is selected.
02:21:40 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:21:47 INFO  : 'ps7_init' command is executed.
02:21:47 INFO  : 'ps7_post_config' command is executed.
02:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:48 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:49 INFO  : 'con' command is executed.
02:21:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:21:49 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
02:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:22:30 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:22:34 INFO  : Disconnected from the channel tcfchan#2.
02:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:34 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:22:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:22:37 INFO  : 'jtag frequency' command is executed.
02:22:37 INFO  : Context for 'APU' is selected.
02:22:37 INFO  : System reset is completed.
02:22:40 INFO  : 'after 3000' command is executed.
02:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:22:43 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:22:43 INFO  : Context for 'APU' is selected.
02:22:43 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:43 INFO  : Context for 'APU' is selected.
02:22:43 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:22:49 INFO  : 'ps7_init' command is executed.
02:22:49 INFO  : 'ps7_post_config' command is executed.
02:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:50 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:51 INFO  : 'con' command is executed.
02:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:22:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
02:23:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:24:00 INFO  : Disconnected from the channel tcfchan#3.
02:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:01 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:24:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:24:01 INFO  : 'jtag frequency' command is executed.
02:24:01 INFO  : Context for 'APU' is selected.
02:24:01 INFO  : System reset is completed.
02:24:04 INFO  : 'after 3000' command is executed.
02:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:24:07 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:24:07 INFO  : Context for 'APU' is selected.
02:24:07 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:07 INFO  : Context for 'APU' is selected.
02:24:07 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:24:13 INFO  : 'ps7_init' command is executed.
02:24:13 INFO  : 'ps7_post_config' command is executed.
02:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:15 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:15 INFO  : 'con' command is executed.
02:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:24:15 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/debugger_zybo_lcd_-default.tcl'
02:26:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:26:29 INFO  : Disconnected from the channel tcfchan#4.
02:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:31 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:26:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:26:31 INFO  : 'jtag frequency' command is executed.
02:26:31 INFO  : Context for 'APU' is selected.
02:26:31 INFO  : System reset is completed.
02:26:34 INFO  : 'after 3000' command is executed.
02:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:26:37 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:26:37 INFO  : Context for 'APU' is selected.
02:26:37 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:37 INFO  : Context for 'APU' is selected.
02:26:37 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:26:43 INFO  : 'ps7_init' command is executed.
02:26:43 INFO  : 'ps7_post_config' command is executed.
02:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:44 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:45 INFO  : 'con' command is executed.
02:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:26:45 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/debugger_zybo_lcd_-default.tcl'
02:28:15 INFO  : Disconnected from the channel tcfchan#6.
02:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:16 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:28:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:28:16 INFO  : 'jtag frequency' command is executed.
02:28:17 INFO  : Context for 'APU' is selected.
02:28:17 INFO  : System reset is completed.
02:28:20 INFO  : 'after 3000' command is executed.
02:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:28:23 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:28:23 INFO  : Context for 'APU' is selected.
02:28:23 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:23 INFO  : Context for 'APU' is selected.
02:28:23 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:28:28 INFO  : 'ps7_init' command is executed.
02:28:28 INFO  : 'ps7_post_config' command is executed.
02:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:29 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:30 INFO  : 'con' command is executed.
02:28:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:28:30 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
02:29:19 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:29:31 INFO  : Disconnected from the channel tcfchan#7.
02:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:31 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:29:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:29:31 INFO  : 'jtag frequency' command is executed.
02:29:31 INFO  : Context for 'APU' is selected.
02:29:31 INFO  : System reset is completed.
02:29:34 INFO  : 'after 3000' command is executed.
02:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:29:37 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:29:37 INFO  : Context for 'APU' is selected.
02:29:37 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:37 INFO  : Context for 'APU' is selected.
02:29:37 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:29:43 INFO  : 'ps7_init' command is executed.
02:29:43 INFO  : 'ps7_post_config' command is executed.
02:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:44 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:45 INFO  : 'con' command is executed.
02:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:29:45 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
02:30:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:30:53 INFO  : Disconnected from the channel tcfchan#9.
02:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:53 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:30:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:30:54 INFO  : 'jtag frequency' command is executed.
02:30:54 INFO  : Context for 'APU' is selected.
02:30:54 INFO  : System reset is completed.
02:30:57 INFO  : 'after 3000' command is executed.
02:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:31:00 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:31:00 INFO  : Context for 'APU' is selected.
02:31:00 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:00 INFO  : Context for 'APU' is selected.
02:31:00 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:31:06 INFO  : 'ps7_init' command is executed.
02:31:06 INFO  : 'ps7_post_config' command is executed.
02:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:07 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:08 INFO  : 'con' command is executed.
02:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:31:08 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
02:36:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
02:38:36 INFO  : Disconnected from the channel tcfchan#11.
02:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:36 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:38:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:38:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:15 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:39:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:39:15 INFO  : 'jtag frequency' command is executed.
02:39:15 INFO  : Context for 'APU' is selected.
02:39:15 INFO  : System reset is completed.
02:39:18 INFO  : 'after 3000' command is executed.
02:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:39:21 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
02:39:21 INFO  : Context for 'APU' is selected.
02:39:21 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:21 INFO  : Context for 'APU' is selected.
02:39:21 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
02:39:27 INFO  : 'ps7_init' command is executed.
02:39:27 INFO  : 'ps7_post_config' command is executed.
02:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:29 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:39:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:30 INFO  : 'con' command is executed.
02:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:39:30 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
03:17:25 INFO  : Hardware specification for platform project 'Zybo_LCD' is updated.
03:17:42 INFO  : Result from executing command 'getProjects': Zybo_LCD
03:17:42 INFO  : Result from executing command 'getPlatforms': Zybo_LCD|/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/Zybo_LCD.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
03:19:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
03:19:05 INFO  : The hardware specification used by project 'Zybo_LCD_' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:19:05 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit' stored in project is removed.
03:19:05 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream' in project 'Zybo_LCD_'.
03:19:05 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' stored in project is removed.
03:19:11 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit' in project 'Zybo_LCD_'.
03:19:18 INFO  : Disconnected from the channel tcfchan#13.
03:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:19:18 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
03:19:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
03:19:18 INFO  : 'jtag frequency' command is executed.
03:19:18 INFO  : Context for 'APU' is selected.
03:19:18 INFO  : System reset is completed.
03:19:21 INFO  : 'after 3000' command is executed.
03:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
03:19:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
03:19:24 INFO  : Context for 'APU' is selected.
03:19:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
03:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:19:24 INFO  : Context for 'APU' is selected.
03:19:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
03:19:30 INFO  : 'ps7_init' command is executed.
03:19:30 INFO  : 'ps7_post_config' command is executed.
03:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:31 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:19:32 INFO  : 'configparams force-mem-access 0' command is executed.
03:19:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

03:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:32 INFO  : 'con' command is executed.
03:19:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:19:32 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
14:33:05 INFO  : Hardware specification for platform project 'Zybo_LCD' is updated.
14:33:19 INFO  : Result from executing command 'getProjects': Zybo_LCD
14:33:19 INFO  : Result from executing command 'getPlatforms': Zybo_LCD|/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/Zybo_LCD.xpfm;xilinx_vck190_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:33:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:33:38 INFO  : The hardware specification used by project 'Zybo_LCD_' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:33:38 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit' stored in project is removed.
14:33:38 INFO  : The updated bitstream files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream' in project 'Zybo_LCD_'.
14:33:38 INFO  : The file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:33:43 INFO  : The updated ps init files are copied from platform to folder '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit' in project 'Zybo_LCD_'.
14:33:49 INFO  : Disconnected from the channel tcfchan#16.
14:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:49 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
14:33:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
14:33:50 INFO  : 'jtag frequency' command is executed.
14:33:50 INFO  : Context for 'APU' is selected.
14:33:50 INFO  : System reset is completed.
14:33:53 INFO  : 'after 3000' command is executed.
14:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
14:33:56 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
14:33:56 INFO  : Context for 'APU' is selected.
14:33:56 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
14:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:56 INFO  : Context for 'APU' is selected.
14:33:56 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
14:34:01 INFO  : 'ps7_init' command is executed.
14:34:01 INFO  : 'ps7_post_config' command is executed.
14:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:02 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:03 INFO  : 'con' command is executed.
14:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:03 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
14:35:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:35:09 INFO  : Disconnected from the channel tcfchan#19.
14:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:10 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
14:35:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
14:35:10 ERROR : port closed
14:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:35:10 ERROR : port closed
14:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:14 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
14:35:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
14:35:15 INFO  : 'jtag frequency' command is executed.
14:35:15 INFO  : Context for 'APU' is selected.
14:35:15 INFO  : System reset is completed.
14:35:18 INFO  : 'after 3000' command is executed.
14:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
14:35:21 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
14:35:21 INFO  : Context for 'APU' is selected.
14:35:21 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
14:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:21 INFO  : Context for 'APU' is selected.
14:35:21 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
14:35:26 INFO  : 'ps7_init' command is executed.
14:35:26 INFO  : 'ps7_post_config' command is executed.
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:28 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:28 INFO  : 'con' command is executed.
14:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:28 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/debugger_zybo_lcd_-default.tcl'
14:38:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:38:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:39:05 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:39:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:39:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:39:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:39:59 INFO  : Disconnected from the channel tcfchan#20.
14:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:00 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
14:40:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
14:40:01 INFO  : 'jtag frequency' command is executed.
14:40:01 INFO  : Context for 'APU' is selected.
14:40:01 INFO  : System reset is completed.
14:40:04 INFO  : 'after 3000' command is executed.
14:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
14:40:07 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
14:40:07 INFO  : Context for 'APU' is selected.
14:40:07 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
14:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:07 INFO  : Context for 'APU' is selected.
14:40:07 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
14:40:12 INFO  : 'ps7_init' command is executed.
14:40:12 INFO  : 'ps7_post_config' command is executed.
14:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:14 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:14 INFO  : 'con' command is executed.
14:40:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:14 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
14:42:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:42:59 INFO  : Disconnected from the channel tcfchan#21.
14:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:59 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
14:42:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
14:42:59 INFO  : 'jtag frequency' command is executed.
14:42:59 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : System reset is completed.
14:43:03 INFO  : 'after 3000' command is executed.
14:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
14:43:05 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit"
14:43:05 INFO  : Context for 'APU' is selected.
14:43:05 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
14:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:05 INFO  : Context for 'APU' is selected.
14:43:05 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl' is done.
14:43:11 INFO  : 'ps7_init' command is executed.
14:43:12 INFO  : 'ps7_post_config' command is executed.
14:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:13 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_/Debug/Zybo_LCD_.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:13 INFO  : 'con' command is executed.
14:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:13 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD__app/_ide/scripts/systemdebugger_zybo_lcd__app_standalone.tcl'
14:58:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
14:59:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
15:00:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
15:00:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
15:01:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_'...
15:07:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:08:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:08:22 INFO  : Disconnected from the channel tcfchan#23.
15:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:23 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:08:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:08:25 INFO  : 'jtag frequency' command is executed.
15:08:25 INFO  : Context for 'APU' is selected.
15:08:25 INFO  : System reset is completed.
15:08:28 INFO  : 'after 3000' command is executed.
15:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:08:31 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:08:31 INFO  : Context for 'APU' is selected.
15:08:31 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:08:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:31 INFO  : Context for 'APU' is selected.
15:08:31 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:08:37 INFO  : 'ps7_init' command is executed.
15:08:37 INFO  : 'ps7_post_config' command is executed.
15:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:39 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:40 INFO  : 'con' command is executed.
15:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:40 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
15:10:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:12:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:13:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:14:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:23:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:23:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:24:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:29:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:30:05 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:31:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:31:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:31:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:32:19 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:32:38 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:32:47 INFO  : Disconnected from the channel tcfchan#27.
15:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:47 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:32:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:32:47 INFO  : 'jtag frequency' command is executed.
15:32:47 INFO  : Context for 'APU' is selected.
15:32:47 INFO  : System reset is completed.
15:32:50 INFO  : 'after 3000' command is executed.
15:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:32:53 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:32:53 INFO  : Context for 'APU' is selected.
15:32:53 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:53 INFO  : Context for 'APU' is selected.
15:32:53 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:32:59 INFO  : 'ps7_init' command is executed.
15:32:59 INFO  : 'ps7_post_config' command is executed.
15:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:03 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:04 INFO  : 'con' command is executed.
15:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:04 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
15:35:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:35:03 INFO  : Disconnected from the channel tcfchan#30.
15:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:03 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:35:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:35:03 INFO  : 'jtag frequency' command is executed.
15:35:03 INFO  : Context for 'APU' is selected.
15:35:03 INFO  : System reset is completed.
15:35:06 INFO  : 'after 3000' command is executed.
15:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:35:09 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:35:09 INFO  : Context for 'APU' is selected.
15:35:09 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:09 INFO  : Context for 'APU' is selected.
15:35:09 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:35:16 INFO  : 'ps7_init' command is executed.
15:35:16 INFO  : 'ps7_post_config' command is executed.
15:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:20 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:21 INFO  : 'con' command is executed.
15:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:21 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
15:36:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:36:19 INFO  : Disconnected from the channel tcfchan#31.
15:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:19 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:36:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:36:19 INFO  : 'jtag frequency' command is executed.
15:36:19 INFO  : Context for 'APU' is selected.
15:36:19 INFO  : System reset is completed.
15:36:22 INFO  : 'after 3000' command is executed.
15:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:36:26 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:36:26 INFO  : Context for 'APU' is selected.
15:36:26 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:26 INFO  : Context for 'APU' is selected.
15:36:26 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:36:32 INFO  : 'ps7_init' command is executed.
15:36:32 INFO  : 'ps7_post_config' command is executed.
15:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:37 INFO  : 'con' command is executed.
15:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:37 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
15:41:32 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:41:43 INFO  : Disconnected from the channel tcfchan#32.
15:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:43 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:41:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:41:43 INFO  : 'jtag frequency' command is executed.
15:41:43 INFO  : Context for 'APU' is selected.
15:41:43 INFO  : System reset is completed.
15:41:46 INFO  : 'after 3000' command is executed.
15:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:41:49 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:41:49 INFO  : Context for 'APU' is selected.
15:41:49 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:49 INFO  : Context for 'APU' is selected.
15:41:49 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:41:56 INFO  : 'ps7_init' command is executed.
15:41:56 INFO  : 'ps7_post_config' command is executed.
15:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:00 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:01 INFO  : 'con' command is executed.
15:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:01 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
15:43:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:45:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:46:05 INFO  : Disconnected from the channel tcfchan#34.
15:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:05 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:46:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:46:05 INFO  : 'jtag frequency' command is executed.
15:46:05 INFO  : Context for 'APU' is selected.
15:46:05 INFO  : System reset is completed.
15:46:08 INFO  : 'after 3000' command is executed.
15:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:46:11 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:46:11 INFO  : Context for 'APU' is selected.
15:46:11 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:11 INFO  : Context for 'APU' is selected.
15:46:11 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:46:17 INFO  : 'ps7_init' command is executed.
15:46:17 INFO  : 'ps7_post_config' command is executed.
15:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:21 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:22 INFO  : 'con' command is executed.
15:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:22 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
15:47:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
15:47:27 INFO  : Disconnected from the channel tcfchan#35.
15:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:27 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
15:47:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
15:47:28 INFO  : 'jtag frequency' command is executed.
15:47:28 INFO  : Context for 'APU' is selected.
15:47:28 INFO  : System reset is completed.
15:47:31 INFO  : 'after 3000' command is executed.
15:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
15:47:34 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
15:47:34 INFO  : Context for 'APU' is selected.
15:47:34 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
15:47:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:34 INFO  : Context for 'APU' is selected.
15:47:34 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
15:47:40 INFO  : 'ps7_init' command is executed.
15:47:40 INFO  : 'ps7_post_config' command is executed.
15:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:44 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:45 INFO  : 'con' command is executed.
15:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:45 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
16:31:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:31:39 INFO  : Disconnected from the channel tcfchan#36.
16:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:39 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
16:31:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
16:31:40 INFO  : 'jtag frequency' command is executed.
16:31:40 INFO  : Context for 'APU' is selected.
16:31:40 INFO  : System reset is completed.
16:31:43 INFO  : 'after 3000' command is executed.
16:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
16:31:46 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
16:31:46 INFO  : Context for 'APU' is selected.
16:31:46 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
16:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:46 INFO  : Context for 'APU' is selected.
16:31:46 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
16:31:52 INFO  : 'ps7_init' command is executed.
16:31:52 INFO  : 'ps7_post_config' command is executed.
16:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:08 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:09 INFO  : 'con' command is executed.
16:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:09 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
16:33:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:33:17 INFO  : Disconnected from the channel tcfchan#37.
16:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:17 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
16:33:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
16:33:17 INFO  : 'jtag frequency' command is executed.
16:33:17 INFO  : Context for 'APU' is selected.
16:33:17 INFO  : System reset is completed.
16:33:20 INFO  : 'after 3000' command is executed.
16:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
16:33:23 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
16:33:23 INFO  : Context for 'APU' is selected.
16:33:23 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
16:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:24 INFO  : Context for 'APU' is selected.
16:33:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
16:33:30 INFO  : 'ps7_init' command is executed.
16:33:30 INFO  : 'ps7_post_config' command is executed.
16:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : 'con' command is executed.
16:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:46 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
16:35:01 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:35:14 INFO  : Disconnected from the channel tcfchan#38.
16:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:14 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
16:35:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
16:35:14 INFO  : 'jtag frequency' command is executed.
16:35:14 INFO  : Context for 'APU' is selected.
16:35:15 INFO  : System reset is completed.
16:35:18 INFO  : 'after 3000' command is executed.
16:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
16:35:21 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
16:35:21 INFO  : Context for 'APU' is selected.
16:35:21 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
16:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:21 INFO  : Context for 'APU' is selected.
16:35:21 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
16:35:27 INFO  : 'ps7_init' command is executed.
16:35:27 INFO  : 'ps7_post_config' command is executed.
16:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:42 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:43 INFO  : 'con' command is executed.
16:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:43 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
16:39:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:39:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:40:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:40:07 INFO  : Disconnected from the channel tcfchan#39.
16:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:07 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
16:40:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
16:40:08 INFO  : 'jtag frequency' command is executed.
16:40:08 INFO  : Context for 'APU' is selected.
16:40:08 INFO  : System reset is completed.
16:40:11 INFO  : 'after 3000' command is executed.
16:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
16:40:14 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
16:40:14 INFO  : Context for 'APU' is selected.
16:40:14 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
16:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:14 INFO  : Context for 'APU' is selected.
16:40:14 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
16:40:20 INFO  : 'ps7_init' command is executed.
16:40:20 INFO  : 'ps7_post_config' command is executed.
16:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:36 INFO  : 'con' command is executed.
16:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:36 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
16:43:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:43:11 INFO  : Disconnected from the channel tcfchan#40.
16:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:11 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
16:43:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
16:43:11 INFO  : 'jtag frequency' command is executed.
16:43:11 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : System reset is completed.
16:43:14 INFO  : 'after 3000' command is executed.
16:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
16:43:17 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
16:43:17 INFO  : Context for 'APU' is selected.
16:43:17 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
16:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:17 INFO  : Context for 'APU' is selected.
16:43:17 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
16:43:23 INFO  : 'ps7_init' command is executed.
16:43:23 INFO  : 'ps7_post_config' command is executed.
16:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:39 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:40 INFO  : 'con' command is executed.
16:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:40 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
16:46:59 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:47:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:48:15 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:48:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:48:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:49:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:50:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:51:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:52:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:54:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
16:54:52 INFO  : Disconnected from the channel tcfchan#41.
16:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:52 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
16:54:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
16:54:52 INFO  : 'jtag frequency' command is executed.
16:54:52 INFO  : Context for 'APU' is selected.
16:54:52 INFO  : System reset is completed.
16:54:55 INFO  : 'after 3000' command is executed.
16:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
16:54:58 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
16:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
16:55:04 INFO  : 'ps7_init' command is executed.
16:55:05 INFO  : 'ps7_post_config' command is executed.
16:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:06 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:07 INFO  : 'con' command is executed.
16:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:07 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:02:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:02:25 INFO  : Disconnected from the channel tcfchan#42.
17:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:25 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:02:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:02:25 INFO  : 'jtag frequency' command is executed.
17:02:25 INFO  : Context for 'APU' is selected.
17:02:25 INFO  : System reset is completed.
17:02:28 INFO  : 'after 3000' command is executed.
17:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:02:31 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:02:32 INFO  : Context for 'APU' is selected.
17:02:32 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:32 INFO  : Context for 'APU' is selected.
17:02:32 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:02:38 INFO  : 'ps7_init' command is executed.
17:02:38 INFO  : 'ps7_post_config' command is executed.
17:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:40 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:41 INFO  : 'con' command is executed.
17:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:41 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:04:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:04:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:04:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:05:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:05:03 INFO  : Disconnected from the channel tcfchan#43.
17:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:04 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:05:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:05:04 INFO  : 'jtag frequency' command is executed.
17:05:04 INFO  : Context for 'APU' is selected.
17:05:04 INFO  : System reset is completed.
17:05:07 INFO  : 'after 3000' command is executed.
17:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:05:10 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:05:16 INFO  : 'ps7_init' command is executed.
17:05:16 INFO  : 'ps7_post_config' command is executed.
17:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:19 INFO  : 'con' command is executed.
17:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:19 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:07:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:07:18 INFO  : Disconnected from the channel tcfchan#44.
17:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:19 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:07:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:07:19 INFO  : 'jtag frequency' command is executed.
17:07:19 INFO  : Context for 'APU' is selected.
17:07:19 INFO  : System reset is completed.
17:07:22 INFO  : 'after 3000' command is executed.
17:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:07:25 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:07:25 INFO  : Context for 'APU' is selected.
17:07:25 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:25 INFO  : Context for 'APU' is selected.
17:07:25 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:07:31 INFO  : 'ps7_init' command is executed.
17:07:31 INFO  : 'ps7_post_config' command is executed.
17:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:47 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:48 INFO  : 'con' command is executed.
17:07:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:48 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:15:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:15:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:15:33 INFO  : Disconnected from the channel tcfchan#45.
17:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:33 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:15:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:15:33 INFO  : 'jtag frequency' command is executed.
17:15:33 INFO  : Context for 'APU' is selected.
17:15:33 INFO  : System reset is completed.
17:15:36 INFO  : 'after 3000' command is executed.
17:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:15:39 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:39 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:15:39 INFO  : Context for 'APU' is selected.
17:15:39 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:15:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:39 INFO  : Context for 'APU' is selected.
17:15:39 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:15:45 INFO  : 'ps7_init' command is executed.
17:15:45 INFO  : 'ps7_post_config' command is executed.
17:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:16:02 INFO  : 'con' command is executed.
17:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:02 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:16:02 INFO  : 'jtag frequency' command is executed.
17:16:02 INFO  : Context for 'APU' is selected.
17:16:03 INFO  : System reset is completed.
17:16:06 INFO  : 'after 3000' command is executed.
17:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:16:08 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:16:08 INFO  : Context for 'APU' is selected.
17:16:08 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:08 INFO  : Context for 'APU' is selected.
17:16:08 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:16:15 INFO  : 'ps7_init' command is executed.
17:16:15 INFO  : 'ps7_post_config' command is executed.
17:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:31 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:31 INFO  : 'con' command is executed.
17:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:31 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:19:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:19:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:19:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:19:49 INFO  : Disconnected from the channel tcfchan#46.
17:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:49 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:19:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:19:49 INFO  : 'jtag frequency' command is executed.
17:19:49 INFO  : Context for 'APU' is selected.
17:19:49 INFO  : System reset is completed.
17:19:52 INFO  : 'after 3000' command is executed.
17:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:19:55 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:19:55 INFO  : Context for 'APU' is selected.
17:19:55 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:55 INFO  : Context for 'APU' is selected.
17:19:55 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:20:01 INFO  : 'ps7_init' command is executed.
17:20:01 INFO  : 'ps7_post_config' command is executed.
17:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:17 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:18 INFO  : 'con' command is executed.
17:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:18 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:24:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:24:27 INFO  : Disconnected from the channel tcfchan#47.
17:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:28 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:24:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:24:28 INFO  : 'jtag frequency' command is executed.
17:24:28 INFO  : Context for 'APU' is selected.
17:24:28 INFO  : System reset is completed.
17:24:31 INFO  : 'after 3000' command is executed.
17:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:24:34 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:24:34 INFO  : Context for 'APU' is selected.
17:24:34 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:34 INFO  : Context for 'APU' is selected.
17:24:34 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:24:40 INFO  : 'ps7_init' command is executed.
17:24:40 INFO  : 'ps7_post_config' command is executed.
17:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:55 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:56 INFO  : 'con' command is executed.
17:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:56 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:25:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:26:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:26:23 INFO  : Disconnected from the channel tcfchan#48.
17:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:23 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:26:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:26:23 INFO  : 'jtag frequency' command is executed.
17:26:23 INFO  : Context for 'APU' is selected.
17:26:23 INFO  : System reset is completed.
17:26:26 INFO  : 'after 3000' command is executed.
17:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:26 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:26:29 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:26:29 INFO  : Context for 'APU' is selected.
17:26:29 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:29 INFO  : Context for 'APU' is selected.
17:26:29 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:26:35 INFO  : 'ps7_init' command is executed.
17:26:35 INFO  : 'ps7_post_config' command is executed.
17:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:51 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:52 INFO  : 'jtag frequency' command is executed.
17:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:52 INFO  : Context for 'APU' is selected.
17:26:52 INFO  : 'con' command is executed.
17:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:52 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:26:52 INFO  : System reset is completed.
17:26:55 INFO  : 'after 3000' command is executed.
17:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:26:58 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:26:58 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:58 INFO  : Context for 'APU' is selected.
17:26:58 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:27:04 INFO  : 'ps7_init' command is executed.
17:27:04 INFO  : 'ps7_post_config' command is executed.
17:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:20 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:21 INFO  : 'con' command is executed.
17:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:21 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:33:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:33:58 INFO  : Disconnected from the channel tcfchan#49.
17:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:58 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:33:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:33:58 INFO  : 'jtag frequency' command is executed.
17:33:58 INFO  : Context for 'APU' is selected.
17:33:58 INFO  : System reset is completed.
17:34:01 INFO  : 'after 3000' command is executed.
17:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:34:04 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:34:04 INFO  : Context for 'APU' is selected.
17:34:04 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:04 INFO  : Context for 'APU' is selected.
17:34:04 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:34:10 INFO  : 'ps7_init' command is executed.
17:34:10 INFO  : 'ps7_post_config' command is executed.
17:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:27 INFO  : 'con' command is executed.
17:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:27 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:34:59 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:35:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:35:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:35:38 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:35:41 INFO  : Disconnected from the channel tcfchan#50.
17:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:41 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:35:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:35:42 INFO  : 'jtag frequency' command is executed.
17:35:42 INFO  : Context for 'APU' is selected.
17:35:42 INFO  : System reset is completed.
17:35:45 INFO  : 'after 3000' command is executed.
17:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:35:48 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:35:48 INFO  : Context for 'APU' is selected.
17:35:48 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:48 INFO  : Context for 'APU' is selected.
17:35:48 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:35:54 INFO  : 'ps7_init' command is executed.
17:35:54 INFO  : 'ps7_post_config' command is executed.
17:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:10 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:11 INFO  : 'con' command is executed.
17:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:36:11 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:36:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:36:48 INFO  : Disconnected from the channel tcfchan#51.
17:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:48 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:36:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:36:48 INFO  : 'jtag frequency' command is executed.
17:36:48 INFO  : Context for 'APU' is selected.
17:36:49 INFO  : System reset is completed.
17:36:52 INFO  : 'after 3000' command is executed.
17:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:36:54 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:36:55 INFO  : Context for 'APU' is selected.
17:36:55 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:55 INFO  : Context for 'APU' is selected.
17:36:55 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:37:01 INFO  : 'ps7_init' command is executed.
17:37:01 INFO  : 'ps7_post_config' command is executed.
17:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:17 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:18 INFO  : 'con' command is executed.
17:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:18 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:40:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:40:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:40:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:41:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:41:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:41:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:41:45 INFO  : Disconnected from the channel tcfchan#52.
17:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:45 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:41:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:41:45 INFO  : 'jtag frequency' command is executed.
17:41:45 INFO  : Context for 'APU' is selected.
17:41:45 INFO  : System reset is completed.
17:41:48 INFO  : 'after 3000' command is executed.
17:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:41:51 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:41:51 INFO  : Context for 'APU' is selected.
17:41:51 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:41:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:51 INFO  : Context for 'APU' is selected.
17:41:51 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:41:57 INFO  : 'ps7_init' command is executed.
17:41:57 INFO  : 'ps7_post_config' command is executed.
17:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:01 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:42:13 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:15 INFO  : 'con' command is executed.
17:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:15 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:42:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:42:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:42:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:42:38 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:42:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:42:53 INFO  : Disconnected from the channel tcfchan#53.
17:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:53 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:42:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:42:53 INFO  : 'jtag frequency' command is executed.
17:42:53 INFO  : Context for 'APU' is selected.
17:42:54 INFO  : System reset is completed.
17:42:57 INFO  : 'after 3000' command is executed.
17:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:43:00 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:43:06 INFO  : 'ps7_init' command is executed.
17:43:06 INFO  : 'ps7_post_config' command is executed.
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:22 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:23 INFO  : 'con' command is executed.
17:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:23 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:45:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:45:37 INFO  : Disconnected from the channel tcfchan#59.
17:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:37 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:45:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:45:37 INFO  : 'jtag frequency' command is executed.
17:45:37 INFO  : Context for 'APU' is selected.
17:45:37 INFO  : System reset is completed.
17:45:40 INFO  : 'after 3000' command is executed.
17:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:45:43 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:45:43 INFO  : Context for 'APU' is selected.
17:45:43 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:45:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:43 INFO  : Context for 'APU' is selected.
17:45:43 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:45:50 INFO  : 'ps7_init' command is executed.
17:45:50 INFO  : 'ps7_post_config' command is executed.
17:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:05 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:06 INFO  : 'con' command is executed.
17:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:06 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:48:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:49:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:49:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:49:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:49:48 INFO  : Disconnected from the channel tcfchan#60.
17:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:48 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:49:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:49:48 INFO  : 'jtag frequency' command is executed.
17:49:48 INFO  : Context for 'APU' is selected.
17:49:48 INFO  : System reset is completed.
17:49:51 INFO  : 'after 3000' command is executed.
17:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:49:54 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:49:54 INFO  : Context for 'APU' is selected.
17:49:54 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:54 INFO  : Context for 'APU' is selected.
17:49:54 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:50:01 INFO  : 'ps7_init' command is executed.
17:50:01 INFO  : 'ps7_post_config' command is executed.
17:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:16 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:17 INFO  : 'con' command is executed.
17:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:17 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:56:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:56:37 INFO  : Disconnected from the channel tcfchan#61.
17:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:37 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:56:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:56:37 INFO  : 'jtag frequency' command is executed.
17:56:37 INFO  : Context for 'APU' is selected.
17:56:37 INFO  : System reset is completed.
17:56:40 INFO  : 'after 3000' command is executed.
17:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:56:43 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:56:43 INFO  : Context for 'APU' is selected.
17:56:43 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:56:50 INFO  : 'ps7_init' command is executed.
17:56:50 INFO  : 'ps7_post_config' command is executed.
17:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:06 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:07 INFO  : 'con' command is executed.
17:57:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:07 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
17:57:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:58:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:58:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
17:58:59 INFO  : Disconnected from the channel tcfchan#62.
17:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:59 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
17:58:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
17:58:59 INFO  : 'jtag frequency' command is executed.
17:58:59 INFO  : Context for 'APU' is selected.
17:58:59 INFO  : System reset is completed.
17:59:02 INFO  : 'after 3000' command is executed.
17:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
17:59:05 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
17:59:05 INFO  : Context for 'APU' is selected.
17:59:05 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
17:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:05 INFO  : Context for 'APU' is selected.
17:59:05 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
17:59:11 INFO  : 'ps7_init' command is executed.
17:59:11 INFO  : 'ps7_post_config' command is executed.
17:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:27 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:28 INFO  : 'con' command is executed.
17:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:28 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:02:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:03:45 INFO  : Disconnected from the channel tcfchan#63.
18:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:45 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:03:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:03:46 INFO  : 'jtag frequency' command is executed.
18:03:46 INFO  : Context for 'APU' is selected.
18:03:46 INFO  : System reset is completed.
18:03:46 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:03:49 INFO  : 'after 3000' command is executed.
18:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:03:52 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:03:52 INFO  : Context for 'APU' is selected.
18:03:52 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:52 INFO  : Context for 'APU' is selected.
18:03:52 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:03:59 INFO  : 'ps7_init' command is executed.
18:03:59 INFO  : 'ps7_post_config' command is executed.
18:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:15 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:16 INFO  : 'con' command is executed.
18:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:16 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:09:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:10:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:12:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:12:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:12:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:12:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:12:34 INFO  : Disconnected from the channel tcfchan#64.
18:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:34 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:12:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:12:34 INFO  : 'jtag frequency' command is executed.
18:12:34 INFO  : Context for 'APU' is selected.
18:12:34 INFO  : System reset is completed.
18:12:37 INFO  : 'after 3000' command is executed.
18:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:12:40 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:12:40 INFO  : Context for 'APU' is selected.
18:12:40 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:40 INFO  : Context for 'APU' is selected.
18:12:40 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:12:46 INFO  : 'ps7_init' command is executed.
18:12:46 INFO  : 'ps7_post_config' command is executed.
18:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:48 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:49 INFO  : 'con' command is executed.
18:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:49 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:20:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:20:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:23:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:24:06 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:24:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:24:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:24:37 INFO  : Disconnected from the channel tcfchan#65.
18:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:37 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:24:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:24:37 INFO  : 'jtag frequency' command is executed.
18:24:37 INFO  : Context for 'APU' is selected.
18:24:38 INFO  : System reset is completed.
18:24:41 INFO  : 'after 3000' command is executed.
18:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:24:44 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:24:44 INFO  : Context for 'APU' is selected.
18:24:44 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:44 INFO  : Context for 'APU' is selected.
18:24:44 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:24:50 INFO  : 'ps7_init' command is executed.
18:24:50 INFO  : 'ps7_post_config' command is executed.
18:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:06 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:07 INFO  : 'con' command is executed.
18:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:07 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:25:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:25:22 INFO  : Disconnected from the channel tcfchan#66.
18:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:22 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:25:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:25:22 INFO  : 'jtag frequency' command is executed.
18:25:22 INFO  : Context for 'APU' is selected.
18:25:22 INFO  : System reset is completed.
18:25:25 INFO  : 'after 3000' command is executed.
18:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:25:28 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:25:35 INFO  : 'ps7_init' command is executed.
18:25:35 INFO  : 'ps7_post_config' command is executed.
18:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:51 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:51 INFO  : 'con' command is executed.
18:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:28:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:28:03 INFO  : Disconnected from the channel tcfchan#67.
18:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:03 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:28:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:28:03 INFO  : 'jtag frequency' command is executed.
18:28:03 INFO  : Context for 'APU' is selected.
18:28:03 INFO  : System reset is completed.
18:28:06 INFO  : 'after 3000' command is executed.
18:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:28:09 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:28:09 INFO  : Context for 'APU' is selected.
18:28:09 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:10 INFO  : Context for 'APU' is selected.
18:28:10 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:28:16 INFO  : 'ps7_init' command is executed.
18:28:16 INFO  : 'ps7_post_config' command is executed.
18:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:32 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:33 INFO  : 'con' command is executed.
18:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:33 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:29:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:29:44 INFO  : Disconnected from the channel tcfchan#68.
18:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:44 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:29:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:29:44 INFO  : 'jtag frequency' command is executed.
18:29:44 INFO  : Context for 'APU' is selected.
18:29:44 INFO  : System reset is completed.
18:29:47 INFO  : 'after 3000' command is executed.
18:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:29:50 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:29:50 INFO  : Context for 'APU' is selected.
18:29:50 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:50 INFO  : Context for 'APU' is selected.
18:29:50 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:29:57 INFO  : 'ps7_init' command is executed.
18:29:57 INFO  : 'ps7_post_config' command is executed.
18:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:13 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:14 INFO  : 'con' command is executed.
18:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:14 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:30:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:30:56 INFO  : Disconnected from the channel tcfchan#69.
18:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:56 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:30:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:30:56 INFO  : 'jtag frequency' command is executed.
18:30:56 INFO  : Context for 'APU' is selected.
18:30:56 INFO  : System reset is completed.
18:30:59 INFO  : 'after 3000' command is executed.
18:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:31:02 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:31:02 INFO  : Context for 'APU' is selected.
18:31:02 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:02 INFO  : Context for 'APU' is selected.
18:31:02 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:31:09 INFO  : 'ps7_init' command is executed.
18:31:09 INFO  : 'ps7_post_config' command is executed.
18:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:25 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:26 INFO  : 'con' command is executed.
18:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:26 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:35:21 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:35:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:35:33 INFO  : Disconnected from the channel tcfchan#70.
18:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:35 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:35:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:35:35 INFO  : 'jtag frequency' command is executed.
18:35:35 INFO  : Context for 'APU' is selected.
18:35:35 INFO  : System reset is completed.
18:35:38 INFO  : 'after 3000' command is executed.
18:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:35:41 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:35:41 INFO  : Context for 'APU' is selected.
18:35:41 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:41 INFO  : Context for 'APU' is selected.
18:35:41 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:35:47 INFO  : 'ps7_init' command is executed.
18:35:48 INFO  : 'ps7_post_config' command is executed.
18:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:03 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:04 INFO  : 'con' command is executed.
18:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:04 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:43:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:43:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:43:39 INFO  : Disconnected from the channel tcfchan#71.
18:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:39 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:43:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:43:39 INFO  : 'jtag frequency' command is executed.
18:43:39 INFO  : Context for 'APU' is selected.
18:43:39 INFO  : System reset is completed.
18:43:42 INFO  : 'after 3000' command is executed.
18:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:43:45 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:43:45 INFO  : Context for 'APU' is selected.
18:43:45 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:45 INFO  : Context for 'APU' is selected.
18:43:45 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:43:51 INFO  : 'ps7_init' command is executed.
18:43:52 INFO  : 'ps7_post_config' command is executed.
18:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:08 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:09 INFO  : 'con' command is executed.
18:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:09 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:44:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:44:45 INFO  : Disconnected from the channel tcfchan#72.
18:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:45 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:44:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:44:45 INFO  : 'jtag frequency' command is executed.
18:44:45 INFO  : Context for 'APU' is selected.
18:44:46 INFO  : System reset is completed.
18:44:49 INFO  : 'after 3000' command is executed.
18:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:44:52 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:44:52 INFO  : Context for 'APU' is selected.
18:44:52 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:52 INFO  : Context for 'APU' is selected.
18:44:52 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:44:58 INFO  : 'ps7_init' command is executed.
18:44:58 INFO  : 'ps7_post_config' command is executed.
18:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:15 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:16 INFO  : 'con' command is executed.
18:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:16 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:46:09 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:46:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:47:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:47:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:48:02 INFO  : Disconnected from the channel tcfchan#73.
18:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:02 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:48:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:48:02 INFO  : 'jtag frequency' command is executed.
18:48:02 INFO  : Context for 'APU' is selected.
18:48:02 INFO  : System reset is completed.
18:48:05 INFO  : 'after 3000' command is executed.
18:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:48:08 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:48:08 INFO  : Context for 'APU' is selected.
18:48:08 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:08 INFO  : Context for 'APU' is selected.
18:48:08 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:48:15 INFO  : 'ps7_init' command is executed.
18:48:15 INFO  : 'ps7_post_config' command is executed.
18:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:32 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:33 INFO  : 'con' command is executed.
18:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:33 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:49:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:49:13 INFO  : Disconnected from the channel tcfchan#74.
18:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:14 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:49:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:49:14 INFO  : 'jtag frequency' command is executed.
18:49:14 INFO  : Context for 'APU' is selected.
18:49:14 INFO  : System reset is completed.
18:49:17 INFO  : 'after 3000' command is executed.
18:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:49:20 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:49:20 INFO  : Context for 'APU' is selected.
18:49:20 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:20 INFO  : Context for 'APU' is selected.
18:49:20 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:49:27 INFO  : 'ps7_init' command is executed.
18:49:27 INFO  : 'ps7_post_config' command is executed.
18:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:43 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:44 INFO  : 'con' command is executed.
18:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:44 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:51:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:51:13 INFO  : Disconnected from the channel tcfchan#75.
18:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:13 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:51:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:51:14 INFO  : 'jtag frequency' command is executed.
18:51:14 INFO  : Context for 'APU' is selected.
18:51:14 INFO  : System reset is completed.
18:51:17 INFO  : 'after 3000' command is executed.
18:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:51:20 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:51:20 INFO  : Context for 'APU' is selected.
18:51:20 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:20 INFO  : Context for 'APU' is selected.
18:51:20 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:51:26 INFO  : 'ps7_init' command is executed.
18:51:26 INFO  : 'ps7_post_config' command is executed.
18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:43 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:44 INFO  : 'con' command is executed.
18:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:44 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:52:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:52:19 INFO  : Disconnected from the channel tcfchan#76.
18:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:19 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:52:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:52:19 INFO  : 'jtag frequency' command is executed.
18:52:19 INFO  : Context for 'APU' is selected.
18:52:19 INFO  : System reset is completed.
18:52:22 INFO  : 'after 3000' command is executed.
18:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:52:25 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:52:25 INFO  : Context for 'APU' is selected.
18:52:25 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:25 INFO  : Context for 'APU' is selected.
18:52:25 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:52:32 INFO  : 'ps7_init' command is executed.
18:52:32 INFO  : 'ps7_post_config' command is executed.
18:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:48 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:50 INFO  : 'con' command is executed.
18:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:50 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:53:05 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:53:09 INFO  : Disconnected from the channel tcfchan#77.
18:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:09 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:53:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:53:09 INFO  : 'jtag frequency' command is executed.
18:53:09 INFO  : Context for 'APU' is selected.
18:53:10 INFO  : System reset is completed.
18:53:13 INFO  : 'after 3000' command is executed.
18:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:53:16 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:53:16 INFO  : Context for 'APU' is selected.
18:53:16 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:16 INFO  : Context for 'APU' is selected.
18:53:16 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:53:22 INFO  : 'ps7_init' command is executed.
18:53:22 INFO  : 'ps7_post_config' command is executed.
18:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:39 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:41 INFO  : 'con' command is executed.
18:53:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:41 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:55:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:55:19 INFO  : Disconnected from the channel tcfchan#78.
18:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:20 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:55:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:55:21 INFO  : 'jtag frequency' command is executed.
18:55:21 INFO  : Context for 'APU' is selected.
18:55:21 INFO  : System reset is completed.
18:55:24 INFO  : 'after 3000' command is executed.
18:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:55:27 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:55:27 INFO  : Context for 'APU' is selected.
18:55:27 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:27 INFO  : Context for 'APU' is selected.
18:55:27 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:55:33 INFO  : 'ps7_init' command is executed.
18:55:33 INFO  : 'ps7_post_config' command is executed.
18:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:50 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:51 INFO  : 'con' command is executed.
18:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:51 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:56:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:56:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:57:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:57:55 INFO  : Disconnected from the channel tcfchan#79.
18:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:55 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:57:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:57:55 INFO  : 'jtag frequency' command is executed.
18:57:55 INFO  : Context for 'APU' is selected.
18:57:55 INFO  : System reset is completed.
18:57:58 INFO  : 'after 3000' command is executed.
18:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:58:01 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:58:01 INFO  : Context for 'APU' is selected.
18:58:01 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:58:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:01 INFO  : Context for 'APU' is selected.
18:58:01 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:58:08 INFO  : 'ps7_init' command is executed.
18:58:08 INFO  : 'ps7_post_config' command is executed.
18:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:26 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:27 INFO  : 'con' command is executed.
18:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:27 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
18:59:15 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
18:59:38 INFO  : Disconnected from the channel tcfchan#80.
18:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:38 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
18:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:59:38 INFO  : 'jtag frequency' command is executed.
18:59:38 INFO  : Context for 'APU' is selected.
18:59:38 INFO  : System reset is completed.
18:59:41 INFO  : 'after 3000' command is executed.
18:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:59:44 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
18:59:44 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
18:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:44 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
18:59:51 INFO  : 'ps7_init' command is executed.
18:59:51 INFO  : 'ps7_post_config' command is executed.
18:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:08 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:09 INFO  : 'con' command is executed.
19:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:09 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:01:01 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:01:12 INFO  : Disconnected from the channel tcfchan#81.
19:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:12 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:01:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:01:12 INFO  : 'jtag frequency' command is executed.
19:01:12 INFO  : Context for 'APU' is selected.
19:01:12 INFO  : System reset is completed.
19:01:15 INFO  : 'after 3000' command is executed.
19:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:01:18 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:01:18 INFO  : Context for 'APU' is selected.
19:01:18 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:18 INFO  : Context for 'APU' is selected.
19:01:18 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:01:25 INFO  : 'ps7_init' command is executed.
19:01:25 INFO  : 'ps7_post_config' command is executed.
19:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:42 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:43 INFO  : 'con' command is executed.
19:01:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:43 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:04:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:04:42 INFO  : Disconnected from the channel tcfchan#82.
19:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:43 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:04:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:04:43 INFO  : 'jtag frequency' command is executed.
19:04:43 INFO  : Context for 'APU' is selected.
19:04:43 INFO  : System reset is completed.
19:04:46 INFO  : 'after 3000' command is executed.
19:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:04:49 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:04:49 INFO  : Context for 'APU' is selected.
19:04:49 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:49 INFO  : Context for 'APU' is selected.
19:04:49 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:04:56 INFO  : 'ps7_init' command is executed.
19:04:56 INFO  : 'ps7_post_config' command is executed.
19:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:14 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:14 INFO  : 'con' command is executed.
19:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:14 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:06:09 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:06:11 INFO  : Disconnected from the channel tcfchan#83.
19:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:11 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:06:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:06:12 INFO  : 'jtag frequency' command is executed.
19:06:12 INFO  : Context for 'APU' is selected.
19:06:12 INFO  : System reset is completed.
19:06:15 INFO  : 'after 3000' command is executed.
19:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:06:18 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:06:18 INFO  : Context for 'APU' is selected.
19:06:18 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:18 INFO  : Context for 'APU' is selected.
19:06:18 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:06:25 INFO  : 'ps7_init' command is executed.
19:06:25 INFO  : 'ps7_post_config' command is executed.
19:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:42 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:43 INFO  : 'con' command is executed.
19:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:43 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:08:26 INFO  : Disconnected from the channel tcfchan#84.
19:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:26 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:08:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:08:27 INFO  : 'jtag frequency' command is executed.
19:08:27 INFO  : Context for 'APU' is selected.
19:08:27 INFO  : System reset is completed.
19:08:30 INFO  : 'after 3000' command is executed.
19:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:08:33 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:08:33 INFO  : Context for 'APU' is selected.
19:08:33 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:33 INFO  : Context for 'APU' is selected.
19:08:33 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:08:40 INFO  : 'ps7_init' command is executed.
19:08:40 INFO  : 'ps7_post_config' command is executed.
19:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:57 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:58 INFO  : 'con' command is executed.
19:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:58 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:32:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:33:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:33:06 INFO  : Disconnected from the channel tcfchan#85.
19:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:07 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:33:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:33:07 INFO  : 'jtag frequency' command is executed.
19:33:07 INFO  : Context for 'APU' is selected.
19:33:07 INFO  : System reset is completed.
19:33:10 INFO  : 'after 3000' command is executed.
19:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:33:13 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:33:13 INFO  : Context for 'APU' is selected.
19:33:13 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:13 INFO  : Context for 'APU' is selected.
19:33:13 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:33:20 INFO  : 'ps7_init' command is executed.
19:33:20 INFO  : 'ps7_post_config' command is executed.
19:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:37 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:38 INFO  : 'con' command is executed.
19:33:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:38 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:34:05 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:34:19 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:34:38 INFO  : Disconnected from the channel tcfchan#86.
19:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:38 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:34:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:34:38 INFO  : 'jtag frequency' command is executed.
19:34:38 INFO  : Context for 'APU' is selected.
19:34:38 INFO  : System reset is completed.
19:34:41 INFO  : 'after 3000' command is executed.
19:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:34:44 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:34:44 INFO  : Context for 'APU' is selected.
19:34:44 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:44 INFO  : Context for 'APU' is selected.
19:34:44 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:34:51 INFO  : 'ps7_init' command is executed.
19:34:51 INFO  : 'ps7_post_config' command is executed.
19:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:08 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:09 INFO  : 'con' command is executed.
19:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:09 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:36:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:36:23 INFO  : Disconnected from the channel tcfchan#87.
19:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:23 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:36:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:36:23 INFO  : 'jtag frequency' command is executed.
19:36:23 INFO  : Context for 'APU' is selected.
19:36:23 INFO  : System reset is completed.
19:36:26 INFO  : 'after 3000' command is executed.
19:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:36:29 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:36:29 INFO  : Context for 'APU' is selected.
19:36:29 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:36:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:30 INFO  : Context for 'APU' is selected.
19:36:30 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:36:36 INFO  : 'ps7_init' command is executed.
19:36:36 INFO  : 'ps7_post_config' command is executed.
19:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:53 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:54 INFO  : 'con' command is executed.
19:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:54 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:37:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:37:27 INFO  : Disconnected from the channel tcfchan#88.
19:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:27 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:37:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:37:27 INFO  : 'jtag frequency' command is executed.
19:37:27 INFO  : Context for 'APU' is selected.
19:37:27 INFO  : System reset is completed.
19:37:30 INFO  : 'after 3000' command is executed.
19:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:37:33 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:37:33 INFO  : Context for 'APU' is selected.
19:37:33 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:33 INFO  : Context for 'APU' is selected.
19:37:33 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:37:40 INFO  : 'ps7_init' command is executed.
19:37:40 INFO  : 'ps7_post_config' command is executed.
19:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:58 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:59 INFO  : 'con' command is executed.
19:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:59 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:38:06 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:38:09 INFO  : Disconnected from the channel tcfchan#89.
19:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:10 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:38:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:38:10 INFO  : 'jtag frequency' command is executed.
19:38:10 INFO  : Context for 'APU' is selected.
19:38:10 INFO  : System reset is completed.
19:38:13 INFO  : 'after 3000' command is executed.
19:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:38:16 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:38:16 INFO  : Context for 'APU' is selected.
19:38:16 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:16 INFO  : Context for 'APU' is selected.
19:38:16 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:38:22 INFO  : 'ps7_init' command is executed.
19:38:23 INFO  : 'ps7_post_config' command is executed.
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:40 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:41 INFO  : 'con' command is executed.
19:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:41 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:40:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:40:18 INFO  : Disconnected from the channel tcfchan#90.
19:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:18 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:40:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:40:18 INFO  : 'jtag frequency' command is executed.
19:40:18 INFO  : Context for 'APU' is selected.
19:40:19 INFO  : System reset is completed.
19:40:22 INFO  : 'after 3000' command is executed.
19:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:40:25 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:40:25 INFO  : Context for 'APU' is selected.
19:40:25 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:25 INFO  : Context for 'APU' is selected.
19:40:25 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:40:32 INFO  : 'ps7_init' command is executed.
19:40:32 INFO  : 'ps7_post_config' command is executed.
19:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:49 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:50 INFO  : 'con' command is executed.
19:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:50 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:41:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:41:17 INFO  : Disconnected from the channel tcfchan#91.
19:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:17 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:41:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:41:18 INFO  : 'jtag frequency' command is executed.
19:41:18 INFO  : Context for 'APU' is selected.
19:41:18 INFO  : System reset is completed.
19:41:21 INFO  : 'after 3000' command is executed.
19:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:41:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:41:24 INFO  : Context for 'APU' is selected.
19:41:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:24 INFO  : Context for 'APU' is selected.
19:41:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:41:30 INFO  : 'ps7_init' command is executed.
19:41:30 INFO  : 'ps7_post_config' command is executed.
19:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:48 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:49 INFO  : 'con' command is executed.
19:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:49 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:42:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:43:07 INFO  : Disconnected from the channel tcfchan#92.
19:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:07 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:43:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:43:08 INFO  : 'jtag frequency' command is executed.
19:43:08 INFO  : Context for 'APU' is selected.
19:43:08 INFO  : System reset is completed.
19:43:11 INFO  : 'after 3000' command is executed.
19:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:43:14 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:43:14 INFO  : Context for 'APU' is selected.
19:43:14 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:14 INFO  : Context for 'APU' is selected.
19:43:14 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:43:20 INFO  : 'ps7_init' command is executed.
19:43:21 INFO  : 'ps7_post_config' command is executed.
19:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:38 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:38 INFO  : 'con' command is executed.
19:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:38 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:46:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:46:51 INFO  : Disconnected from the channel tcfchan#93.
19:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:51 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:46:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:46:51 INFO  : 'jtag frequency' command is executed.
19:46:51 INFO  : Context for 'APU' is selected.
19:46:51 INFO  : System reset is completed.
19:46:54 INFO  : 'after 3000' command is executed.
19:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:46:57 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:46:57 INFO  : Context for 'APU' is selected.
19:46:57 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:57 INFO  : Context for 'APU' is selected.
19:46:57 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:47:04 INFO  : 'ps7_init' command is executed.
19:47:04 INFO  : 'ps7_post_config' command is executed.
19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:21 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:22 INFO  : 'con' command is executed.
19:47:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:22 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
19:47:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
19:47:55 INFO  : Disconnected from the channel tcfchan#94.
19:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:56 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
19:47:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:47:56 INFO  : 'jtag frequency' command is executed.
19:47:56 INFO  : Context for 'APU' is selected.
19:47:56 INFO  : System reset is completed.
19:47:59 INFO  : 'after 3000' command is executed.
19:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:48:02 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
19:48:02 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
19:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:02 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
19:48:08 INFO  : 'ps7_init' command is executed.
19:48:09 INFO  : 'ps7_post_config' command is executed.
19:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:26 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:27 INFO  : 'con' command is executed.
19:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:27 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:13:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:13:33 INFO  : Disconnected from the channel tcfchan#95.
20:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:33 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:13:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:13:33 INFO  : 'jtag frequency' command is executed.
20:13:33 INFO  : Context for 'APU' is selected.
20:13:33 INFO  : System reset is completed.
20:13:36 INFO  : 'after 3000' command is executed.
20:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:13:39 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:13:39 INFO  : Context for 'APU' is selected.
20:13:39 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:39 INFO  : Context for 'APU' is selected.
20:13:39 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:13:46 INFO  : 'ps7_init' command is executed.
20:13:46 INFO  : 'ps7_post_config' command is executed.
20:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:03 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:04 INFO  : 'con' command is executed.
20:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:04 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:14:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:14:16 INFO  : Disconnected from the channel tcfchan#96.
20:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:17 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:14:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:14:17 INFO  : 'jtag frequency' command is executed.
20:14:17 INFO  : Context for 'APU' is selected.
20:14:17 INFO  : System reset is completed.
20:14:20 INFO  : 'after 3000' command is executed.
20:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:14:23 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:14:23 INFO  : Context for 'APU' is selected.
20:14:23 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:23 INFO  : Context for 'APU' is selected.
20:14:23 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:14:29 INFO  : 'ps7_init' command is executed.
20:14:29 INFO  : 'ps7_post_config' command is executed.
20:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:46 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:48 INFO  : 'con' command is executed.
20:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:48 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:15:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:16:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:16:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:16:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:17:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:18:07 INFO  : Disconnected from the channel tcfchan#97.
20:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:07 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:18:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:18:08 INFO  : 'jtag frequency' command is executed.
20:18:08 INFO  : Context for 'APU' is selected.
20:18:08 INFO  : System reset is completed.
20:18:11 INFO  : 'after 3000' command is executed.
20:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:18:14 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:18:14 INFO  : Context for 'APU' is selected.
20:18:14 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:14 INFO  : Context for 'APU' is selected.
20:18:14 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:18:20 INFO  : 'ps7_init' command is executed.
20:18:20 INFO  : 'ps7_post_config' command is executed.
20:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:37 INFO  : 'con' command is executed.
20:18:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:37 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:20:08 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:20:28 INFO  : Disconnected from the channel tcfchan#98.
20:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:28 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:20:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:20:28 INFO  : 'jtag frequency' command is executed.
20:20:28 INFO  : Context for 'APU' is selected.
20:20:28 INFO  : System reset is completed.
20:20:31 INFO  : 'after 3000' command is executed.
20:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:20:34 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:20:34 INFO  : Context for 'APU' is selected.
20:20:34 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:34 INFO  : Context for 'APU' is selected.
20:20:34 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:20:40 INFO  : 'ps7_init' command is executed.
20:20:40 INFO  : 'ps7_post_config' command is executed.
20:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:57 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:58 INFO  : 'con' command is executed.
20:20:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:58 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:21:21 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:21:37 INFO  : Disconnected from the channel tcfchan#99.
20:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:37 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:21:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:21:38 INFO  : 'jtag frequency' command is executed.
20:21:38 INFO  : Context for 'APU' is selected.
20:21:38 INFO  : System reset is completed.
20:21:41 INFO  : 'after 3000' command is executed.
20:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:21:44 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:21:44 INFO  : Context for 'APU' is selected.
20:21:44 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:44 INFO  : Context for 'APU' is selected.
20:21:44 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:21:50 INFO  : 'ps7_init' command is executed.
20:21:50 INFO  : 'ps7_post_config' command is executed.
20:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:06 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:07 INFO  : 'con' command is executed.
20:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:07 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:22:18 INFO  : Disconnected from the channel tcfchan#100.
20:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:18 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:22:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:22:18 INFO  : 'jtag frequency' command is executed.
20:22:18 INFO  : Context for 'APU' is selected.
20:22:18 INFO  : System reset is completed.
20:22:21 INFO  : 'after 3000' command is executed.
20:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:22:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:22:24 INFO  : Context for 'APU' is selected.
20:22:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:24 INFO  : Context for 'APU' is selected.
20:22:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:22:31 INFO  : 'ps7_init' command is executed.
20:22:31 INFO  : 'ps7_post_config' command is executed.
20:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:47 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:48 INFO  : 'con' command is executed.
20:22:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:48 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:23:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:24:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:24:36 INFO  : Disconnected from the channel tcfchan#101.
20:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:36 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:24:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:24:37 INFO  : 'jtag frequency' command is executed.
20:24:37 INFO  : Context for 'APU' is selected.
20:24:37 INFO  : System reset is completed.
20:24:40 INFO  : 'after 3000' command is executed.
20:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:24:43 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:24:43 INFO  : Context for 'APU' is selected.
20:24:43 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:43 INFO  : Context for 'APU' is selected.
20:24:43 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:24:49 INFO  : 'ps7_init' command is executed.
20:24:50 INFO  : 'ps7_post_config' command is executed.
20:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:06 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:07 INFO  : 'con' command is executed.
20:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:07 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:25:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:26:02 INFO  : Disconnected from the channel tcfchan#102.
20:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:02 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:26:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:26:02 INFO  : 'jtag frequency' command is executed.
20:26:02 INFO  : Context for 'APU' is selected.
20:26:02 INFO  : System reset is completed.
20:26:05 INFO  : 'after 3000' command is executed.
20:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:26:08 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:26:08 INFO  : Context for 'APU' is selected.
20:26:08 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:08 INFO  : Context for 'APU' is selected.
20:26:08 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:26:15 INFO  : 'ps7_init' command is executed.
20:26:15 INFO  : 'ps7_post_config' command is executed.
20:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:31 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:32 INFO  : 'con' command is executed.
20:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:32 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:27:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:27:35 INFO  : Disconnected from the channel tcfchan#103.
20:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:35 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:27:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:27:35 INFO  : 'jtag frequency' command is executed.
20:27:35 INFO  : Context for 'APU' is selected.
20:27:36 INFO  : System reset is completed.
20:27:39 INFO  : 'after 3000' command is executed.
20:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:27:42 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:27:42 INFO  : Context for 'APU' is selected.
20:27:42 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:42 INFO  : Context for 'APU' is selected.
20:27:42 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:27:49 INFO  : 'ps7_init' command is executed.
20:27:49 INFO  : 'ps7_post_config' command is executed.
20:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:05 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:06 INFO  : 'con' command is executed.
20:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:06 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:28:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:28:26 INFO  : Disconnected from the channel tcfchan#104.
20:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:27 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:28:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:28:27 INFO  : 'jtag frequency' command is executed.
20:28:27 INFO  : Context for 'APU' is selected.
20:28:27 INFO  : System reset is completed.
20:28:30 INFO  : 'after 3000' command is executed.
20:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:28:33 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:28:33 INFO  : Context for 'APU' is selected.
20:28:33 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:33 INFO  : Context for 'APU' is selected.
20:28:33 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:28:40 INFO  : 'ps7_init' command is executed.
20:28:40 INFO  : 'ps7_post_config' command is executed.
20:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:56 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:57 INFO  : 'con' command is executed.
20:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:57 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:31:27 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:31:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:32:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:32:32 INFO  : Disconnected from the channel tcfchan#105.
20:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:32 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:32:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:32:33 INFO  : 'jtag frequency' command is executed.
20:32:33 INFO  : Context for 'APU' is selected.
20:32:33 INFO  : System reset is completed.
20:32:36 INFO  : 'after 3000' command is executed.
20:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:32:39 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:32:39 INFO  : Context for 'APU' is selected.
20:32:39 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:39 INFO  : Context for 'APU' is selected.
20:32:39 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:32:45 INFO  : 'ps7_init' command is executed.
20:32:45 INFO  : 'ps7_post_config' command is executed.
20:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:01 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:03 INFO  : 'con' command is executed.
20:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:03 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:34:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:34:59 INFO  : Disconnected from the channel tcfchan#106.
20:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:59 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:34:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:34:59 INFO  : 'jtag frequency' command is executed.
20:34:59 INFO  : Context for 'APU' is selected.
20:34:59 INFO  : System reset is completed.
20:35:02 INFO  : 'after 3000' command is executed.
20:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:35:05 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:35:06 INFO  : Context for 'APU' is selected.
20:35:06 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:06 INFO  : Context for 'APU' is selected.
20:35:06 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:35:12 INFO  : 'ps7_init' command is executed.
20:35:12 INFO  : 'ps7_post_config' command is executed.
20:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:28 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:29 INFO  : 'con' command is executed.
20:35:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:35:29 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
20:36:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
20:38:02 INFO  : Disconnected from the channel tcfchan#107.
20:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:03 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
20:38:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:38:03 INFO  : 'jtag frequency' command is executed.
20:38:03 INFO  : Context for 'APU' is selected.
20:38:03 INFO  : System reset is completed.
20:38:06 INFO  : 'after 3000' command is executed.
20:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:38:09 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
20:38:09 INFO  : Context for 'APU' is selected.
20:38:09 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
20:38:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:09 INFO  : Context for 'APU' is selected.
20:38:09 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
20:38:16 INFO  : 'ps7_init' command is executed.
20:38:16 INFO  : 'ps7_post_config' command is executed.
20:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:32 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:33 INFO  : 'con' command is executed.
20:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:33 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
01:59:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:59:33 INFO  : Disconnected from the channel tcfchan#108.
01:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:33 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
01:59:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
01:59:33 INFO  : 'jtag frequency' command is executed.
01:59:33 INFO  : Context for 'APU' is selected.
01:59:33 INFO  : System reset is completed.
01:59:36 INFO  : 'after 3000' command is executed.
01:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
01:59:39 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
01:59:39 INFO  : Context for 'APU' is selected.
01:59:39 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
01:59:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:39 INFO  : Context for 'APU' is selected.
01:59:39 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
01:59:45 INFO  : 'ps7_init' command is executed.
01:59:46 INFO  : 'ps7_post_config' command is executed.
01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:01 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : 'con' command is executed.
01:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:00:02 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
01:20:39 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:20:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:21:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:21:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:28:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:28:47 INFO  : Disconnected from the channel tcfchan#109.
01:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:48 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
01:28:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
01:28:48 INFO  : 'jtag frequency' command is executed.
01:28:48 INFO  : Context for 'APU' is selected.
01:28:48 INFO  : System reset is completed.
01:28:51 INFO  : 'after 3000' command is executed.
01:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
01:28:54 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
01:28:54 INFO  : Context for 'APU' is selected.
01:28:54 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
01:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:54 INFO  : Context for 'APU' is selected.
01:28:54 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
01:29:00 INFO  : 'ps7_init' command is executed.
01:29:00 INFO  : 'ps7_post_config' command is executed.
01:29:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:05 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:05 INFO  : 'con' command is executed.
01:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:29:05 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
01:34:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:34:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:35:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:35:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:35:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:35:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
01:59:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:00:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:05:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:05:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:06:39 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:08:47 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:08:50 INFO  : Disconnected from the channel tcfchan#110.
02:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:51 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:08:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:08:51 INFO  : 'jtag frequency' command is executed.
02:08:51 INFO  : Context for 'APU' is selected.
02:08:51 INFO  : System reset is completed.
02:08:54 INFO  : 'after 3000' command is executed.
02:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:08:57 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:08:57 INFO  : Context for 'APU' is selected.
02:08:57 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:57 INFO  : Context for 'APU' is selected.
02:08:57 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:09:02 INFO  : 'ps7_init' command is executed.
02:09:03 INFO  : 'ps7_post_config' command is executed.
02:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:18 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:19 INFO  : 'con' command is executed.
02:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:09:19 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:10:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:10:38 INFO  : Disconnected from the channel tcfchan#111.
02:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:38 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:10:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:10:39 INFO  : 'jtag frequency' command is executed.
02:10:39 INFO  : Context for 'APU' is selected.
02:10:39 INFO  : System reset is completed.
02:10:42 INFO  : 'after 3000' command is executed.
02:10:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:10:45 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:10:45 INFO  : Context for 'APU' is selected.
02:10:45 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:45 INFO  : Context for 'APU' is selected.
02:10:45 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:10:51 INFO  : 'ps7_init' command is executed.
02:10:51 INFO  : 'ps7_post_config' command is executed.
02:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:07 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:08 INFO  : 'con' command is executed.
02:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:11:08 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:13:27 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:13:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:13:38 INFO  : Disconnected from the channel tcfchan#112.
02:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:38 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:13:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:13:38 INFO  : 'jtag frequency' command is executed.
02:13:38 INFO  : Context for 'APU' is selected.
02:13:38 INFO  : System reset is completed.
02:13:41 INFO  : 'after 3000' command is executed.
02:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:13:44 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:13:44 INFO  : Context for 'APU' is selected.
02:13:44 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:13:44 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:44 INFO  : Context for 'APU' is selected.
02:13:44 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:13:51 INFO  : 'ps7_init' command is executed.
02:13:51 INFO  : 'ps7_post_config' command is executed.
02:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:07 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:08 INFO  : 'con' command is executed.
02:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:14:08 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:21:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:22:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:22:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:23:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:24:00 INFO  : Disconnected from the channel tcfchan#113.
02:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:00 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:24:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:24:00 INFO  : 'jtag frequency' command is executed.
02:24:00 INFO  : Context for 'APU' is selected.
02:24:00 INFO  : System reset is completed.
02:24:03 INFO  : 'after 3000' command is executed.
02:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:24:06 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:24:06 INFO  : Context for 'APU' is selected.
02:24:06 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:06 INFO  : Context for 'APU' is selected.
02:24:06 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:24:12 INFO  : 'ps7_init' command is executed.
02:24:12 INFO  : 'ps7_post_config' command is executed.
02:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:28 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:29 INFO  : 'con' command is executed.
02:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:24:29 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:25:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:25:51 INFO  : Disconnected from the channel tcfchan#114.
02:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:51 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:25:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:25:52 INFO  : 'jtag frequency' command is executed.
02:25:52 INFO  : Context for 'APU' is selected.
02:25:52 INFO  : System reset is completed.
02:25:55 INFO  : 'after 3000' command is executed.
02:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:25:58 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:25:58 INFO  : Context for 'APU' is selected.
02:25:58 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:58 INFO  : Context for 'APU' is selected.
02:25:58 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:26:04 INFO  : 'ps7_init' command is executed.
02:26:04 INFO  : 'ps7_post_config' command is executed.
02:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:20 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:21 INFO  : 'con' command is executed.
02:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:26:21 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:26:39 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:26:41 INFO  : Disconnected from the channel tcfchan#116.
02:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:41 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:26:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:26:41 INFO  : 'jtag frequency' command is executed.
02:26:41 INFO  : Context for 'APU' is selected.
02:26:41 INFO  : System reset is completed.
02:26:44 INFO  : 'after 3000' command is executed.
02:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:26:47 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:26:47 INFO  : Context for 'APU' is selected.
02:26:47 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:47 INFO  : Context for 'APU' is selected.
02:26:47 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:26:54 INFO  : 'ps7_init' command is executed.
02:26:54 INFO  : 'ps7_post_config' command is executed.
02:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:10 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:11 INFO  : 'con' command is executed.
02:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:27:11 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:27:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:27:35 INFO  : Disconnected from the channel tcfchan#117.
02:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:35 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:27:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:27:35 INFO  : 'jtag frequency' command is executed.
02:27:35 INFO  : Context for 'APU' is selected.
02:27:36 INFO  : System reset is completed.
02:27:39 INFO  : 'after 3000' command is executed.
02:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:27:42 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:27:42 INFO  : Context for 'APU' is selected.
02:27:42 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:42 INFO  : Context for 'APU' is selected.
02:27:42 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:27:48 INFO  : 'ps7_init' command is executed.
02:27:48 INFO  : 'ps7_post_config' command is executed.
02:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:59 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:28:04 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:05 INFO  : 'con' command is executed.
02:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:28:05 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:28:07 INFO  : Disconnected from the channel tcfchan#118.
02:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:07 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:28:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:28:07 INFO  : 'jtag frequency' command is executed.
02:28:07 INFO  : Context for 'APU' is selected.
02:28:07 INFO  : System reset is completed.
02:28:10 INFO  : 'after 3000' command is executed.
02:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:28:13 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:28:13 INFO  : Context for 'APU' is selected.
02:28:13 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:13 INFO  : Context for 'APU' is selected.
02:28:13 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:28:19 INFO  : 'ps7_init' command is executed.
02:28:19 INFO  : 'ps7_post_config' command is executed.
02:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:36 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:37 INFO  : 'con' command is executed.
02:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:28:37 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:28:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:29:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:29:30 INFO  : Disconnected from the channel tcfchan#119.
02:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:30 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:29:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:29:30 INFO  : 'jtag frequency' command is executed.
02:29:30 INFO  : Context for 'APU' is selected.
02:29:30 INFO  : System reset is completed.
02:29:33 INFO  : 'after 3000' command is executed.
02:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:29:36 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:29:36 INFO  : Context for 'APU' is selected.
02:29:36 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:36 INFO  : Context for 'APU' is selected.
02:29:36 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:29:42 INFO  : 'ps7_init' command is executed.
02:29:42 INFO  : 'ps7_post_config' command is executed.
02:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:59 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:00 INFO  : 'con' command is executed.
02:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:30:00 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:32:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:33:01 INFO  : Disconnected from the channel tcfchan#120.
02:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:02 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:33:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:33:02 INFO  : 'jtag frequency' command is executed.
02:33:02 INFO  : Context for 'APU' is selected.
02:33:02 INFO  : System reset is completed.
02:33:05 INFO  : 'after 3000' command is executed.
02:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:33:08 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:33:08 INFO  : Context for 'APU' is selected.
02:33:08 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:08 INFO  : Context for 'APU' is selected.
02:33:08 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:33:14 INFO  : 'ps7_init' command is executed.
02:33:14 INFO  : 'ps7_post_config' command is executed.
02:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:30 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:31 INFO  : 'con' command is executed.
02:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:33:31 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:34:14 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:34:18 INFO  : Disconnected from the channel tcfchan#121.
02:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:18 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:34:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:34:18 INFO  : 'jtag frequency' command is executed.
02:34:18 INFO  : Context for 'APU' is selected.
02:34:18 INFO  : System reset is completed.
02:34:21 INFO  : 'after 3000' command is executed.
02:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:34:24 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:34:24 INFO  : Context for 'APU' is selected.
02:34:24 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:24 INFO  : Context for 'APU' is selected.
02:34:24 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:34:30 INFO  : 'ps7_init' command is executed.
02:34:30 INFO  : 'ps7_post_config' command is executed.
02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:46 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:48 INFO  : 'con' command is executed.
02:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:34:48 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:35:38 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:35:41 INFO  : Disconnected from the channel tcfchan#122.
02:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:41 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:35:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:35:41 INFO  : 'jtag frequency' command is executed.
02:35:41 INFO  : Context for 'APU' is selected.
02:35:41 INFO  : System reset is completed.
02:35:44 INFO  : 'after 3000' command is executed.
02:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:35:47 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:35:47 INFO  : Context for 'APU' is selected.
02:35:47 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:47 INFO  : Context for 'APU' is selected.
02:35:47 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:35:53 INFO  : 'ps7_init' command is executed.
02:35:53 INFO  : 'ps7_post_config' command is executed.
02:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:09 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:10 INFO  : 'con' command is executed.
02:36:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:36:10 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:36:51 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:36:55 INFO  : Disconnected from the channel tcfchan#123.
02:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:55 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:36:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:36:55 INFO  : 'jtag frequency' command is executed.
02:36:55 INFO  : Context for 'APU' is selected.
02:36:56 INFO  : System reset is completed.
02:36:59 INFO  : 'after 3000' command is executed.
02:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:37:02 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:37:02 INFO  : Context for 'APU' is selected.
02:37:02 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:37:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:02 INFO  : Context for 'APU' is selected.
02:37:02 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:37:08 INFO  : 'ps7_init' command is executed.
02:37:08 INFO  : 'ps7_post_config' command is executed.
02:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:24 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:25 INFO  : 'con' command is executed.
02:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:37:25 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:47:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:50:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:50:14 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:50:17 INFO  : Disconnected from the channel tcfchan#124.
02:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:17 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:50:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:50:17 INFO  : 'jtag frequency' command is executed.
02:50:17 INFO  : Context for 'APU' is selected.
02:50:17 INFO  : System reset is completed.
02:50:20 INFO  : 'after 3000' command is executed.
02:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:50:23 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:50:23 INFO  : Context for 'APU' is selected.
02:50:23 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:23 INFO  : Context for 'APU' is selected.
02:50:23 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:50:30 INFO  : 'ps7_init' command is executed.
02:50:30 INFO  : 'ps7_post_config' command is executed.
02:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:46 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:47 INFO  : 'con' command is executed.
02:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:50:47 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:51:22 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:51:24 INFO  : Disconnected from the channel tcfchan#125.
02:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:24 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:51:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:51:24 INFO  : 'jtag frequency' command is executed.
02:51:24 INFO  : Context for 'APU' is selected.
02:51:24 INFO  : System reset is completed.
02:51:28 INFO  : 'after 3000' command is executed.
02:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:51:31 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:51:31 INFO  : Context for 'APU' is selected.
02:51:31 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:31 INFO  : Context for 'APU' is selected.
02:51:31 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:51:37 INFO  : 'ps7_init' command is executed.
02:51:37 INFO  : 'ps7_post_config' command is executed.
02:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:53 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:54 INFO  : 'con' command is executed.
02:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:51:54 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:52:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_LCD_cpp'...
02:52:36 INFO  : Disconnected from the channel tcfchan#126.
02:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:36 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:52:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:52:36 INFO  : 'jtag frequency' command is executed.
02:52:36 INFO  : Context for 'APU' is selected.
02:52:36 INFO  : System reset is completed.
02:52:39 INFO  : 'after 3000' command is executed.
02:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:52:42 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:52:42 INFO  : Context for 'APU' is selected.
02:52:42 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:52:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:42 INFO  : Context for 'APU' is selected.
02:52:42 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:52:48 INFO  : 'ps7_init' command is executed.
02:52:48 INFO  : 'ps7_post_config' command is executed.
02:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:04 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:05 INFO  : 'con' command is executed.
02:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:53:05 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
02:53:55 INFO  : Disconnected from the channel tcfchan#127.
02:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:55 WARN  : IDE version '2022.1.2' doesn't match hw_server version '2022.1.0'. Some debug features may not work.
02:53:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
02:53:55 INFO  : 'jtag frequency' command is executed.
02:53:55 INFO  : Context for 'APU' is selected.
02:53:55 INFO  : System reset is completed.
02:53:58 INFO  : 'after 3000' command is executed.
02:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
02:54:01 INFO  : Device configured successfully with "/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit"
02:54:01 INFO  : Context for 'APU' is selected.
02:54:01 INFO  : Hardware design and registers information is loaded from '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa'.
02:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:01 INFO  : Context for 'APU' is selected.
02:54:01 INFO  : Sourcing of '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl' is done.
02:54:07 INFO  : 'ps7_init' command is executed.
02:54:07 INFO  : 'ps7_post_config' command is executed.
02:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:24 INFO  : The application '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/bitstream/Zybo_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD/export/Zybo_LCD/hw/Zybo_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp/Debug/Zybo_LCD_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:25 INFO  : 'con' command is executed.
02:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:54:25 INFO  : Launch script is exported to file '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/Zybo_LCD_cpp_app/_ide/scripts/systemdebugger_zybo_lcd_cpp_app_standalone.tcl'
03:09:12 INFO  : Disconnected from the channel tcfchan#128.
03:21:09 DEBUG : Logs will be stored at '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/IDE.log'.
03:21:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Zybo_LCD/temp_xsdb_launch_script.tcl
03:21:11 INFO  : Registering command handlers for Vitis TCF services
03:21:12 INFO  : Platform repository initialization has completed.
03:21:12 INFO  : XSCT server has started successfully.
03:21:12 INFO  : plnx-install-location is set to ''
03:21:12 INFO  : Successfully done setting XSCT server connection channel  
03:21:12 INFO  : Successfully done query RDI_DATADIR 
03:21:12 INFO  : Successfully done setting workspace for the tool. 
03:22:26 INFO  : Projects exported to '/home/cekp/Desktop/GitHub/SeniorCapstone/VitisPrjs/Exports/Zybo_LCD.ide.zip'
