{
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 28.224,
	"finish__design__instance__count__class:tie_cell": 1,
	"finish__design__instance__area__class:tie_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 28,
	"finish__design__instance__area__class:buffer": 1682.15,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 2283.32,
	"finish__design__instance__count__class:inverter": 30,
	"finish__design__instance__area__class:inverter": 581.414,
	"finish__design__instance__count__class:sequential_cell": 188,
	"finish__design__instance__area__class:sequential_cell": 16776.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 371,
	"finish__design__instance__area__class:multi_input_combinational_cell": 16632.4,
	"finish__design__instance__count": 661,
	"finish__design__instance__area": 37995.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.60266,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.973636,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0382997,
	"finish__power__switching__total": 0.0118962,
	"finish__power__leakage__total": 3.45656e-06,
	"finish__power__total": 0.0501994,
	"finish__design__io": 38,
	"finish__design__die__area": 6.31117e+06,
	"finish__design__core__area": 6.28705e+06,
	"finish__design__instance__count": 7892,
	"finish__design__instance__area": 78812.7,
	"finish__design__instance__count__stdcell": 7892,
	"finish__design__instance__area__stdcell": 78812.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0125357,
	"finish__design__instance__utilization__stdcell": 0.0125357,
	"finish__design__rows": 497,
	"finish__design__rows:GF018hv5v_green_sc9": 497,
	"finish__design__sites": 2227554,
	"finish__design__sites:GF018hv5v_green_sc9": 2227554,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}