;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2017-02-17 20:06:28.152, builtAtMillis: 1487361988152
circuit PC_Stall_Decode : 
  module PC_Stall_Decode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, PC_MUX_sel : UInt<2>}
    
    io is invalid
    io is invalid
    node func3 = bits(io.IR, 14, 12) @[PC_Stall_Decode.scala 16:22]
    node _T_14 = bits(io.IR, 5, 5) @[PC_Stall_Decode.scala 24:24]
    node _T_16 = eq(_T_14, UInt<1>("h00")) @[PC_Stall_Decode.scala 24:18]
    node _T_17 = bits(io.IR, 4, 4) @[PC_Stall_Decode.scala 24:37]
    node _T_19 = eq(_T_17, UInt<1>("h00")) @[PC_Stall_Decode.scala 24:31]
    node _T_20 = and(_T_16, _T_19) @[PC_Stall_Decode.scala 24:28]
    node _T_21 = bits(io.IR, 3, 3) @[PC_Stall_Decode.scala 24:50]
    node _T_23 = eq(_T_21, UInt<1>("h00")) @[PC_Stall_Decode.scala 24:44]
    node Mem_rd = and(_T_20, _T_23) @[PC_Stall_Decode.scala 24:41]
    node _T_24 = bits(io.IR, 6, 6) @[PC_Stall_Decode.scala 25:30]
    node _T_26 = eq(_T_24, UInt<1>("h00")) @[PC_Stall_Decode.scala 25:24]
    node _T_27 = bits(io.IR, 5, 5) @[PC_Stall_Decode.scala 25:42]
    node _T_28 = and(_T_26, _T_27) @[PC_Stall_Decode.scala 25:34]
    node _T_29 = bits(io.IR, 4, 4) @[PC_Stall_Decode.scala 25:55]
    node _T_31 = eq(_T_29, UInt<1>("h00")) @[PC_Stall_Decode.scala 25:49]
    node Mem_wr_valid = and(_T_28, _T_31) @[PC_Stall_Decode.scala 25:46]
    node _T_32 = eq(func3, UInt<3>("h00")) @[PC_Stall_Decode.scala 28:26]
    node _T_34 = eq(io.br_eq, UInt<1>("h01")) @[PC_Stall_Decode.scala 28:53]
    node _T_35 = and(_T_32, _T_34) @[PC_Stall_Decode.scala 28:40]
    node _T_36 = eq(func3, UInt<3>("h01")) @[PC_Stall_Decode.scala 28:78]
    node _T_38 = eq(io.br_eq, UInt<1>("h00")) @[PC_Stall_Decode.scala 28:105]
    node _T_39 = and(_T_36, _T_38) @[PC_Stall_Decode.scala 28:92]
    node _T_40 = or(_T_35, _T_39) @[PC_Stall_Decode.scala 28:68]
    node _T_41 = eq(func3, UInt<3>("h04")) @[PC_Stall_Decode.scala 28:130]
    node _T_43 = eq(io.br_lt, UInt<1>("h01")) @[PC_Stall_Decode.scala 28:157]
    node _T_44 = and(_T_41, _T_43) @[PC_Stall_Decode.scala 28:144]
    node _T_45 = or(_T_40, _T_44) @[PC_Stall_Decode.scala 28:120]
    node _T_46 = eq(func3, UInt<3>("h05")) @[PC_Stall_Decode.scala 28:182]
    node _T_48 = eq(io.br_lt, UInt<1>("h00")) @[PC_Stall_Decode.scala 28:209]
    node _T_49 = and(_T_46, _T_48) @[PC_Stall_Decode.scala 28:196]
    node _T_50 = or(_T_45, _T_49) @[PC_Stall_Decode.scala 28:172]
    node _T_51 = eq(func3, UInt<3>("h06")) @[PC_Stall_Decode.scala 28:234]
    node _T_53 = eq(io.br_ltu, UInt<1>("h01")) @[PC_Stall_Decode.scala 28:263]
    node _T_54 = and(_T_51, _T_53) @[PC_Stall_Decode.scala 28:249]
    node _T_55 = or(_T_50, _T_54) @[PC_Stall_Decode.scala 28:224]
    node _T_56 = eq(func3, UInt<3>("h05")) @[PC_Stall_Decode.scala 28:288]
    node _T_58 = eq(io.br_ltu, UInt<1>("h00")) @[PC_Stall_Decode.scala 28:316]
    node _T_59 = and(_T_56, _T_58) @[PC_Stall_Decode.scala 28:302]
    node branch = or(_T_55, _T_59) @[PC_Stall_Decode.scala 28:278]
    node _T_60 = bits(io.IR, 6, 6) @[PC_Stall_Decode.scala 30:25]
    node _T_61 = bits(io.IR, 2, 2) @[PC_Stall_Decode.scala 30:37]
    node jmp_jalr = and(_T_60, _T_61) @[PC_Stall_Decode.scala 30:29]
    node _T_62 = bits(io.IR, 6, 6) @[PC_Stall_Decode.scala 31:19]
    node _T_63 = bits(io.IR, 4, 4) @[PC_Stall_Decode.scala 31:32]
    node _T_65 = eq(_T_63, UInt<1>("h00")) @[PC_Stall_Decode.scala 31:26]
    node _T_66 = and(_T_62, _T_65) @[PC_Stall_Decode.scala 31:23]
    node _T_67 = bits(io.IR, 2, 2) @[PC_Stall_Decode.scala 31:45]
    node _T_69 = eq(_T_67, UInt<1>("h00")) @[PC_Stall_Decode.scala 31:39]
    node br = and(_T_66, _T_69) @[PC_Stall_Decode.scala 31:36]
    node _T_70 = and(br, branch) @[PC_Stall_Decode.scala 35:26]
    node _T_71 = or(jmp_jalr, _T_70) @[PC_Stall_Decode.scala 35:19]
    when _T_71 : @[PC_Stall_Decode.scala 35:38]
      io.PC_MUX_sel <= UInt<2>("h02") @[PC_Stall_Decode.scala 36:22]
      skip @[PC_Stall_Decode.scala 35:38]
    node _T_74 = eq(_T_71, UInt<1>("h00")) @[PC_Stall_Decode.scala 35:38]
    when _T_74 : @[PC_Stall_Decode.scala 37:17]
      node _T_76 = eq(Mem_rd, UInt<1>("h01")) @[PC_Stall_Decode.scala 38:21]
      node _T_78 = eq(Mem_wr_valid, UInt<1>("h01")) @[PC_Stall_Decode.scala 38:51]
      node _T_79 = or(_T_76, _T_78) @[PC_Stall_Decode.scala 38:35]
      when _T_79 : @[PC_Stall_Decode.scala 38:65]
        node _T_81 = eq(io.DataMem_rdy, UInt<1>("h00")) @[PC_Stall_Decode.scala 39:33]
        when _T_81 : @[PC_Stall_Decode.scala 39:48]
          io.PC_MUX_sel <= UInt<2>("h01") @[PC_Stall_Decode.scala 40:31]
          skip @[PC_Stall_Decode.scala 39:48]
        node _T_84 = eq(io.DataMem_rdy, UInt<1>("h01")) @[PC_Stall_Decode.scala 42:33]
        when _T_84 : @[PC_Stall_Decode.scala 42:48]
          io.PC_MUX_sel <= UInt<2>("h00") @[PC_Stall_Decode.scala 43:31]
          skip @[PC_Stall_Decode.scala 42:48]
        skip @[PC_Stall_Decode.scala 38:65]
      node _T_87 = eq(_T_79, UInt<1>("h00")) @[PC_Stall_Decode.scala 38:65]
      when _T_87 : @[PC_Stall_Decode.scala 45:20]
        io.PC_MUX_sel <= UInt<2>("h00") @[PC_Stall_Decode.scala 46:27]
        skip @[PC_Stall_Decode.scala 45:20]
      skip @[PC_Stall_Decode.scala 37:17]
    
