

================================================================
== Vitis HLS Report for 'read_data_arbiter_512_s'
================================================================
* Date:           Tue Jul 19 06:14:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.877 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      73|    -|
|Register         |        -|     -|    2057|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2057|      99|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_172                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_20_i_nbreadreq_fu_42_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_271_nbreadreq_fu_56_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_70_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          13|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+------+-----------+
    |              Name              | LUT| Input Size| Bits | Total Bits|
    +--------------------------------+----+-----------+------+-----------+
    |ap_done                         |   9|          2|     1|          2|
    |tps_state_V                     |  14|          3|     2|          6|
    |txApp2txEng_data_stream_blk_n   |   9|          2|     1|          2|
    |txBufferReadDataStitched_blk_n  |   9|          2|     1|          2|
    |txEng_isDDRbypass_blk_n         |   9|          2|     1|          2|
    |txEng_tcpPkgBuffer0_blk_n       |   9|          2|     1|          2|
    |txEng_tcpPkgBuffer0_din         |  14|          3|  1024|       3072|
    +--------------------------------+----+-----------+------+-----------+
    |Total                           |  73|         16|  1031|       3088|
    +--------------------------------+----+-----------+------+-----------+

    * Register: 
    +---------------------------------------+------+----+------+-----------+
    |                  Name                 |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                              |     1|   0|     1|          0|
    |ap_done_reg                            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                |     1|   0|     1|          0|
    |tmp_20_i_reg_133                       |     1|   0|     1|          0|
    |tmp_i_271_reg_145                      |     1|   0|     1|          0|
    |tps_state_V                            |     2|   0|     2|          0|
    |tps_state_V_load_reg_129               |     2|   0|     2|          0|
    |txApp2txEng_data_stream_read_reg_137   |  1024|   0|  1024|          0|
    |txBufferReadDataStitched_read_reg_149  |  1024|   0|  1024|          0|
    +---------------------------------------+------+----+------+-----------+
    |Total                                  |  2057|   0|  2057|          0|
    +---------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|txApp2txEng_data_stream_dout      |   in|  1024|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txApp2txEng_data_stream_empty_n   |   in|     1|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txApp2txEng_data_stream_read      |  out|     1|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txBufferReadDataStitched_dout     |   in|  1024|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txBufferReadDataStitched_empty_n  |   in|     1|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txBufferReadDataStitched_read     |  out|     1|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txEng_isDDRbypass_dout            |   in|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_empty_n         |   in|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_read            |  out|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_tcpPkgBuffer0_din           |  out|  1024|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_full_n        |   in|     1|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_write         |  out|     1|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
+----------------------------------+-----+------+------------+--------------------------+--------------+

