Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 28 09:32:04 2018
| Host         : Happy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rgb_timing_summary_routed.rpt -pb rgb_timing_summary_routed.pb -rpx rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_div/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.155        0.000                      0                   73        0.191        0.000                      0                   73        3.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.155        0.000                      0                   73        0.191        0.000                      0                   73        3.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 2.036ns (34.585%)  route 3.851ns (65.415%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.048     6.122    clk_IBUF_BUFG
    SLICE_X112Y117       FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.518     6.640 r  FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.819     7.459    state[1]
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124     7.583 f  cnt_reg[3]_LDC_i_3/O
                         net (fo=8, routed)           0.564     8.147    cnt_reg[3]_LDC_i_3_n_0
    SLICE_X108Y114       LUT3 (Prop_lut3_I1_O)        0.124     8.271 r  cnt_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     8.897    cnt_reg[0]_LDC_i_2_n_0
    SLICE_X108Y114       LDCE (SetClr_ldce_CLR_Q)     0.898     9.795 f  cnt_reg[0]_LDC/Q
                         net (fo=3, routed)           0.828    10.623    cnt_reg[0]_LDC_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I1_O)        0.124    10.747 f  cnt[3]_C_i_2/O
                         net (fo=3, routed)           0.459    11.206    cnt[3]_C_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I3_O)        0.124    11.330 r  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.555    11.885    FSM_sequential_state[1]_i_4_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I5_O)        0.124    12.009 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.009    FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y117       FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.852    13.617    clk_IBUF_BUFG
    SLICE_X112Y117       FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.505    14.122    
                         clock uncertainty           -0.035    14.086    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.077    14.163    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.036ns (34.602%)  route 3.848ns (65.398%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.048     6.122    clk_IBUF_BUFG
    SLICE_X112Y117       FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.518     6.640 r  FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.819     7.459    state[1]
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124     7.583 f  cnt_reg[3]_LDC_i_3/O
                         net (fo=8, routed)           0.564     8.147    cnt_reg[3]_LDC_i_3_n_0
    SLICE_X108Y114       LUT3 (Prop_lut3_I1_O)        0.124     8.271 r  cnt_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.625     8.897    cnt_reg[0]_LDC_i_2_n_0
    SLICE_X108Y114       LDCE (SetClr_ldce_CLR_Q)     0.898     9.795 f  cnt_reg[0]_LDC/Q
                         net (fo=3, routed)           0.828    10.623    cnt_reg[0]_LDC_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I1_O)        0.124    10.747 r  cnt[3]_C_i_2/O
                         net (fo=3, routed)           0.459    11.206    cnt[3]_C_i_2_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I3_O)        0.124    11.330 f  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.552    11.882    FSM_sequential_state[1]_i_4_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I1_O)        0.124    12.006 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.006    FSM_sequential_state[0]_i_1_n_0
    SLICE_X112Y117       FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.852    13.617    clk_IBUF_BUFG
    SLICE_X112Y117       FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.505    14.122    
                         clock uncertainty           -0.035    14.086    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.081    14.167    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.828ns (20.767%)  route 3.159ns (79.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.843    10.110    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X110Y111       FDSE                                         r  clock_div/counter_1HZ_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.857    13.622    clock_div/clk_IBUF_BUFG
    SLICE_X110Y111       FDSE                                         r  clock_div/counter_1HZ_reg[0]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDSE (Setup_fdse_C_S)       -0.429    13.638    clock_div/counter_1HZ_reg[0]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.790%)  route 3.155ns (79.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.838    10.105    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.857    13.622    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[1]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    clock_div/counter_1HZ_reg[1]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.790%)  route 3.155ns (79.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.838    10.105    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.857    13.622    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[2]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    clock_div/counter_1HZ_reg[2]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.790%)  route 3.155ns (79.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.838    10.105    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.857    13.622    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[3]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    clock_div/counter_1HZ_reg[3]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.790%)  route 3.155ns (79.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.838    10.105    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.857    13.622    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[4]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X111Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    clock_div/counter_1HZ_reg[4]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.739    10.006    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.856    13.621    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[5]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDRE (Setup_fdre_C_R)       -0.429    13.637    clock_div/counter_1HZ_reg[5]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.739    10.006    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.856    13.621    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[6]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDRE (Setup_fdre_C_R)       -0.429    13.637    clock_div/counter_1HZ_reg[6]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 clock_div/counter_1HZ_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.828ns (21.323%)  route 3.055ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          2.049     6.123    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.456     6.579 r  clock_div/counter_1HZ_reg[21]/Q
                         net (fo=4, routed)           0.846     7.424    clock_div/counter_1HZ[21]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.124     7.548 f  clock_div/counter_1HZ[26]_i_6/O
                         net (fo=1, routed)           0.667     8.215    clock_div/counter_1HZ[26]_i_6_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  clock_div/counter_1HZ[26]_i_2/O
                         net (fo=1, routed)           0.804     9.143    clock_div/counter_1HZ[26]_i_2_n_0
    SLICE_X112Y115       LUT4 (Prop_lut4_I3_O)        0.124     9.267 r  clock_div/counter_1HZ[26]_i_1/O
                         net (fo=27, routed)          0.739    10.006    clock_div/counter_1HZ[26]_i_1_n_0
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.856    13.621    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[7]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDRE (Setup_fdre_C_R)       -0.429    13.637    clock_div/counter_1HZ_reg[7]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  3.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clock_div/counter_1HZ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.714     1.801    clock_div/clk_IBUF_BUFG
    SLICE_X111Y115       FDRE                                         r  clock_div/counter_1HZ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.141     1.942 f  clock_div/counter_1HZ_reg[17]/Q
                         net (fo=3, routed)           0.109     2.051    clock_div/counter_1HZ[17]
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.045     2.096 r  clock_div/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.096    clock_div/clk_div_i_1_n_0
    SLICE_X110Y115       FDRE                                         r  clock_div/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.988     2.330    clock_div/clk_IBUF_BUFG
    SLICE_X110Y115       FDRE                                         r  clock_div/clk_div_reg/C
                         clock pessimism             -0.517     1.814    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.091     1.905    clock_div/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbn/ss_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbn/ss_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.800    dbn/CLK
    SLICE_X113Y116       FDRE                                         r  dbn/ss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.128     1.928 f  dbn/ss_reg[1]/Q
                         net (fo=2, routed)           0.070     1.998    dbn/ss_reg_n_0_[1]
    SLICE_X113Y116       LUT3 (Prop_lut3_I1_O)        0.099     2.097 r  dbn/ss[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    dbn/ss[0]_i_1_n_0
    SLICE_X113Y116       FDRE                                         r  dbn/ss_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.987     2.329    dbn/CLK
    SLICE_X113Y116       FDRE                                         r  dbn/ss_reg[0]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.091     1.891    dbn/ss_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dbn/FSM_sequential_ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbn/FSM_sequential_ss_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.800    dbn/CLK
    SLICE_X112Y116       FDRE                                         r  dbn/FSM_sequential_ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     1.964 f  dbn/FSM_sequential_ss_reg[0]/Q
                         net (fo=3, routed)           0.137     2.101    dbn/ss__0[0]
    SLICE_X112Y116       LUT3 (Prop_lut3_I2_O)        0.045     2.146 r  dbn/FSM_sequential_ss[0]_i_1/O
                         net (fo=1, routed)           0.000     2.146    dbn/FSM_sequential_ss[0]_i_1_n_0
    SLICE_X112Y116       FDRE                                         r  dbn/FSM_sequential_ss_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.987     2.329    dbn/CLK
    SLICE_X112Y116       FDRE                                         r  dbn/FSM_sequential_ss_reg[0]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.121     1.921    dbn/FSM_sequential_ss_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbn/FSM_sequential_ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbn/FSM_sequential_ss_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.998%)  route 0.139ns (40.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.800    dbn/CLK
    SLICE_X112Y116       FDRE                                         r  dbn/FSM_sequential_ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     1.964 r  dbn/FSM_sequential_ss_reg[0]/Q
                         net (fo=3, routed)           0.139     2.103    dbn/ss__0[0]
    SLICE_X112Y116       LUT3 (Prop_lut3_I0_O)        0.045     2.148 r  dbn/FSM_sequential_ss[1]_i_2/O
                         net (fo=1, routed)           0.000     2.148    dbn/FSM_sequential_ss[1]_i_2_n_0
    SLICE_X112Y116       FDRE                                         r  dbn/FSM_sequential_ss_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.987     2.329    dbn/CLK
    SLICE_X112Y116       FDRE                                         r  dbn/FSM_sequential_ss_reg[1]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.120     1.920    dbn/FSM_sequential_ss_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_div/counter_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.716     1.803    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  clock_div/counter_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.119     2.063    clock_div/counter_1HZ[4]
    SLICE_X111Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.171 r  clock_div/counter_1HZ0_carry/O[3]
                         net (fo=1, routed)           0.000     2.171    clock_div/p_1_in[4]
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.992     2.334    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[4]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105     1.908    clock_div/counter_1HZ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_div/counter_1HZ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.715     1.802    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  clock_div/counter_1HZ_reg[8]/Q
                         net (fo=4, routed)           0.120     2.063    clock_div/counter_1HZ[8]
    SLICE_X111Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.171 r  clock_div/counter_1HZ0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.171    clock_div/p_1_in[8]
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.990     2.332    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[8]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X111Y112       FDRE (Hold_fdre_C_D)         0.105     1.907    clock_div/counter_1HZ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_div/counter_1HZ_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.800    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  clock_div/counter_1HZ_reg[24]/Q
                         net (fo=4, routed)           0.120     2.061    clock_div/counter_1HZ[24]
    SLICE_X111Y116       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.169 r  clock_div/counter_1HZ0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.169    clock_div/p_1_in[24]
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.987     2.329    clock_div/clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  clock_div/counter_1HZ_reg[24]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.105     1.905    clock_div/counter_1HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_div/counter_1HZ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.715     1.802    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  clock_div/counter_1HZ_reg[5]/Q
                         net (fo=2, routed)           0.115     2.058    clock_div/counter_1HZ[5]
    SLICE_X111Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.173 r  clock_div/counter_1HZ0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.173    clock_div/p_1_in[5]
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.990     2.332    clock_div/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  clock_div/counter_1HZ_reg[5]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X111Y112       FDRE (Hold_fdre_C_D)         0.105     1.907    clock_div/counter_1HZ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_div/counter_1HZ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/counter_1HZ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.716     1.803    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  clock_div/counter_1HZ_reg[3]/Q
                         net (fo=2, routed)           0.120     2.064    clock_div/counter_1HZ[3]
    SLICE_X111Y111       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.175 r  clock_div/counter_1HZ0_carry/O[2]
                         net (fo=1, routed)           0.000     2.175    clock_div/p_1_in[3]
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.992     2.334    clock_div/clk_IBUF_BUFG
    SLICE_X111Y111       FDRE                                         r  clock_div/counter_1HZ_reg[3]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.105     1.908    clock_div/counter_1HZ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.712     1.799    clk_IBUF_BUFG
    SLICE_X109Y116       FDPE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDPE (Prop_fdpe_C_Q)         0.141     1.940 r  sec_reg[0]/Q
                         net (fo=7, routed)           0.192     2.131    sec_reg_n_0_[0]
    SLICE_X109Y116       LUT4 (Prop_lut4_I1_O)        0.042     2.173 r  sec[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    sec[1]_i_1_n_0
    SLICE_X109Y116       FDPE                                         r  sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X109Y116       FDPE                                         r  sec_reg[1]/C
                         clock pessimism             -0.528     1.799    
    SLICE_X109Y116       FDPE (Hold_fdpe_C_D)         0.107     1.906    sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y117  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y117  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y115  clock_div/clk_div_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X110Y111  clock_div/counter_1HZ_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y113  clock_div/counter_1HZ_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y113  clock_div/counter_1HZ_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y113  clock_div/counter_1HZ_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y114  clock_div/counter_1HZ_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y114  clock_div/counter_1HZ_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y115  clock_div/clk_div_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  clock_div/counter_1HZ_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y111  clock_div/counter_1HZ_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  clock_div/counter_1HZ_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  clock_div/counter_1HZ_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  clock_div/counter_1HZ_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  clock_div/counter_1HZ_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  clock_div/counter_1HZ_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  clock_div/counter_1HZ_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  clock_div/counter_1HZ_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y117  FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y117  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y117  FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y117  FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y115  clock_div/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  clock_div/counter_1HZ_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  clock_div/counter_1HZ_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y113  clock_div/counter_1HZ_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  clock_div/counter_1HZ_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  clock_div/counter_1HZ_reg[14]/C



