Command: vcs -Mupdate Procesador_RISC_V_tb.sv -full64 -debug_acc+all+dmptf -debug_region+cell+encrypt \
-sverilog -l log
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon Jun  3 06:06:44 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file 'Procesador_RISC_V_tb.sv'
Parsing included file 'Procesador_RISC_V.sv'.
Parsing included file 'ControlUnit.sv'.
Back to file 'Procesador_RISC_V.sv'.
Parsing included file 'DatapathUnit.sv'.
Parsing included file 'InstructionMemory.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'Decodificador_Instrucciones.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'BancoRegistros.sv'.
Parsing included file 'MuxParam.sv'.
Parsing included file 'Onehot.sv'.
Back to file 'MuxParam.sv'.
Back to file 'BancoRegistros.sv'.
Parsing included file 'hotbit.sv'.
Back to file 'BancoRegistros.sv'.
Parsing included file 'RegistroFFD.sv'.
Back to file 'BancoRegistros.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'DataMemory.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'GeneradorImm.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'ALU_Unit.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'Fowarding_Unit.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'Fowarding_Unit_2.sv'.
Back to file 'DatapathUnit.sv'.
Parsing included file 'HazardUnit.sv'.
Back to file 'DatapathUnit.sv'.
Back to file 'Procesador_RISC_V.sv'.
Back to file 'Procesador_RISC_V_tb.sv'.
Top Level Modules:
       test_RISC_V
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module Procesador_RISC_V
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _1576152_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../simv up to date
CPU time: .761 seconds to compile + .538 seconds to elab + .531 seconds to link
