
*** Running vivado
    with args -log cellm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cellm.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cellm.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 309.227 ; gain = 99.711
INFO: [Synth 8-638] synthesizing module 'cellm' [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cellm/synth/cellm.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'cellm' (9#1) [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cellm/synth/cellm.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 507.441 ; gain = 297.926
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 507.441 ; gain = 297.926
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 595.004 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 595.004 ; gain = 385.488
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 595.004 ; gain = 385.488
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 595.004 ; gain = 385.488
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 595.004 ; gain = 385.488
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 595.004 ; gain = 385.488
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 609.691 ; gain = 400.176
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 609.727 ; gain = 400.211
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 619.438 ; gain = 409.922
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 619.438 ; gain = 409.922
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 651.070 ; gain = 419.914
