ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM6_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM6_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM6_Init:
  27              	.LFB219:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 500-1;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  67:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  69:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  70:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  71:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  72:Core/Src/tim.c ****   {
  73:Core/Src/tim.c ****     Error_Handler();
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  90:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  97:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c **** }
 100:Core/Src/tim.c **** /* TIM2 init function */
 101:Core/Src/tim.c **** void MX_TIM2_Init(void)
 102:Core/Src/tim.c **** {
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 109:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 114:Core/Src/tim.c ****   htim2.Instance = TIM2;
 115:Core/Src/tim.c ****   htim2.Init.Prescaler = 500-1;
 116:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 117:Core/Src/tim.c ****   htim2.Init.Period = 2000-1;
 118:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 119:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 120:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****     Error_Handler();
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 125:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 126:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****     Error_Handler();
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 131:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 132:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 133:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 134:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 4


 145:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c **** }
 148:Core/Src/tim.c **** /* TIM3 init function */
 149:Core/Src/tim.c **** void MX_TIM3_Init(void)
 150:Core/Src/tim.c **** {
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 157:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 162:Core/Src/tim.c ****   htim3.Instance = TIM3;
 163:Core/Src/tim.c ****   htim3.Init.Prescaler = 10-1;
 164:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 165:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 166:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 167:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 168:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****     Error_Handler();
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 173:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 174:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****     Error_Handler();
 177:Core/Src/tim.c ****   }
 178:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 179:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 180:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 181:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 182:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****     Error_Handler();
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 187:Core/Src/tim.c ****   {
 188:Core/Src/tim.c ****     Error_Handler();
 189:Core/Src/tim.c ****   }
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 193:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c **** }
 196:Core/Src/tim.c **** /* TIM6 init function */
 197:Core/Src/tim.c **** void MX_TIM6_Init(void)
 198:Core/Src/tim.c **** {
  29              		.loc 1 198 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 5


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 204 3 view .LVU1
  41              		.loc 1 204 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 209:Core/Src/tim.c ****   htim6.Instance = TIM6;
  45              		.loc 1 209 3 is_stmt 1 view .LVU3
  46              		.loc 1 209 18 is_stmt 0 view .LVU4
  47 000a 0E48     		ldr	r0, .L7
  48 000c 0E4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
 210:Core/Src/tim.c ****   htim6.Init.Prescaler = 125-1;
  50              		.loc 1 210 3 is_stmt 1 view .LVU5
  51              		.loc 1 210 24 is_stmt 0 view .LVU6
  52 0010 7C22     		movs	r2, #124
  53 0012 4260     		str	r2, [r0, #4]
 211:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 211 3 is_stmt 1 view .LVU7
  55              		.loc 1 211 26 is_stmt 0 view .LVU8
  56 0014 8360     		str	r3, [r0, #8]
 212:Core/Src/tim.c ****   htim6.Init.Period = 5-1;
  57              		.loc 1 212 3 is_stmt 1 view .LVU9
  58              		.loc 1 212 21 is_stmt 0 view .LVU10
  59 0016 0422     		movs	r2, #4
  60 0018 C260     		str	r2, [r0, #12]
 213:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  61              		.loc 1 213 3 is_stmt 1 view .LVU11
  62              		.loc 1 213 32 is_stmt 0 view .LVU12
  63 001a 8361     		str	r3, [r0, #24]
 214:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  64              		.loc 1 214 3 is_stmt 1 view .LVU13
  65              		.loc 1 214 7 is_stmt 0 view .LVU14
  66 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
  68              		.loc 1 214 6 view .LVU15
  69 0020 50B9     		cbnz	r0, .L5
  70              	.L2:
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 6


 217:Core/Src/tim.c ****   }
 218:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71              		.loc 1 218 3 is_stmt 1 view .LVU16
  72              		.loc 1 218 37 is_stmt 0 view .LVU17
  73 0022 0023     		movs	r3, #0
  74 0024 0093     		str	r3, [sp]
 219:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 219 3 is_stmt 1 view .LVU18
  76              		.loc 1 219 33 is_stmt 0 view .LVU19
  77 0026 0193     		str	r3, [sp, #4]
 220:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  78              		.loc 1 220 3 is_stmt 1 view .LVU20
  79              		.loc 1 220 7 is_stmt 0 view .LVU21
  80 0028 6946     		mov	r1, sp
  81 002a 0648     		ldr	r0, .L7
  82 002c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  83              	.LVL1:
  84              		.loc 1 220 6 view .LVU22
  85 0030 28B9     		cbnz	r0, .L6
  86              	.L1:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****     Error_Handler();
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c **** }
  87              		.loc 1 228 1 view .LVU23
  88 0032 03B0     		add	sp, sp, #12
  89              	.LCFI2:
  90              		.cfi_remember_state
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0034 5DF804FB 		ldr	pc, [sp], #4
  94              	.L5:
  95              	.LCFI3:
  96              		.cfi_restore_state
 216:Core/Src/tim.c ****   }
  97              		.loc 1 216 5 is_stmt 1 view .LVU24
  98 0038 FFF7FEFF 		bl	Error_Handler
  99              	.LVL2:
 100 003c F1E7     		b	.L2
 101              	.L6:
 222:Core/Src/tim.c ****   }
 102              		.loc 1 222 5 view .LVU25
 103 003e FFF7FEFF 		bl	Error_Handler
 104              	.LVL3:
 105              		.loc 1 228 1 is_stmt 0 view .LVU26
 106 0042 F6E7     		b	.L1
 107              	.L8:
 108              		.align	2
 109              	.L7:
 110 0044 00000000 		.word	.LANCHOR0
 111 0048 00100040 		.word	1073745920
 112              		.cfi_endproc
 113              	.LFE219:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 7


 115              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 116              		.align	1
 117              		.global	HAL_TIM_PWM_MspInit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	HAL_TIM_PWM_MspInit:
 123              	.LVL4:
 124              	.LFB220:
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 231:Core/Src/tim.c **** {
 125              		.loc 1 231 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 16
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130              		.loc 1 231 1 is_stmt 0 view .LVU28
 131 0000 84B0     		sub	sp, sp, #16
 132              	.LCFI4:
 133              		.cfi_def_cfa_offset 16
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 134              		.loc 1 233 3 is_stmt 1 view .LVU29
 135              		.loc 1 233 19 is_stmt 0 view .LVU30
 136 0002 0368     		ldr	r3, [r0]
 137              		.loc 1 233 5 view .LVU31
 138 0004 184A     		ldr	r2, .L17
 139 0006 9342     		cmp	r3, r2
 140 0008 07D0     		beq	.L14
 234:Core/Src/tim.c ****   {
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 238:Core/Src/tim.c ****     /* TIM1 clock enable */
 239:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 243:Core/Src/tim.c ****   }
 244:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
 141              		.loc 1 244 8 is_stmt 1 view .LVU32
 142              		.loc 1 244 10 is_stmt 0 view .LVU33
 143 000a B3F1804F 		cmp	r3, #1073741824
 144 000e 11D0     		beq	.L15
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 249:Core/Src/tim.c ****     /* TIM2 clock enable */
 250:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 254:Core/Src/tim.c ****   }
 255:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 145              		.loc 1 255 8 is_stmt 1 view .LVU34
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 8


 146              		.loc 1 255 10 is_stmt 0 view .LVU35
 147 0010 164A     		ldr	r2, .L17+4
 148 0012 9342     		cmp	r3, r2
 149 0014 1BD0     		beq	.L16
 150              	.L9:
 256:Core/Src/tim.c ****   {
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 260:Core/Src/tim.c ****     /* TIM3 clock enable */
 261:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 262:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c **** }
 151              		.loc 1 266 1 view .LVU36
 152 0016 04B0     		add	sp, sp, #16
 153              	.LCFI5:
 154              		.cfi_remember_state
 155              		.cfi_def_cfa_offset 0
 156              		@ sp needed
 157 0018 7047     		bx	lr
 158              	.L14:
 159              	.LCFI6:
 160              		.cfi_restore_state
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 161              		.loc 1 239 5 is_stmt 1 view .LVU37
 162              	.LBB2:
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 163              		.loc 1 239 5 view .LVU38
 164 001a 0023     		movs	r3, #0
 165 001c 0193     		str	r3, [sp, #4]
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 166              		.loc 1 239 5 view .LVU39
 167 001e 144B     		ldr	r3, .L17+8
 168 0020 5A6C     		ldr	r2, [r3, #68]
 169 0022 42F00102 		orr	r2, r2, #1
 170 0026 5A64     		str	r2, [r3, #68]
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 171              		.loc 1 239 5 view .LVU40
 172 0028 5B6C     		ldr	r3, [r3, #68]
 173 002a 03F00103 		and	r3, r3, #1
 174 002e 0193     		str	r3, [sp, #4]
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 175              		.loc 1 239 5 view .LVU41
 176 0030 019B     		ldr	r3, [sp, #4]
 177              	.LBE2:
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 178              		.loc 1 239 5 view .LVU42
 179 0032 F0E7     		b	.L9
 180              	.L15:
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 181              		.loc 1 250 5 view .LVU43
 182              	.LBB3:
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 183              		.loc 1 250 5 view .LVU44
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 9


 184 0034 0023     		movs	r3, #0
 185 0036 0293     		str	r3, [sp, #8]
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186              		.loc 1 250 5 view .LVU45
 187 0038 0D4B     		ldr	r3, .L17+8
 188 003a 1A6C     		ldr	r2, [r3, #64]
 189 003c 42F00102 		orr	r2, r2, #1
 190 0040 1A64     		str	r2, [r3, #64]
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 191              		.loc 1 250 5 view .LVU46
 192 0042 1B6C     		ldr	r3, [r3, #64]
 193 0044 03F00103 		and	r3, r3, #1
 194 0048 0293     		str	r3, [sp, #8]
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 195              		.loc 1 250 5 view .LVU47
 196 004a 029B     		ldr	r3, [sp, #8]
 197              	.LBE3:
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 198              		.loc 1 250 5 view .LVU48
 199 004c E3E7     		b	.L9
 200              	.L16:
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 201              		.loc 1 261 5 view .LVU49
 202              	.LBB4:
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 203              		.loc 1 261 5 view .LVU50
 204 004e 0023     		movs	r3, #0
 205 0050 0393     		str	r3, [sp, #12]
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 206              		.loc 1 261 5 view .LVU51
 207 0052 074B     		ldr	r3, .L17+8
 208 0054 1A6C     		ldr	r2, [r3, #64]
 209 0056 42F00202 		orr	r2, r2, #2
 210 005a 1A64     		str	r2, [r3, #64]
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 211              		.loc 1 261 5 view .LVU52
 212 005c 1B6C     		ldr	r3, [r3, #64]
 213 005e 03F00203 		and	r3, r3, #2
 214 0062 0393     		str	r3, [sp, #12]
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 215              		.loc 1 261 5 view .LVU53
 216 0064 039B     		ldr	r3, [sp, #12]
 217              	.LBE4:
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 218              		.loc 1 261 5 view .LVU54
 219              		.loc 1 266 1 is_stmt 0 view .LVU55
 220 0066 D6E7     		b	.L9
 221              	.L18:
 222              		.align	2
 223              	.L17:
 224 0068 00000140 		.word	1073807360
 225 006c 00040040 		.word	1073742848
 226 0070 00380240 		.word	1073887232
 227              		.cfi_endproc
 228              	.LFE220:
 230              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 231              		.align	1
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 10


 232              		.global	HAL_TIM_Base_MspInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	HAL_TIM_Base_MspInit:
 238              	.LVL5:
 239              	.LFB221:
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 269:Core/Src/tim.c **** {
 240              		.loc 1 269 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 244              		.loc 1 271 3 view .LVU57
 245              		.loc 1 271 20 is_stmt 0 view .LVU58
 246 0000 0268     		ldr	r2, [r0]
 247              		.loc 1 271 5 view .LVU59
 248 0002 0E4B     		ldr	r3, .L26
 249 0004 9A42     		cmp	r2, r3
 250 0006 00D0     		beq	.L25
 251 0008 7047     		bx	lr
 252              	.L25:
 269:Core/Src/tim.c **** 
 253              		.loc 1 269 1 view .LVU60
 254 000a 00B5     		push	{lr}
 255              	.LCFI7:
 256              		.cfi_def_cfa_offset 4
 257              		.cfi_offset 14, -4
 258 000c 83B0     		sub	sp, sp, #12
 259              	.LCFI8:
 260              		.cfi_def_cfa_offset 16
 272:Core/Src/tim.c ****   {
 273:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 276:Core/Src/tim.c ****     /* TIM6 clock enable */
 277:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 261              		.loc 1 277 5 is_stmt 1 view .LVU61
 262              	.LBB5:
 263              		.loc 1 277 5 view .LVU62
 264 000e 0021     		movs	r1, #0
 265 0010 0191     		str	r1, [sp, #4]
 266              		.loc 1 277 5 view .LVU63
 267 0012 03F50A33 		add	r3, r3, #141312
 268 0016 1A6C     		ldr	r2, [r3, #64]
 269 0018 42F01002 		orr	r2, r2, #16
 270 001c 1A64     		str	r2, [r3, #64]
 271              		.loc 1 277 5 view .LVU64
 272 001e 1B6C     		ldr	r3, [r3, #64]
 273 0020 03F01003 		and	r3, r3, #16
 274 0024 0193     		str	r3, [sp, #4]
 275              		.loc 1 277 5 view .LVU65
 276 0026 019B     		ldr	r3, [sp, #4]
 277              	.LBE5:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 11


 278              		.loc 1 277 5 view .LVU66
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 280:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 279              		.loc 1 280 5 view .LVU67
 280 0028 0A46     		mov	r2, r1
 281 002a 3620     		movs	r0, #54
 282              	.LVL6:
 283              		.loc 1 280 5 is_stmt 0 view .LVU68
 284 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 285              	.LVL7:
 281:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 286              		.loc 1 281 5 is_stmt 1 view .LVU69
 287 0030 3620     		movs	r0, #54
 288 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 289              	.LVL8:
 282:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 285:Core/Src/tim.c ****   }
 286:Core/Src/tim.c **** }
 290              		.loc 1 286 1 is_stmt 0 view .LVU70
 291 0036 03B0     		add	sp, sp, #12
 292              	.LCFI9:
 293              		.cfi_def_cfa_offset 4
 294              		@ sp needed
 295 0038 5DF804FB 		ldr	pc, [sp], #4
 296              	.L27:
 297              		.align	2
 298              	.L26:
 299 003c 00100040 		.word	1073745920
 300              		.cfi_endproc
 301              	.LFE221:
 303              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 304              		.align	1
 305              		.global	HAL_TIM_MspPostInit
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	HAL_TIM_MspPostInit:
 311              	.LVL9:
 312              	.LFB222:
 287:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 288:Core/Src/tim.c **** {
 313              		.loc 1 288 1 is_stmt 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 40
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		.loc 1 288 1 is_stmt 0 view .LVU72
 318 0000 70B5     		push	{r4, r5, r6, lr}
 319              	.LCFI10:
 320              		.cfi_def_cfa_offset 16
 321              		.cfi_offset 4, -16
 322              		.cfi_offset 5, -12
 323              		.cfi_offset 6, -8
 324              		.cfi_offset 14, -4
 325 0002 8AB0     		sub	sp, sp, #40
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 12


 326              	.LCFI11:
 327              		.cfi_def_cfa_offset 56
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 328              		.loc 1 290 3 is_stmt 1 view .LVU73
 329              		.loc 1 290 20 is_stmt 0 view .LVU74
 330 0004 0023     		movs	r3, #0
 331 0006 0593     		str	r3, [sp, #20]
 332 0008 0693     		str	r3, [sp, #24]
 333 000a 0793     		str	r3, [sp, #28]
 334 000c 0893     		str	r3, [sp, #32]
 335 000e 0993     		str	r3, [sp, #36]
 291:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 336              		.loc 1 291 3 is_stmt 1 view .LVU75
 337              		.loc 1 291 15 is_stmt 0 view .LVU76
 338 0010 0368     		ldr	r3, [r0]
 339              		.loc 1 291 5 view .LVU77
 340 0012 334A     		ldr	r2, .L36
 341 0014 9342     		cmp	r3, r2
 342 0016 07D0     		beq	.L33
 292:Core/Src/tim.c ****   {
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 296:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 297:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 298:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 299:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 300:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 301:Core/Src/tim.c ****     */
 302:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOT_R_IN2_Pin|MOT_L_IN2_Pin|MOT_L_IN1_Pin;
 303:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 305:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 306:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 307:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 312:Core/Src/tim.c ****   }
 313:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 343              		.loc 1 313 8 is_stmt 1 view .LVU78
 344              		.loc 1 313 10 is_stmt 0 view .LVU79
 345 0018 B3F1804F 		cmp	r3, #1073741824
 346 001c 1CD0     		beq	.L34
 314:Core/Src/tim.c ****   {
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 320:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 321:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 322:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 323:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 324:Core/Src/tim.c ****     */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 13


 325:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOT_R_IN1_Pin;
 326:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 328:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 329:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 330:Core/Src/tim.c ****     HAL_GPIO_Init(MOT_R_IN1_GPIO_Port, &GPIO_InitStruct);
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****     GPIO_InitStruct.Pin = FAN_PWM_Pin;
 333:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 337:Core/Src/tim.c ****     HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 342:Core/Src/tim.c ****   }
 343:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 347              		.loc 1 343 8 is_stmt 1 view .LVU80
 348              		.loc 1 343 10 is_stmt 0 view .LVU81
 349 001e 314A     		ldr	r2, .L36+4
 350 0020 9342     		cmp	r3, r2
 351 0022 47D0     		beq	.L35
 352              	.LVL10:
 353              	.L28:
 344:Core/Src/tim.c ****   {
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 350:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 351:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 352:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 353:Core/Src/tim.c ****     */
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED_FR_L_Pin|LED_FL_R_Pin;
 355:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 356:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 357:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 358:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 359:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 360:Core/Src/tim.c **** 
 361:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 362:Core/Src/tim.c **** 
 363:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 364:Core/Src/tim.c ****   }
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c **** }
 354              		.loc 1 366 1 view .LVU82
 355 0024 0AB0     		add	sp, sp, #40
 356              	.LCFI12:
 357              		.cfi_remember_state
 358              		.cfi_def_cfa_offset 16
 359              		@ sp needed
 360 0026 70BD     		pop	{r4, r5, r6, pc}
 361              	.LVL11:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 14


 362              	.L33:
 363              	.LCFI13:
 364              		.cfi_restore_state
 296:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 365              		.loc 1 296 5 is_stmt 1 view .LVU83
 366              	.LBB6:
 296:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 367              		.loc 1 296 5 view .LVU84
 368 0028 0023     		movs	r3, #0
 369 002a 0193     		str	r3, [sp, #4]
 296:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 370              		.loc 1 296 5 view .LVU85
 371 002c 2E4B     		ldr	r3, .L36+8
 372 002e 1A6B     		ldr	r2, [r3, #48]
 373 0030 42F00102 		orr	r2, r2, #1
 374 0034 1A63     		str	r2, [r3, #48]
 296:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 375              		.loc 1 296 5 view .LVU86
 376 0036 1B6B     		ldr	r3, [r3, #48]
 377 0038 03F00103 		and	r3, r3, #1
 378 003c 0193     		str	r3, [sp, #4]
 296:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 379              		.loc 1 296 5 view .LVU87
 380 003e 019B     		ldr	r3, [sp, #4]
 381              	.LBE6:
 296:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 382              		.loc 1 296 5 view .LVU88
 302:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383              		.loc 1 302 5 view .LVU89
 302:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384              		.loc 1 302 25 is_stmt 0 view .LVU90
 385 0040 4FF4E063 		mov	r3, #1792
 386 0044 0593     		str	r3, [sp, #20]
 303:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 387              		.loc 1 303 5 is_stmt 1 view .LVU91
 303:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 303 26 is_stmt 0 view .LVU92
 389 0046 0223     		movs	r3, #2
 390 0048 0693     		str	r3, [sp, #24]
 304:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 391              		.loc 1 304 5 is_stmt 1 view .LVU93
 305:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 392              		.loc 1 305 5 view .LVU94
 306:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 393              		.loc 1 306 5 view .LVU95
 306:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 394              		.loc 1 306 31 is_stmt 0 view .LVU96
 395 004a 0123     		movs	r3, #1
 396 004c 0993     		str	r3, [sp, #36]
 307:Core/Src/tim.c **** 
 397              		.loc 1 307 5 is_stmt 1 view .LVU97
 398 004e 05A9     		add	r1, sp, #20
 399 0050 2648     		ldr	r0, .L36+12
 400              	.LVL12:
 307:Core/Src/tim.c **** 
 401              		.loc 1 307 5 is_stmt 0 view .LVU98
 402 0052 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 15


 403              	.LVL13:
 404 0056 E5E7     		b	.L28
 405              	.LVL14:
 406              	.L34:
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 407              		.loc 1 319 5 is_stmt 1 view .LVU99
 408              	.LBB7:
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 409              		.loc 1 319 5 view .LVU100
 410 0058 0024     		movs	r4, #0
 411 005a 0294     		str	r4, [sp, #8]
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 412              		.loc 1 319 5 view .LVU101
 413 005c 03F50E33 		add	r3, r3, #145408
 414 0060 1A6B     		ldr	r2, [r3, #48]
 415 0062 42F00202 		orr	r2, r2, #2
 416 0066 1A63     		str	r2, [r3, #48]
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 417              		.loc 1 319 5 view .LVU102
 418 0068 1A6B     		ldr	r2, [r3, #48]
 419 006a 02F00202 		and	r2, r2, #2
 420 006e 0292     		str	r2, [sp, #8]
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 421              		.loc 1 319 5 view .LVU103
 422 0070 029A     		ldr	r2, [sp, #8]
 423              	.LBE7:
 319:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 424              		.loc 1 319 5 view .LVU104
 320:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 425              		.loc 1 320 5 view .LVU105
 426              	.LBB8:
 320:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 427              		.loc 1 320 5 view .LVU106
 428 0072 0394     		str	r4, [sp, #12]
 320:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 429              		.loc 1 320 5 view .LVU107
 430 0074 1A6B     		ldr	r2, [r3, #48]
 431 0076 42F00102 		orr	r2, r2, #1
 432 007a 1A63     		str	r2, [r3, #48]
 320:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 433              		.loc 1 320 5 view .LVU108
 434 007c 1B6B     		ldr	r3, [r3, #48]
 435 007e 03F00103 		and	r3, r3, #1
 436 0082 0393     		str	r3, [sp, #12]
 320:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 437              		.loc 1 320 5 view .LVU109
 438 0084 039B     		ldr	r3, [sp, #12]
 439              	.LBE8:
 320:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 440              		.loc 1 320 5 view .LVU110
 325:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 325 5 view .LVU111
 325:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 325 25 is_stmt 0 view .LVU112
 443 0086 4FF48063 		mov	r3, #1024
 444 008a 0593     		str	r3, [sp, #20]
 326:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 16


 445              		.loc 1 326 5 is_stmt 1 view .LVU113
 326:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446              		.loc 1 326 26 is_stmt 0 view .LVU114
 447 008c 0226     		movs	r6, #2
 448 008e 0696     		str	r6, [sp, #24]
 327:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 449              		.loc 1 327 5 is_stmt 1 view .LVU115
 328:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 450              		.loc 1 328 5 view .LVU116
 329:Core/Src/tim.c ****     HAL_GPIO_Init(MOT_R_IN1_GPIO_Port, &GPIO_InitStruct);
 451              		.loc 1 329 5 view .LVU117
 329:Core/Src/tim.c ****     HAL_GPIO_Init(MOT_R_IN1_GPIO_Port, &GPIO_InitStruct);
 452              		.loc 1 329 31 is_stmt 0 view .LVU118
 453 0090 0125     		movs	r5, #1
 454 0092 0995     		str	r5, [sp, #36]
 330:Core/Src/tim.c **** 
 455              		.loc 1 330 5 is_stmt 1 view .LVU119
 456 0094 05A9     		add	r1, sp, #20
 457 0096 1648     		ldr	r0, .L36+16
 458              	.LVL15:
 330:Core/Src/tim.c **** 
 459              		.loc 1 330 5 is_stmt 0 view .LVU120
 460 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 461              	.LVL16:
 332:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 462              		.loc 1 332 5 is_stmt 1 view .LVU121
 332:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 463              		.loc 1 332 25 is_stmt 0 view .LVU122
 464 009c 4FF40043 		mov	r3, #32768
 465 00a0 0593     		str	r3, [sp, #20]
 333:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 466              		.loc 1 333 5 is_stmt 1 view .LVU123
 333:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 467              		.loc 1 333 26 is_stmt 0 view .LVU124
 468 00a2 0696     		str	r6, [sp, #24]
 334:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 469              		.loc 1 334 5 is_stmt 1 view .LVU125
 334:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 470              		.loc 1 334 26 is_stmt 0 view .LVU126
 471 00a4 0794     		str	r4, [sp, #28]
 335:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 472              		.loc 1 335 5 is_stmt 1 view .LVU127
 335:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 473              		.loc 1 335 27 is_stmt 0 view .LVU128
 474 00a6 0894     		str	r4, [sp, #32]
 336:Core/Src/tim.c ****     HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 475              		.loc 1 336 5 is_stmt 1 view .LVU129
 336:Core/Src/tim.c ****     HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 476              		.loc 1 336 31 is_stmt 0 view .LVU130
 477 00a8 0995     		str	r5, [sp, #36]
 337:Core/Src/tim.c **** 
 478              		.loc 1 337 5 is_stmt 1 view .LVU131
 479 00aa 05A9     		add	r1, sp, #20
 480 00ac 0F48     		ldr	r0, .L36+12
 481 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 482              	.LVL17:
 483 00b2 B7E7     		b	.L28
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 17


 484              	.LVL18:
 485              	.L35:
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 486              		.loc 1 349 5 view .LVU132
 487              	.LBB9:
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 488              		.loc 1 349 5 view .LVU133
 489 00b4 0023     		movs	r3, #0
 490 00b6 0493     		str	r3, [sp, #16]
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 491              		.loc 1 349 5 view .LVU134
 492 00b8 0B4B     		ldr	r3, .L36+8
 493 00ba 1A6B     		ldr	r2, [r3, #48]
 494 00bc 42F00202 		orr	r2, r2, #2
 495 00c0 1A63     		str	r2, [r3, #48]
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 496              		.loc 1 349 5 view .LVU135
 497 00c2 1B6B     		ldr	r3, [r3, #48]
 498 00c4 03F00203 		and	r3, r3, #2
 499 00c8 0493     		str	r3, [sp, #16]
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 500              		.loc 1 349 5 view .LVU136
 501 00ca 049B     		ldr	r3, [sp, #16]
 502              	.LBE9:
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 503              		.loc 1 349 5 view .LVU137
 354:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 504              		.loc 1 354 5 view .LVU138
 354:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 505              		.loc 1 354 25 is_stmt 0 view .LVU139
 506 00cc 3023     		movs	r3, #48
 507 00ce 0593     		str	r3, [sp, #20]
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 508              		.loc 1 355 5 is_stmt 1 view .LVU140
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 509              		.loc 1 355 26 is_stmt 0 view .LVU141
 510 00d0 0223     		movs	r3, #2
 511 00d2 0693     		str	r3, [sp, #24]
 356:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 512              		.loc 1 356 5 is_stmt 1 view .LVU142
 357:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 513              		.loc 1 357 5 view .LVU143
 358:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 514              		.loc 1 358 5 view .LVU144
 358:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 515              		.loc 1 358 31 is_stmt 0 view .LVU145
 516 00d4 0993     		str	r3, [sp, #36]
 359:Core/Src/tim.c **** 
 517              		.loc 1 359 5 is_stmt 1 view .LVU146
 518 00d6 05A9     		add	r1, sp, #20
 519 00d8 0548     		ldr	r0, .L36+16
 520              	.LVL19:
 359:Core/Src/tim.c **** 
 521              		.loc 1 359 5 is_stmt 0 view .LVU147
 522 00da FFF7FEFF 		bl	HAL_GPIO_Init
 523              	.LVL20:
 524              		.loc 1 366 1 view .LVU148
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 18


 525 00de A1E7     		b	.L28
 526              	.L37:
 527              		.align	2
 528              	.L36:
 529 00e0 00000140 		.word	1073807360
 530 00e4 00040040 		.word	1073742848
 531 00e8 00380240 		.word	1073887232
 532 00ec 00000240 		.word	1073872896
 533 00f0 00040240 		.word	1073873920
 534              		.cfi_endproc
 535              	.LFE222:
 537              		.section	.text.MX_TIM1_Init,"ax",%progbits
 538              		.align	1
 539              		.global	MX_TIM1_Init
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	MX_TIM1_Init:
 545              	.LFB216:
  34:Core/Src/tim.c **** 
 546              		.loc 1 34 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 72
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550 0000 10B5     		push	{r4, lr}
 551              	.LCFI14:
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 4, -8
 554              		.cfi_offset 14, -4
 555 0002 92B0     		sub	sp, sp, #72
 556              	.LCFI15:
 557              		.cfi_def_cfa_offset 80
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 558              		.loc 1 40 3 view .LVU150
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 559              		.loc 1 40 27 is_stmt 0 view .LVU151
 560 0004 0024     		movs	r4, #0
 561 0006 1094     		str	r4, [sp, #64]
 562 0008 1194     		str	r4, [sp, #68]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 563              		.loc 1 41 3 is_stmt 1 view .LVU152
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 564              		.loc 1 41 22 is_stmt 0 view .LVU153
 565 000a 0994     		str	r4, [sp, #36]
 566 000c 0A94     		str	r4, [sp, #40]
 567 000e 0B94     		str	r4, [sp, #44]
 568 0010 0C94     		str	r4, [sp, #48]
 569 0012 0D94     		str	r4, [sp, #52]
 570 0014 0E94     		str	r4, [sp, #56]
 571 0016 0F94     		str	r4, [sp, #60]
  42:Core/Src/tim.c **** 
 572              		.loc 1 42 3 is_stmt 1 view .LVU154
  42:Core/Src/tim.c **** 
 573              		.loc 1 42 34 is_stmt 0 view .LVU155
 574 0018 2022     		movs	r2, #32
 575 001a 2146     		mov	r1, r4
 576 001c 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 19


 577 001e FFF7FEFF 		bl	memset
 578              	.LVL21:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 500-1;
 579              		.loc 1 47 3 is_stmt 1 view .LVU156
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 500-1;
 580              		.loc 1 47 18 is_stmt 0 view .LVU157
 581 0022 2D48     		ldr	r0, .L52
 582 0024 2D4B     		ldr	r3, .L52+4
 583 0026 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 584              		.loc 1 48 3 is_stmt 1 view .LVU158
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 585              		.loc 1 48 24 is_stmt 0 view .LVU159
 586 0028 40F2F313 		movw	r3, #499
 587 002c 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
 588              		.loc 1 49 3 is_stmt 1 view .LVU160
  49:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
 589              		.loc 1 49 26 is_stmt 0 view .LVU161
 590 002e 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 591              		.loc 1 50 3 is_stmt 1 view .LVU162
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 592              		.loc 1 50 21 is_stmt 0 view .LVU163
 593 0030 40F2CF73 		movw	r3, #1999
 594 0034 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 595              		.loc 1 51 3 is_stmt 1 view .LVU164
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 596              		.loc 1 51 28 is_stmt 0 view .LVU165
 597 0036 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 598              		.loc 1 52 3 is_stmt 1 view .LVU166
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 599              		.loc 1 52 32 is_stmt 0 view .LVU167
 600 0038 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 601              		.loc 1 53 3 is_stmt 1 view .LVU168
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 602              		.loc 1 53 32 is_stmt 0 view .LVU169
 603 003a 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 604              		.loc 1 54 3 is_stmt 1 view .LVU170
  54:Core/Src/tim.c ****   {
 605              		.loc 1 54 7 is_stmt 0 view .LVU171
 606 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 607              	.LVL22:
  54:Core/Src/tim.c ****   {
 608              		.loc 1 54 6 view .LVU172
 609 0040 0028     		cmp	r0, #0
 610 0042 36D1     		bne	.L46
 611              	.L39:
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 612              		.loc 1 58 3 is_stmt 1 view .LVU173
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 613              		.loc 1 58 37 is_stmt 0 view .LVU174
 614 0044 0023     		movs	r3, #0
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 20


 615 0046 1093     		str	r3, [sp, #64]
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 616              		.loc 1 59 3 is_stmt 1 view .LVU175
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 617              		.loc 1 59 33 is_stmt 0 view .LVU176
 618 0048 1193     		str	r3, [sp, #68]
  60:Core/Src/tim.c ****   {
 619              		.loc 1 60 3 is_stmt 1 view .LVU177
  60:Core/Src/tim.c ****   {
 620              		.loc 1 60 7 is_stmt 0 view .LVU178
 621 004a 10A9     		add	r1, sp, #64
 622 004c 2248     		ldr	r0, .L52
 623 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 624              	.LVL23:
  60:Core/Src/tim.c ****   {
 625              		.loc 1 60 6 view .LVU179
 626 0052 0028     		cmp	r0, #0
 627 0054 30D1     		bne	.L47
 628              	.L40:
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 629              		.loc 1 64 3 is_stmt 1 view .LVU180
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 630              		.loc 1 64 20 is_stmt 0 view .LVU181
 631 0056 6023     		movs	r3, #96
 632 0058 0993     		str	r3, [sp, #36]
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 633              		.loc 1 65 3 is_stmt 1 view .LVU182
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 634              		.loc 1 65 19 is_stmt 0 view .LVU183
 635 005a 0022     		movs	r2, #0
 636 005c 0A92     		str	r2, [sp, #40]
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 637              		.loc 1 66 3 is_stmt 1 view .LVU184
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 638              		.loc 1 66 24 is_stmt 0 view .LVU185
 639 005e 0B92     		str	r2, [sp, #44]
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 640              		.loc 1 67 3 is_stmt 1 view .LVU186
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 641              		.loc 1 67 25 is_stmt 0 view .LVU187
 642 0060 0C92     		str	r2, [sp, #48]
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 643              		.loc 1 68 3 is_stmt 1 view .LVU188
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 644              		.loc 1 68 24 is_stmt 0 view .LVU189
 645 0062 0D92     		str	r2, [sp, #52]
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 646              		.loc 1 69 3 is_stmt 1 view .LVU190
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 647              		.loc 1 69 25 is_stmt 0 view .LVU191
 648 0064 0E92     		str	r2, [sp, #56]
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 649              		.loc 1 70 3 is_stmt 1 view .LVU192
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 650              		.loc 1 70 26 is_stmt 0 view .LVU193
 651 0066 0F92     		str	r2, [sp, #60]
  71:Core/Src/tim.c ****   {
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 21


 652              		.loc 1 71 3 is_stmt 1 view .LVU194
  71:Core/Src/tim.c ****   {
 653              		.loc 1 71 7 is_stmt 0 view .LVU195
 654 0068 09A9     		add	r1, sp, #36
 655 006a 1B48     		ldr	r0, .L52
 656 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 657              	.LVL24:
  71:Core/Src/tim.c ****   {
 658              		.loc 1 71 6 view .LVU196
 659 0070 28BB     		cbnz	r0, .L48
 660              	.L41:
  75:Core/Src/tim.c ****   {
 661              		.loc 1 75 3 is_stmt 1 view .LVU197
  75:Core/Src/tim.c ****   {
 662              		.loc 1 75 7 is_stmt 0 view .LVU198
 663 0072 0422     		movs	r2, #4
 664 0074 09A9     		add	r1, sp, #36
 665 0076 1848     		ldr	r0, .L52
 666 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 667              	.LVL25:
  75:Core/Src/tim.c ****   {
 668              		.loc 1 75 6 view .LVU199
 669 007c 10BB     		cbnz	r0, .L49
 670              	.L42:
  79:Core/Src/tim.c ****   {
 671              		.loc 1 79 3 is_stmt 1 view .LVU200
  79:Core/Src/tim.c ****   {
 672              		.loc 1 79 7 is_stmt 0 view .LVU201
 673 007e 0822     		movs	r2, #8
 674 0080 09A9     		add	r1, sp, #36
 675 0082 1548     		ldr	r0, .L52
 676 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 677              	.LVL26:
  79:Core/Src/tim.c ****   {
 678              		.loc 1 79 6 view .LVU202
 679 0088 F8B9     		cbnz	r0, .L50
 680              	.L43:
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 681              		.loc 1 83 3 is_stmt 1 view .LVU203
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 682              		.loc 1 83 40 is_stmt 0 view .LVU204
 683 008a 0023     		movs	r3, #0
 684 008c 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 685              		.loc 1 84 3 is_stmt 1 view .LVU205
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 686              		.loc 1 84 41 is_stmt 0 view .LVU206
 687 008e 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 688              		.loc 1 85 3 is_stmt 1 view .LVU207
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 689              		.loc 1 85 34 is_stmt 0 view .LVU208
 690 0090 0393     		str	r3, [sp, #12]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 691              		.loc 1 86 3 is_stmt 1 view .LVU209
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 692              		.loc 1 86 33 is_stmt 0 view .LVU210
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 22


 693 0092 0493     		str	r3, [sp, #16]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 694              		.loc 1 87 3 is_stmt 1 view .LVU211
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 695              		.loc 1 87 35 is_stmt 0 view .LVU212
 696 0094 0593     		str	r3, [sp, #20]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 697              		.loc 1 88 3 is_stmt 1 view .LVU213
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 698              		.loc 1 88 38 is_stmt 0 view .LVU214
 699 0096 4FF40052 		mov	r2, #8192
 700 009a 0692     		str	r2, [sp, #24]
  89:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 701              		.loc 1 89 3 is_stmt 1 view .LVU215
  89:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 702              		.loc 1 89 40 is_stmt 0 view .LVU216
 703 009c 0893     		str	r3, [sp, #32]
  90:Core/Src/tim.c ****   {
 704              		.loc 1 90 3 is_stmt 1 view .LVU217
  90:Core/Src/tim.c ****   {
 705              		.loc 1 90 7 is_stmt 0 view .LVU218
 706 009e 01A9     		add	r1, sp, #4
 707 00a0 0D48     		ldr	r0, .L52
 708 00a2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 709              	.LVL27:
  90:Core/Src/tim.c ****   {
 710              		.loc 1 90 6 view .LVU219
 711 00a6 98B9     		cbnz	r0, .L51
 712              	.L44:
  97:Core/Src/tim.c **** 
 713              		.loc 1 97 3 is_stmt 1 view .LVU220
 714 00a8 0B48     		ldr	r0, .L52
 715 00aa FFF7FEFF 		bl	HAL_TIM_MspPostInit
 716              	.LVL28:
  99:Core/Src/tim.c **** /* TIM2 init function */
 717              		.loc 1 99 1 is_stmt 0 view .LVU221
 718 00ae 12B0     		add	sp, sp, #72
 719              	.LCFI16:
 720              		.cfi_remember_state
 721              		.cfi_def_cfa_offset 8
 722              		@ sp needed
 723 00b0 10BD     		pop	{r4, pc}
 724              	.L46:
 725              	.LCFI17:
 726              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 727              		.loc 1 56 5 is_stmt 1 view .LVU222
 728 00b2 FFF7FEFF 		bl	Error_Handler
 729              	.LVL29:
 730 00b6 C5E7     		b	.L39
 731              	.L47:
  62:Core/Src/tim.c ****   }
 732              		.loc 1 62 5 view .LVU223
 733 00b8 FFF7FEFF 		bl	Error_Handler
 734              	.LVL30:
 735 00bc CBE7     		b	.L40
 736              	.L48:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 23


  73:Core/Src/tim.c ****   }
 737              		.loc 1 73 5 view .LVU224
 738 00be FFF7FEFF 		bl	Error_Handler
 739              	.LVL31:
 740 00c2 D6E7     		b	.L41
 741              	.L49:
  77:Core/Src/tim.c ****   }
 742              		.loc 1 77 5 view .LVU225
 743 00c4 FFF7FEFF 		bl	Error_Handler
 744              	.LVL32:
 745 00c8 D9E7     		b	.L42
 746              	.L50:
  81:Core/Src/tim.c ****   }
 747              		.loc 1 81 5 view .LVU226
 748 00ca FFF7FEFF 		bl	Error_Handler
 749              	.LVL33:
 750 00ce DCE7     		b	.L43
 751              	.L51:
  92:Core/Src/tim.c ****   }
 752              		.loc 1 92 5 view .LVU227
 753 00d0 FFF7FEFF 		bl	Error_Handler
 754              	.LVL34:
 755 00d4 E8E7     		b	.L44
 756              	.L53:
 757 00d6 00BF     		.align	2
 758              	.L52:
 759 00d8 00000000 		.word	.LANCHOR1
 760 00dc 00000140 		.word	1073807360
 761              		.cfi_endproc
 762              	.LFE216:
 764              		.section	.text.MX_TIM2_Init,"ax",%progbits
 765              		.align	1
 766              		.global	MX_TIM2_Init
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	MX_TIM2_Init:
 772              	.LFB217:
 102:Core/Src/tim.c **** 
 773              		.loc 1 102 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 40
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777 0000 00B5     		push	{lr}
 778              	.LCFI18:
 779              		.cfi_def_cfa_offset 4
 780              		.cfi_offset 14, -4
 781 0002 8BB0     		sub	sp, sp, #44
 782              	.LCFI19:
 783              		.cfi_def_cfa_offset 48
 108:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 784              		.loc 1 108 3 view .LVU229
 108:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 785              		.loc 1 108 27 is_stmt 0 view .LVU230
 786 0004 0023     		movs	r3, #0
 787 0006 0893     		str	r3, [sp, #32]
 788 0008 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 24


 109:Core/Src/tim.c **** 
 789              		.loc 1 109 3 is_stmt 1 view .LVU231
 109:Core/Src/tim.c **** 
 790              		.loc 1 109 22 is_stmt 0 view .LVU232
 791 000a 0193     		str	r3, [sp, #4]
 792 000c 0293     		str	r3, [sp, #8]
 793 000e 0393     		str	r3, [sp, #12]
 794 0010 0493     		str	r3, [sp, #16]
 795 0012 0593     		str	r3, [sp, #20]
 796 0014 0693     		str	r3, [sp, #24]
 797 0016 0793     		str	r3, [sp, #28]
 114:Core/Src/tim.c ****   htim2.Init.Prescaler = 500-1;
 798              		.loc 1 114 3 is_stmt 1 view .LVU233
 114:Core/Src/tim.c ****   htim2.Init.Prescaler = 500-1;
 799              		.loc 1 114 18 is_stmt 0 view .LVU234
 800 0018 1D48     		ldr	r0, .L64
 801 001a 4FF08042 		mov	r2, #1073741824
 802 001e 0260     		str	r2, [r0]
 115:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 803              		.loc 1 115 3 is_stmt 1 view .LVU235
 115:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804              		.loc 1 115 24 is_stmt 0 view .LVU236
 805 0020 40F2F312 		movw	r2, #499
 806 0024 4260     		str	r2, [r0, #4]
 116:Core/Src/tim.c ****   htim2.Init.Period = 2000-1;
 807              		.loc 1 116 3 is_stmt 1 view .LVU237
 116:Core/Src/tim.c ****   htim2.Init.Period = 2000-1;
 808              		.loc 1 116 26 is_stmt 0 view .LVU238
 809 0026 8360     		str	r3, [r0, #8]
 117:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810              		.loc 1 117 3 is_stmt 1 view .LVU239
 117:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 811              		.loc 1 117 21 is_stmt 0 view .LVU240
 812 0028 40F2CF72 		movw	r2, #1999
 813 002c C260     		str	r2, [r0, #12]
 118:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 814              		.loc 1 118 3 is_stmt 1 view .LVU241
 118:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 815              		.loc 1 118 28 is_stmt 0 view .LVU242
 816 002e 0361     		str	r3, [r0, #16]
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 817              		.loc 1 119 3 is_stmt 1 view .LVU243
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 818              		.loc 1 119 32 is_stmt 0 view .LVU244
 819 0030 8361     		str	r3, [r0, #24]
 120:Core/Src/tim.c ****   {
 820              		.loc 1 120 3 is_stmt 1 view .LVU245
 120:Core/Src/tim.c ****   {
 821              		.loc 1 120 7 is_stmt 0 view .LVU246
 822 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 823              	.LVL35:
 120:Core/Src/tim.c ****   {
 824              		.loc 1 120 6 view .LVU247
 825 0036 F0B9     		cbnz	r0, .L60
 826              	.L55:
 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 827              		.loc 1 124 3 is_stmt 1 view .LVU248
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 25


 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 828              		.loc 1 124 37 is_stmt 0 view .LVU249
 829 0038 0023     		movs	r3, #0
 830 003a 0893     		str	r3, [sp, #32]
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 831              		.loc 1 125 3 is_stmt 1 view .LVU250
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 832              		.loc 1 125 33 is_stmt 0 view .LVU251
 833 003c 0993     		str	r3, [sp, #36]
 126:Core/Src/tim.c ****   {
 834              		.loc 1 126 3 is_stmt 1 view .LVU252
 126:Core/Src/tim.c ****   {
 835              		.loc 1 126 7 is_stmt 0 view .LVU253
 836 003e 08A9     		add	r1, sp, #32
 837 0040 1348     		ldr	r0, .L64
 838 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 839              	.LVL36:
 126:Core/Src/tim.c ****   {
 840              		.loc 1 126 6 view .LVU254
 841 0046 C8B9     		cbnz	r0, .L61
 842              	.L56:
 130:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 843              		.loc 1 130 3 is_stmt 1 view .LVU255
 130:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 844              		.loc 1 130 20 is_stmt 0 view .LVU256
 845 0048 6023     		movs	r3, #96
 846 004a 0193     		str	r3, [sp, #4]
 131:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 847              		.loc 1 131 3 is_stmt 1 view .LVU257
 131:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 848              		.loc 1 131 19 is_stmt 0 view .LVU258
 849 004c 0022     		movs	r2, #0
 850 004e 0292     		str	r2, [sp, #8]
 132:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 851              		.loc 1 132 3 is_stmt 1 view .LVU259
 132:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 852              		.loc 1 132 24 is_stmt 0 view .LVU260
 853 0050 0392     		str	r2, [sp, #12]
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 854              		.loc 1 133 3 is_stmt 1 view .LVU261
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 855              		.loc 1 133 24 is_stmt 0 view .LVU262
 856 0052 0592     		str	r2, [sp, #20]
 134:Core/Src/tim.c ****   {
 857              		.loc 1 134 3 is_stmt 1 view .LVU263
 134:Core/Src/tim.c ****   {
 858              		.loc 1 134 7 is_stmt 0 view .LVU264
 859 0054 01A9     		add	r1, sp, #4
 860 0056 0E48     		ldr	r0, .L64
 861 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 862              	.LVL37:
 134:Core/Src/tim.c ****   {
 863              		.loc 1 134 6 view .LVU265
 864 005c 88B9     		cbnz	r0, .L62
 865              	.L57:
 138:Core/Src/tim.c ****   {
 866              		.loc 1 138 3 is_stmt 1 view .LVU266
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 26


 138:Core/Src/tim.c ****   {
 867              		.loc 1 138 7 is_stmt 0 view .LVU267
 868 005e 0822     		movs	r2, #8
 869 0060 01A9     		add	r1, sp, #4
 870 0062 0B48     		ldr	r0, .L64
 871 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 872              	.LVL38:
 138:Core/Src/tim.c ****   {
 873              		.loc 1 138 6 view .LVU268
 874 0068 70B9     		cbnz	r0, .L63
 875              	.L58:
 145:Core/Src/tim.c **** 
 876              		.loc 1 145 3 is_stmt 1 view .LVU269
 877 006a 0948     		ldr	r0, .L64
 878 006c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 879              	.LVL39:
 147:Core/Src/tim.c **** /* TIM3 init function */
 880              		.loc 1 147 1 is_stmt 0 view .LVU270
 881 0070 0BB0     		add	sp, sp, #44
 882              	.LCFI20:
 883              		.cfi_remember_state
 884              		.cfi_def_cfa_offset 4
 885              		@ sp needed
 886 0072 5DF804FB 		ldr	pc, [sp], #4
 887              	.L60:
 888              	.LCFI21:
 889              		.cfi_restore_state
 122:Core/Src/tim.c ****   }
 890              		.loc 1 122 5 is_stmt 1 view .LVU271
 891 0076 FFF7FEFF 		bl	Error_Handler
 892              	.LVL40:
 893 007a DDE7     		b	.L55
 894              	.L61:
 128:Core/Src/tim.c ****   }
 895              		.loc 1 128 5 view .LVU272
 896 007c FFF7FEFF 		bl	Error_Handler
 897              	.LVL41:
 898 0080 E2E7     		b	.L56
 899              	.L62:
 136:Core/Src/tim.c ****   }
 900              		.loc 1 136 5 view .LVU273
 901 0082 FFF7FEFF 		bl	Error_Handler
 902              	.LVL42:
 903 0086 EAE7     		b	.L57
 904              	.L63:
 140:Core/Src/tim.c ****   }
 905              		.loc 1 140 5 view .LVU274
 906 0088 FFF7FEFF 		bl	Error_Handler
 907              	.LVL43:
 908 008c EDE7     		b	.L58
 909              	.L65:
 910 008e 00BF     		.align	2
 911              	.L64:
 912 0090 00000000 		.word	.LANCHOR2
 913              		.cfi_endproc
 914              	.LFE217:
 916              		.section	.text.MX_TIM3_Init,"ax",%progbits
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 27


 917              		.align	1
 918              		.global	MX_TIM3_Init
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	MX_TIM3_Init:
 924              	.LFB218:
 150:Core/Src/tim.c **** 
 925              		.loc 1 150 1 view -0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 40
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929 0000 00B5     		push	{lr}
 930              	.LCFI22:
 931              		.cfi_def_cfa_offset 4
 932              		.cfi_offset 14, -4
 933 0002 8BB0     		sub	sp, sp, #44
 934              	.LCFI23:
 935              		.cfi_def_cfa_offset 48
 156:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 936              		.loc 1 156 3 view .LVU276
 156:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 937              		.loc 1 156 27 is_stmt 0 view .LVU277
 938 0004 0023     		movs	r3, #0
 939 0006 0893     		str	r3, [sp, #32]
 940 0008 0993     		str	r3, [sp, #36]
 157:Core/Src/tim.c **** 
 941              		.loc 1 157 3 is_stmt 1 view .LVU278
 157:Core/Src/tim.c **** 
 942              		.loc 1 157 22 is_stmt 0 view .LVU279
 943 000a 0193     		str	r3, [sp, #4]
 944 000c 0293     		str	r3, [sp, #8]
 945 000e 0393     		str	r3, [sp, #12]
 946 0010 0493     		str	r3, [sp, #16]
 947 0012 0593     		str	r3, [sp, #20]
 948 0014 0693     		str	r3, [sp, #24]
 949 0016 0793     		str	r3, [sp, #28]
 162:Core/Src/tim.c ****   htim3.Init.Prescaler = 10-1;
 950              		.loc 1 162 3 is_stmt 1 view .LVU280
 162:Core/Src/tim.c ****   htim3.Init.Prescaler = 10-1;
 951              		.loc 1 162 18 is_stmt 0 view .LVU281
 952 0018 1C48     		ldr	r0, .L76
 953 001a 1D4A     		ldr	r2, .L76+4
 954 001c 0260     		str	r2, [r0]
 163:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 955              		.loc 1 163 3 is_stmt 1 view .LVU282
 163:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 956              		.loc 1 163 24 is_stmt 0 view .LVU283
 957 001e 0922     		movs	r2, #9
 958 0020 4260     		str	r2, [r0, #4]
 164:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 959              		.loc 1 164 3 is_stmt 1 view .LVU284
 164:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
 960              		.loc 1 164 26 is_stmt 0 view .LVU285
 961 0022 8360     		str	r3, [r0, #8]
 165:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 962              		.loc 1 165 3 is_stmt 1 view .LVU286
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 28


 165:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 963              		.loc 1 165 21 is_stmt 0 view .LVU287
 964 0024 40F2E732 		movw	r2, #999
 965 0028 C260     		str	r2, [r0, #12]
 166:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 966              		.loc 1 166 3 is_stmt 1 view .LVU288
 166:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 967              		.loc 1 166 28 is_stmt 0 view .LVU289
 968 002a 0361     		str	r3, [r0, #16]
 167:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 969              		.loc 1 167 3 is_stmt 1 view .LVU290
 167:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 970              		.loc 1 167 32 is_stmt 0 view .LVU291
 971 002c 8361     		str	r3, [r0, #24]
 168:Core/Src/tim.c ****   {
 972              		.loc 1 168 3 is_stmt 1 view .LVU292
 168:Core/Src/tim.c ****   {
 973              		.loc 1 168 7 is_stmt 0 view .LVU293
 974 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 975              	.LVL44:
 168:Core/Src/tim.c ****   {
 976              		.loc 1 168 6 view .LVU294
 977 0032 F8B9     		cbnz	r0, .L72
 978              	.L67:
 172:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 979              		.loc 1 172 3 is_stmt 1 view .LVU295
 172:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 980              		.loc 1 172 37 is_stmt 0 view .LVU296
 981 0034 0023     		movs	r3, #0
 982 0036 0893     		str	r3, [sp, #32]
 173:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 983              		.loc 1 173 3 is_stmt 1 view .LVU297
 173:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 984              		.loc 1 173 33 is_stmt 0 view .LVU298
 985 0038 0993     		str	r3, [sp, #36]
 174:Core/Src/tim.c ****   {
 986              		.loc 1 174 3 is_stmt 1 view .LVU299
 174:Core/Src/tim.c ****   {
 987              		.loc 1 174 7 is_stmt 0 view .LVU300
 988 003a 08A9     		add	r1, sp, #32
 989 003c 1348     		ldr	r0, .L76
 990 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 991              	.LVL45:
 174:Core/Src/tim.c ****   {
 992              		.loc 1 174 6 view .LVU301
 993 0042 D0B9     		cbnz	r0, .L73
 994              	.L68:
 178:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 995              		.loc 1 178 3 is_stmt 1 view .LVU302
 178:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 996              		.loc 1 178 20 is_stmt 0 view .LVU303
 997 0044 6023     		movs	r3, #96
 998 0046 0193     		str	r3, [sp, #4]
 179:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 999              		.loc 1 179 3 is_stmt 1 view .LVU304
 179:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1000              		.loc 1 179 19 is_stmt 0 view .LVU305
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 29


 1001 0048 0022     		movs	r2, #0
 1002 004a 0292     		str	r2, [sp, #8]
 180:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1003              		.loc 1 180 3 is_stmt 1 view .LVU306
 180:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1004              		.loc 1 180 24 is_stmt 0 view .LVU307
 1005 004c 0392     		str	r2, [sp, #12]
 181:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1006              		.loc 1 181 3 is_stmt 1 view .LVU308
 181:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1007              		.loc 1 181 24 is_stmt 0 view .LVU309
 1008 004e 0592     		str	r2, [sp, #20]
 182:Core/Src/tim.c ****   {
 1009              		.loc 1 182 3 is_stmt 1 view .LVU310
 182:Core/Src/tim.c ****   {
 1010              		.loc 1 182 7 is_stmt 0 view .LVU311
 1011 0050 01A9     		add	r1, sp, #4
 1012 0052 0E48     		ldr	r0, .L76
 1013 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1014              	.LVL46:
 182:Core/Src/tim.c ****   {
 1015              		.loc 1 182 6 view .LVU312
 1016 0058 90B9     		cbnz	r0, .L74
 1017              	.L69:
 186:Core/Src/tim.c ****   {
 1018              		.loc 1 186 3 is_stmt 1 view .LVU313
 186:Core/Src/tim.c ****   {
 1019              		.loc 1 186 7 is_stmt 0 view .LVU314
 1020 005a 0422     		movs	r2, #4
 1021 005c 0DEB0201 		add	r1, sp, r2
 1022 0060 0A48     		ldr	r0, .L76
 1023 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1024              	.LVL47:
 186:Core/Src/tim.c ****   {
 1025              		.loc 1 186 6 view .LVU315
 1026 0066 70B9     		cbnz	r0, .L75
 1027              	.L70:
 193:Core/Src/tim.c **** 
 1028              		.loc 1 193 3 is_stmt 1 view .LVU316
 1029 0068 0848     		ldr	r0, .L76
 1030 006a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1031              	.LVL48:
 195:Core/Src/tim.c **** /* TIM6 init function */
 1032              		.loc 1 195 1 is_stmt 0 view .LVU317
 1033 006e 0BB0     		add	sp, sp, #44
 1034              	.LCFI24:
 1035              		.cfi_remember_state
 1036              		.cfi_def_cfa_offset 4
 1037              		@ sp needed
 1038 0070 5DF804FB 		ldr	pc, [sp], #4
 1039              	.L72:
 1040              	.LCFI25:
 1041              		.cfi_restore_state
 170:Core/Src/tim.c ****   }
 1042              		.loc 1 170 5 is_stmt 1 view .LVU318
 1043 0074 FFF7FEFF 		bl	Error_Handler
 1044              	.LVL49:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 30


 1045 0078 DCE7     		b	.L67
 1046              	.L73:
 176:Core/Src/tim.c ****   }
 1047              		.loc 1 176 5 view .LVU319
 1048 007a FFF7FEFF 		bl	Error_Handler
 1049              	.LVL50:
 1050 007e E1E7     		b	.L68
 1051              	.L74:
 184:Core/Src/tim.c ****   }
 1052              		.loc 1 184 5 view .LVU320
 1053 0080 FFF7FEFF 		bl	Error_Handler
 1054              	.LVL51:
 1055 0084 E9E7     		b	.L69
 1056              	.L75:
 188:Core/Src/tim.c ****   }
 1057              		.loc 1 188 5 view .LVU321
 1058 0086 FFF7FEFF 		bl	Error_Handler
 1059              	.LVL52:
 1060 008a EDE7     		b	.L70
 1061              	.L77:
 1062              		.align	2
 1063              	.L76:
 1064 008c 00000000 		.word	.LANCHOR3
 1065 0090 00040040 		.word	1073742848
 1066              		.cfi_endproc
 1067              	.LFE218:
 1069              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1070              		.align	1
 1071              		.global	HAL_TIM_PWM_MspDeInit
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1076              	HAL_TIM_PWM_MspDeInit:
 1077              	.LVL53:
 1078              	.LFB223:
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 369:Core/Src/tim.c **** {
 1079              		.loc 1 369 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 370:Core/Src/tim.c **** 
 371:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1084              		.loc 1 371 3 view .LVU323
 1085              		.loc 1 371 19 is_stmt 0 view .LVU324
 1086 0000 0368     		ldr	r3, [r0]
 1087              		.loc 1 371 5 view .LVU325
 1088 0002 0F4A     		ldr	r2, .L85
 1089 0004 9342     		cmp	r3, r2
 1090 0006 06D0     		beq	.L82
 372:Core/Src/tim.c ****   {
 373:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 374:Core/Src/tim.c **** 
 375:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 376:Core/Src/tim.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 31


 377:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 381:Core/Src/tim.c ****   }
 382:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
 1091              		.loc 1 382 8 is_stmt 1 view .LVU326
 1092              		.loc 1 382 10 is_stmt 0 view .LVU327
 1093 0008 B3F1804F 		cmp	r3, #1073741824
 1094 000c 0AD0     		beq	.L83
 383:Core/Src/tim.c ****   {
 384:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 387:Core/Src/tim.c ****     /* Peripheral clock disable */
 388:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 389:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 392:Core/Src/tim.c ****   }
 393:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 1095              		.loc 1 393 8 is_stmt 1 view .LVU328
 1096              		.loc 1 393 10 is_stmt 0 view .LVU329
 1097 000e 0D4A     		ldr	r2, .L85+4
 1098 0010 9342     		cmp	r3, r2
 1099 0012 0DD0     		beq	.L84
 1100              	.L78:
 394:Core/Src/tim.c ****   {
 395:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 396:Core/Src/tim.c **** 
 397:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 398:Core/Src/tim.c ****     /* Peripheral clock disable */
 399:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 400:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 401:Core/Src/tim.c **** 
 402:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 403:Core/Src/tim.c ****   }
 404:Core/Src/tim.c **** }
 1101              		.loc 1 404 1 view .LVU330
 1102 0014 7047     		bx	lr
 1103              	.L82:
 377:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1104              		.loc 1 377 5 is_stmt 1 view .LVU331
 1105 0016 02F59C32 		add	r2, r2, #79872
 1106 001a 536C     		ldr	r3, [r2, #68]
 1107 001c 23F00103 		bic	r3, r3, #1
 1108 0020 5364     		str	r3, [r2, #68]
 1109 0022 7047     		bx	lr
 1110              	.L83:
 388:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1111              		.loc 1 388 5 view .LVU332
 1112 0024 084A     		ldr	r2, .L85+8
 1113 0026 136C     		ldr	r3, [r2, #64]
 1114 0028 23F00103 		bic	r3, r3, #1
 1115 002c 1364     		str	r3, [r2, #64]
 1116 002e 7047     		bx	lr
 1117              	.L84:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 32


 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1118              		.loc 1 399 5 view .LVU333
 1119 0030 02F50D32 		add	r2, r2, #144384
 1120 0034 136C     		ldr	r3, [r2, #64]
 1121 0036 23F00203 		bic	r3, r3, #2
 1122 003a 1364     		str	r3, [r2, #64]
 1123              		.loc 1 404 1 is_stmt 0 view .LVU334
 1124 003c EAE7     		b	.L78
 1125              	.L86:
 1126 003e 00BF     		.align	2
 1127              	.L85:
 1128 0040 00000140 		.word	1073807360
 1129 0044 00040040 		.word	1073742848
 1130 0048 00380240 		.word	1073887232
 1131              		.cfi_endproc
 1132              	.LFE223:
 1134              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1135              		.align	1
 1136              		.global	HAL_TIM_Base_MspDeInit
 1137              		.syntax unified
 1138              		.thumb
 1139              		.thumb_func
 1141              	HAL_TIM_Base_MspDeInit:
 1142              	.LVL54:
 1143              	.LFB224:
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 407:Core/Src/tim.c **** {
 1144              		.loc 1 407 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		.loc 1 407 1 is_stmt 0 view .LVU336
 1149 0000 08B5     		push	{r3, lr}
 1150              	.LCFI26:
 1151              		.cfi_def_cfa_offset 8
 1152              		.cfi_offset 3, -8
 1153              		.cfi_offset 14, -4
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 1154              		.loc 1 409 3 is_stmt 1 view .LVU337
 1155              		.loc 1 409 20 is_stmt 0 view .LVU338
 1156 0002 0268     		ldr	r2, [r0]
 1157              		.loc 1 409 5 view .LVU339
 1158 0004 064B     		ldr	r3, .L91
 1159 0006 9A42     		cmp	r2, r3
 1160 0008 00D0     		beq	.L90
 1161              	.LVL55:
 1162              	.L87:
 410:Core/Src/tim.c ****   {
 411:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 414:Core/Src/tim.c ****     /* Peripheral clock disable */
 415:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 33


 418:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
 419:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 420:Core/Src/tim.c **** 
 421:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 422:Core/Src/tim.c ****   }
 423:Core/Src/tim.c **** }
 1163              		.loc 1 423 1 view .LVU340
 1164 000a 08BD     		pop	{r3, pc}
 1165              	.LVL56:
 1166              	.L90:
 415:Core/Src/tim.c **** 
 1167              		.loc 1 415 5 is_stmt 1 view .LVU341
 1168 000c 054A     		ldr	r2, .L91+4
 1169 000e 136C     		ldr	r3, [r2, #64]
 1170 0010 23F01003 		bic	r3, r3, #16
 1171 0014 1364     		str	r3, [r2, #64]
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1172              		.loc 1 418 5 view .LVU342
 1173 0016 3620     		movs	r0, #54
 1174              	.LVL57:
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1175              		.loc 1 418 5 is_stmt 0 view .LVU343
 1176 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1177              	.LVL58:
 1178              		.loc 1 423 1 view .LVU344
 1179 001c F5E7     		b	.L87
 1180              	.L92:
 1181 001e 00BF     		.align	2
 1182              	.L91:
 1183 0020 00100040 		.word	1073745920
 1184 0024 00380240 		.word	1073887232
 1185              		.cfi_endproc
 1186              	.LFE224:
 1188              		.global	htim6
 1189              		.global	htim3
 1190              		.global	htim2
 1191              		.global	htim1
 1192              		.section	.bss.htim1,"aw",%nobits
 1193              		.align	2
 1194              		.set	.LANCHOR1,. + 0
 1197              	htim1:
 1198 0000 00000000 		.space	72
 1198      00000000 
 1198      00000000 
 1198      00000000 
 1198      00000000 
 1199              		.section	.bss.htim2,"aw",%nobits
 1200              		.align	2
 1201              		.set	.LANCHOR2,. + 0
 1204              	htim2:
 1205 0000 00000000 		.space	72
 1205      00000000 
 1205      00000000 
 1205      00000000 
 1205      00000000 
 1206              		.section	.bss.htim3,"aw",%nobits
 1207              		.align	2
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 34


 1208              		.set	.LANCHOR3,. + 0
 1211              	htim3:
 1212 0000 00000000 		.space	72
 1212      00000000 
 1212      00000000 
 1212      00000000 
 1212      00000000 
 1213              		.section	.bss.htim6,"aw",%nobits
 1214              		.align	2
 1215              		.set	.LANCHOR0,. + 0
 1218              	htim6:
 1219 0000 00000000 		.space	72
 1219      00000000 
 1219      00000000 
 1219      00000000 
 1219      00000000 
 1220              		.text
 1221              	.Letext0:
 1222              		.file 2 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 1223              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1224              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f412cx.h"
 1225              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1226              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1227              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1228              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1229              		.file 9 "Core/Inc/tim.h"
 1230              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1231              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1232              		.file 12 "Core/Inc/main.h"
 1233              		.file 13 "<built-in>"
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:20     .text.MX_TIM6_Init:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:26     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:110    .text.MX_TIM6_Init:00000044 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:116    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:122    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:224    .text.HAL_TIM_PWM_MspInit:00000068 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:231    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:237    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:299    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:304    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:310    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:529    .text.HAL_TIM_MspPostInit:000000e0 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:538    .text.MX_TIM1_Init:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:544    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:759    .text.MX_TIM1_Init:000000d8 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:765    .text.MX_TIM2_Init:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:771    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:912    .text.MX_TIM2_Init:00000090 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:917    .text.MX_TIM3_Init:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:923    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1064   .text.MX_TIM3_Init:0000008c $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1070   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1076   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1128   .text.HAL_TIM_PWM_MspDeInit:00000040 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1135   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1141   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1183   .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1218   .bss.htim6:00000000 htim6
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1211   .bss.htim3:00000000 htim3
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1204   .bss.htim2:00000000 htim2
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1197   .bss.htim1:00000000 htim1
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1193   .bss.htim1:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1200   .bss.htim2:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1207   .bss.htim3:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccpNxJmX.s:1214   .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
