********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PP0113] top.v:2 Unused macro argument "asid_width_mp".

[WARNI:PP0113] top.v:2 Unused macro argument "paddr_width_mp".

[ERROR:PA0207] top.v:12 Syntax error: mismatched input '(' expecting {';', 'extern', 'virtual', 'class', 'endclass', 'type', 'const', 'function', 'new', 'static', 'protected', 'local', 'rand', 'randc', 'constraint', 'automatic', 'localparam', 'parameter', 'import', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', 'var', 'context', 'pure', DOLLAR_UNIT, '(*', 'expect', 'covergroup', 'soft', 'global', 'do', 'this', 'randomize', 'final', 'task', 'sample', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
  (1 + (((
  ^-- ./slpp_unit/work/top.v:14 col:2.

[INFO :CP0300] Compilation...

[INFO :CP0302] top.v:9 Compile class "work@c2".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0508] Nb Top level modules: 0.

[NOTE :EL0509] Max instance depth: 0.

[NOTE :EL0510] Nb instances: 0.

[NOTE :EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 4

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

0.21user 0.03system 0:00.25elapsed 100%CPU (0avgtext+0avgdata 45880maxresident)k
0inputs+16outputs (0major+10189minor)pagefaults 0swaps
