{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715592540472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715592540473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:29:00 2024 " "Processing started: Mon May 13 12:29:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715592540473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592540473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipeTemp_Controller -c PipeTemp_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipeTemp_Controller -c PipeTemp_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592540473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715592540754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715592540754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PipeTemp_Controller.v(105) " "Verilog HDL information at PipeTemp_Controller.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715592547860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PipeTemp_Controller.v(289) " "Verilog HDL information at PipeTemp_Controller.v(289): always construct contains both blocking and non-blocking assignments" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715592547860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipetemp_controller.v 5 5 " "Found 5 design units, including 5 entities, in source file pipetemp_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeTemp_Controller " "Found entity 1: PipeTemp_Controller" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592547861 ""} { "Info" "ISGN_ENTITY_NAME" "2 PipeTemp_Controller_tb " "Found entity 2: PipeTemp_Controller_tb" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592547861 ""} { "Info" "ISGN_ENTITY_NAME" "3 RisingEdgeDetector " "Found entity 3: RisingEdgeDetector" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592547861 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_7seg_anode " "Found entity 4: decoder_7seg_anode" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592547861 ""} { "Info" "ISGN_ENTITY_NAME" "5 clock_divider " "Found entity 5: clock_divider" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592547861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592547861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipeTemp_Controller " "Elaborating entity \"PipeTemp_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715592547887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PipeTemp_Controller.v(108) " "Verilog HDL assignment warning at PipeTemp_Controller.v(108): truncated value with size 32 to match size of target (6)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547888 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(109) " "Verilog HDL assignment warning at PipeTemp_Controller.v(109): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547889 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PipeTemp_Controller.v(115) " "Verilog HDL assignment warning at PipeTemp_Controller.v(115): truncated value with size 32 to match size of target (8)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547889 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PipeTemp_Controller.v(130) " "Verilog HDL assignment warning at PipeTemp_Controller.v(130): truncated value with size 32 to match size of target (6)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547889 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(131) " "Verilog HDL assignment warning at PipeTemp_Controller.v(131): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547889 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(134) " "Verilog HDL assignment warning at PipeTemp_Controller.v(134): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547889 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(141) " "Verilog HDL assignment warning at PipeTemp_Controller.v(141): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547889 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(144) " "Verilog HDL assignment warning at PipeTemp_Controller.v(144): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547890 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(147) " "Verilog HDL assignment warning at PipeTemp_Controller.v(147): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547890 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(150) " "Verilog HDL assignment warning at PipeTemp_Controller.v(150): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547890 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipeTemp_Controller.v(153) " "Verilog HDL assignment warning at PipeTemp_Controller.v(153): truncated value with size 32 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547890 "|PipeTemp_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 PipeTemp_Controller.v(156) " "Verilog HDL assignment warning at PipeTemp_Controller.v(156): truncated value with size 6 to match size of target (4)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547890 "|PipeTemp_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg_anode decoder_7seg_anode:decoder_seconds_units " "Elaborating entity \"decoder_7seg_anode\" for hierarchy \"decoder_7seg_anode:decoder_seconds_units\"" {  } { { "PipeTemp_Controller.v" "decoder_seconds_units" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592547911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divid " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divid\"" {  } { { "PipeTemp_Controller.v" "clock_divid" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592547916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 PipeTemp_Controller.v(294) " "Verilog HDL assignment warning at PipeTemp_Controller.v(294): truncated value with size 32 to match size of target (25)" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592547916 "|PipeTemp_Controller|clock_divider:clock_divid"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "PipeTemp_Controller.v" "Mod0" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592548137 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "PipeTemp_Controller.v" "Div0" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592548137 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715592548137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592548165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548165 ""}  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715592548165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "D:/Codes/VeriLog/Codes File/db/lpm_divide_rll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592548197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592548197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Codes/VeriLog/Codes File/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592548204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592548204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "D:/Codes/VeriLog/Codes File/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592548231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592548231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Codes/VeriLog/Codes File/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592548272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592548272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Codes/VeriLog/Codes File/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592548303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592548303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592548309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715592548309 ""}  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715592548309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "D:/Codes/VeriLog/Codes File/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592548338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592548338 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 5 -1 0 } } { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715592548534 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715592548534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Shutdown VCC " "Pin \"Shutdown\" is stuck at VCC" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|Shutdown"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens_minutes_segment_leds\[0\] GND " "Pin \"tens_minutes_segment_leds\[0\]\" is stuck at GND" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|tens_minutes_segment_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens_minutes_segment_leds\[4\] VCC " "Pin \"tens_minutes_segment_leds\[4\]\" is stuck at VCC" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|tens_minutes_segment_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens_minutes_segment_leds\[5\] VCC " "Pin \"tens_minutes_segment_leds\[5\]\" is stuck at VCC" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|tens_minutes_segment_leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutes_tens\[1\] GND " "Pin \"minutes_tens\[1\]\" is stuck at GND" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|minutes_tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutes_tens\[2\] GND " "Pin \"minutes_tens\[2\]\" is stuck at GND" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|minutes_tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minutes_tens\[3\] GND " "Pin \"minutes_tens\[3\]\" is stuck at GND" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|minutes_tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seconds_tens\[3\] GND " "Pin \"seconds_tens\[3\]\" is stuck at GND" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715592548750 "|PipeTemp_Controller|seconds_tens[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715592548750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715592548812 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715592549301 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_28_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_28_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_28_result_int\[0\]~12" { Text "D:/Codes/VeriLog/Codes File/db/alt_u_div_uhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592549307 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_29_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_29_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_29_result_int\[0\]~12" { Text "D:/Codes/VeriLog/Codes File/db/alt_u_div_uhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592549307 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_31_result_int\[0\]~12" { Text "D:/Codes/VeriLog/Codes File/db/alt_u_div_uhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592549307 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_28_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_28_result_int\[0\]~14\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_28_result_int\[0\]~14" { Text "D:/Codes/VeriLog/Codes File/db/alt_u_div_uhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592549307 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_29_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_29_result_int\[0\]~14\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_29_result_int\[0\]~14" { Text "D:/Codes/VeriLog/Codes File/db/alt_u_div_uhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592549307 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715592549307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Codes/VeriLog/Codes File/output_files/PipeTemp_Controller.map.smsg " "Generated suppressed messages file D:/Codes/VeriLog/Codes File/output_files/PipeTemp_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592549336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715592549468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592549468 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp_Data\[0\] " "No output dependent on input pin \"Temp_Data\[0\]\"" {  } { { "PipeTemp_Controller.v" "" { Text "D:/Codes/VeriLog/Codes File/PipeTemp_Controller.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592549537 "|PipeTemp_Controller|Temp_Data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715592549537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1166 " "Implemented 1166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715592549537 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715592549537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1109 " "Implemented 1109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715592549537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715592549537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715592549558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:29:09 2024 " "Processing ended: Mon May 13 12:29:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715592549558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715592549558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715592549558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592549558 ""}
