#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 19:03:01 2018
# Process ID: 6692
# Current directory: C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1
# Command line: vivado.exe -log top_level_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_test.tcl
# Log file: C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1/top_level_test.vds
# Journal file: C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_test.tcl -notrace
Command: synth_design -top top_level_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 357.941 ; gain = 100.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_test' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:25]
	Parameter mem_depth bound to: 270000 - type: integer 
	Parameter g_CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/imports/Desktop/UART_RX.vhd:11' bound to instance 'UART_READ' of component 'UART_RX' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:107]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/imports/Desktop/UART_RX.vhd:24]
	Parameter g_CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/imports/Desktop/UART_RX.vhd:24]
	Parameter mem_depth bound to: 270000 - type: integer 
INFO: [Synth 8-3491] module 'MEM' declared at 'C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:11' bound to instance 'w_r_mem' of component 'MEM' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:110]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:33]
	Parameter mem_depth bound to: 270000 - type: integer 
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element Hx_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element Hy_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element element_0_0_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element element_0_1_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element element_0_2_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element element_1_0_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element element_1_2_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element element_2_0_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element element_2_1_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element element_2_2_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'MEM' (2#1) [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd:33]
	Parameter g_CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:11' bound to instance 'UART_TRANSMIT' of component 'UART_TX' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:114]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:27]
	Parameter g_CLKS_PER_BIT bound to: 434 - type: integer 
WARNING: [Synth 8-614] signal 'data_count' is read in the process but is not in the sensitivity list [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:27]
WARNING: [Synth 8-614] signal 'o_tx_active' is read in the process but is not in the sensitivity list [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:118]
WARNING: [Synth 8-614] signal 'process_done' is read in the process but is not in the sensitivity list [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'top_level_test' (4#1) [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:25]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[15]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[14]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[13]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[12]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[11]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[10]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[9]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[8]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[7]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[6]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[5]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[4]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[3]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[2]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[1]
WARNING: [Synth 8-3331] design MEM has unconnected port i_r_adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 472.730 ; gain = 214.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 472.730 ; gain = 214.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 472.730 ; gain = 214.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/constrs_1/imports/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/constrs_1/imports/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/constrs_1/imports/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 768.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 768.965 ; gain = 511.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 768.965 ; gain = 511.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 768.965 ; gain = 511.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "process_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "col" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 768.965 ; gain = 511.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 6     
	   4 Input      8 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	            2109K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   4 Input      8 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module MEM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            2109K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 2     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'col_reg[8:0]' into 'col_reg[8:0]' [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element UART_TRANSMIT/r_TX_Done_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.srcs/sources_1/new/top_level_test.vhd:111]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[15]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[14]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[13]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[12]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[11]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[10]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[9]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[8]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[7]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[6]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[5]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[4]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[3]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[2]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[1]
WARNING: [Synth 8-3331] design top_level_test has unconnected port i_r_adr[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:34 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-------------------+-----------+----------------------+------------------------------------+
|Module Name    | RTL Object        | Inference | Size (Depth x Width) | Primitives                         | 
+---------------+-------------------+-----------+----------------------+------------------------------------+
|top_level_test | w_r_mem/r_mem_reg | Implied   | 512 K x 8            | RAM64X1D x 67504  RAM64M x 67504   | 
+---------------+-------------------+-----------+----------------------+------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:50 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:53 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+-------------------+-----------+----------------------+------------------------------------+
|Module Name    | RTL Object        | Inference | Size (Depth x Width) | Primitives                         | 
+---------------+-------------------+-----------+----------------------+------------------------------------+
|top_level_test | w_r_mem/r_mem_reg | Implied   | 512 K x 8            | RAM64X1D x 67504  RAM64M x 67504   | 
+---------------+-------------------+-----------+----------------------+------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'index_1_2_reg[0]' (FDE) to 'index_0_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'index_2_0_reg[0]' (FDE) to 'index_0_0_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:02:55 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:40 ; elapsed = 00:02:55 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:02:56 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:02:56 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:02:56 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:02:56 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    67|
|3     |LUT1     |    10|
|4     |LUT2     |   101|
|5     |LUT3     |    79|
|6     |LUT4     |   103|
|7     |LUT5     |    97|
|8     |LUT6     |   163|
|9     |RAM64M   |    64|
|10    |RAM64X1D |    64|
|11    |FDCE     |    20|
|12    |FDRE     |   153|
|13    |FDSE     |     8|
|14    |IBUF     |     3|
|15    |OBUF     |     9|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |   942|
|2     |  UART_READ     |UART_RX |    69|
|3     |  UART_TRANSMIT |UART_TX |    77|
|4     |  w_r_mem       |MEM     |   470|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:02:56 . Memory (MB): peak = 1860.328 ; gain = 1602.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:36 . Memory (MB): peak = 1860.328 ; gain = 1306.227
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:02:56 . Memory (MB): peak = 1860.328 ; gain = 1602.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:02 . Memory (MB): peak = 1860.328 ; gain = 1615.488
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1/top_level_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_test_utilization_synth.rpt -pb top_level_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1860.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 19:06:17 2018...
