Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_tracking
/ipcore_dir/tracking_fifo.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'tracking_fifo'...
Applying external generics to 'tracking_fifo'...
Delivering associated files for 'tracking_fifo'...
Delivering EJava files for 'tracking_fifo'...
Generating implementation netlist for 'tracking_fifo'...
INFO:sim - Pre-processing HDL files for 'tracking_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'tracking_fifo'
Running ngcbuild...
Writing VHO instantiation template for 'tracking_fifo'...
Writing VHDL behavioral simulation model for 'tracking_fifo'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: tracking_fifo.xco
XMDF file found: tracking_fifo_xmdf.tcl
Adding
/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_tracking
/ipcore_dir/tmp/_cg/tracking_fifo.asy -view all -origin_type imported
Adding
/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_tracking
/ipcore_dir/tmp/_cg/tracking_fifo.ngc -view all -origin_type created
Checking file
"/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_trackin
g/ipcore_dir/tmp/_cg/tracking_fifo.ngc" for project device match ...
File
"/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_trackin
g/ipcore_dir/tmp/_cg/tracking_fifo.ngc" device information matches project
device.
Adding
/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_tracking
/ipcore_dir/tmp/_cg/tracking_fifo.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_trac
   king/ipcore_dir/tmp/_cg/tracking_fifo.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/erik/Documents/high_eta/glib/devs/gem_arch/prj/oh_v3_fmc_vfat_gtx_tracking
/ipcore_dir/tmp/_cg/tracking_fifo.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/tracking_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'tracking_fifo'.
Saved CGP file for project 'tracking_fifo'.
Closed project file.
