{
  "module_name": "ov13b10.c",
  "hash_id": "c944c5677fc5c37923a29378a92eb19b926f9e24ec136ea3a67336cb2fae6596",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov13b10.c",
  "human_readable_source": "\n\n\n#include <linux/acpi.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV13B10_REG_VALUE_08BIT\t\t1\n#define OV13B10_REG_VALUE_16BIT\t\t2\n#define OV13B10_REG_VALUE_24BIT\t\t3\n\n#define OV13B10_REG_MODE_SELECT\t\t0x0100\n#define OV13B10_MODE_STANDBY\t\t0x00\n#define OV13B10_MODE_STREAMING\t\t0x01\n\n#define OV13B10_REG_SOFTWARE_RST\t0x0103\n#define OV13B10_SOFTWARE_RST\t\t0x01\n\n \n#define OV13B10_REG_CHIP_ID\t\t0x300a\n#define OV13B10_CHIP_ID\t\t\t0x560d42\n\n \n#define OV13B10_REG_VTS\t\t\t0x380e\n#define OV13B10_VTS_30FPS\t\t0x0c7c\n#define OV13B10_VTS_60FPS\t\t0x063e\n#define OV13B10_VTS_MAX\t\t\t0x7fff\n\n \n#define OV13B10_PPL_560MHZ\t\t4704\n\n \n#define OV13B10_REG_EXPOSURE\t\t0x3500\n#define OV13B10_EXPOSURE_MIN\t\t4\n#define OV13B10_EXPOSURE_STEP\t\t1\n#define OV13B10_EXPOSURE_DEFAULT\t0x40\n\n \n#define OV13B10_REG_ANALOG_GAIN\t\t0x3508\n#define OV13B10_ANA_GAIN_MIN\t\t0x80\n#define OV13B10_ANA_GAIN_MAX\t\t0x07c0\n#define OV13B10_ANA_GAIN_STEP\t\t1\n#define OV13B10_ANA_GAIN_DEFAULT\t0x80\n\n \n#define OV13B10_REG_DGTL_GAIN_H\t\t0x350a\n#define OV13B10_REG_DGTL_GAIN_M\t\t0x350b\n#define OV13B10_REG_DGTL_GAIN_L\t\t0x350c\n\n#define OV13B10_DGTL_GAIN_MIN\t\t1024\t      \n#define OV13B10_DGTL_GAIN_MAX\t\t(4096 - 1)    \n#define OV13B10_DGTL_GAIN_DEFAULT\t2560\t      \n#define OV13B10_DGTL_GAIN_STEP\t\t1\t      \n\n#define OV13B10_DGTL_GAIN_L_SHIFT\t6\n#define OV13B10_DGTL_GAIN_L_MASK\t0x3\n#define OV13B10_DGTL_GAIN_M_SHIFT\t2\n#define OV13B10_DGTL_GAIN_M_MASK\t0xff\n#define OV13B10_DGTL_GAIN_H_SHIFT\t10\n#define OV13B10_DGTL_GAIN_H_MASK\t0x3\n\n \n#define OV13B10_REG_TEST_PATTERN\t0x5080\n#define OV13B10_TEST_PATTERN_ENABLE\tBIT(7)\n#define OV13B10_TEST_PATTERN_MASK\t0xf3\n#define OV13B10_TEST_PATTERN_BAR_SHIFT\t2\n\n \n#define OV13B10_REG_FORMAT1\t\t0x3820\n#define OV13B10_REG_FORMAT2\t\t0x3821\n\n \n#define OV13B10_REG_H_WIN_OFFSET\t0x3811\n\n \n#define OV13B10_REG_V_WIN_OFFSET\t0x3813\n\nstruct ov13b10_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov13b10_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov13b10_reg *regs;\n};\n\n \nstruct ov13b10_link_freq_config {\n\tu32 pixels_per_line;\n\n\t \n\tstruct ov13b10_reg_list reg_list;\n};\n\n \nstruct ov13b10_mode {\n\t \n\tu32 width;\n\t \n\tu32 height;\n\n\t \n\tu32 vts_def;\n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\t \n\tstruct ov13b10_reg_list reg_list;\n};\n\n \nstatic const struct ov13b10_reg mipi_data_rate_1120mbps[] = {\n\t{0x0103, 0x01},\n\t{0x0303, 0x04},\n\t{0x0305, 0xaf},\n\t{0x0321, 0x00},\n\t{0x0323, 0x04},\n\t{0x0324, 0x01},\n\t{0x0325, 0xa4},\n\t{0x0326, 0x81},\n\t{0x0327, 0x04},\n\t{0x3012, 0x07},\n\t{0x3013, 0x32},\n\t{0x3107, 0x23},\n\t{0x3501, 0x0c},\n\t{0x3502, 0x10},\n\t{0x3504, 0x08},\n\t{0x3508, 0x07},\n\t{0x3509, 0xc0},\n\t{0x3600, 0x16},\n\t{0x3601, 0x54},\n\t{0x3612, 0x4e},\n\t{0x3620, 0x00},\n\t{0x3621, 0x68},\n\t{0x3622, 0x66},\n\t{0x3623, 0x03},\n\t{0x3662, 0x92},\n\t{0x3666, 0xbb},\n\t{0x3667, 0x44},\n\t{0x366e, 0xff},\n\t{0x366f, 0xf3},\n\t{0x3675, 0x44},\n\t{0x3676, 0x00},\n\t{0x367f, 0xe9},\n\t{0x3681, 0x32},\n\t{0x3682, 0x1f},\n\t{0x3683, 0x0b},\n\t{0x3684, 0x0b},\n\t{0x3704, 0x0f},\n\t{0x3706, 0x40},\n\t{0x3708, 0x3b},\n\t{0x3709, 0x72},\n\t{0x370b, 0xa2},\n\t{0x3714, 0x24},\n\t{0x371a, 0x3e},\n\t{0x3725, 0x42},\n\t{0x3739, 0x12},\n\t{0x3767, 0x00},\n\t{0x377a, 0x0d},\n\t{0x3789, 0x18},\n\t{0x3790, 0x40},\n\t{0x3791, 0xa2},\n\t{0x37c2, 0x04},\n\t{0x37c3, 0xf1},\n\t{0x37d9, 0x0c},\n\t{0x37da, 0x02},\n\t{0x37dc, 0x02},\n\t{0x37e1, 0x04},\n\t{0x37e2, 0x0a},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x47},\n\t{0x3808, 0x10},\n\t{0x3809, 0x70},\n\t{0x380a, 0x0c},\n\t{0x380b, 0x30},\n\t{0x380c, 0x04},\n\t{0x380d, 0x98},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x7c},\n\t{0x3811, 0x0f},\n\t{0x3813, 0x09},\n\t{0x3814, 0x01},\n\t{0x3815, 0x01},\n\t{0x3816, 0x01},\n\t{0x3817, 0x01},\n\t{0x381f, 0x08},\n\t{0x3820, 0x88},\n\t{0x3821, 0x00},\n\t{0x3822, 0x14},\n\t{0x382e, 0xe6},\n\t{0x3c80, 0x00},\n\t{0x3c87, 0x01},\n\t{0x3c8c, 0x19},\n\t{0x3c8d, 0x1c},\n\t{0x3ca0, 0x00},\n\t{0x3ca1, 0x00},\n\t{0x3ca2, 0x00},\n\t{0x3ca3, 0x00},\n\t{0x3ca4, 0x50},\n\t{0x3ca5, 0x11},\n\t{0x3ca6, 0x01},\n\t{0x3ca7, 0x00},\n\t{0x3ca8, 0x00},\n\t{0x4008, 0x02},\n\t{0x4009, 0x0f},\n\t{0x400a, 0x01},\n\t{0x400b, 0x19},\n\t{0x4011, 0x21},\n\t{0x4017, 0x08},\n\t{0x4019, 0x04},\n\t{0x401a, 0x58},\n\t{0x4032, 0x1e},\n\t{0x4050, 0x02},\n\t{0x4051, 0x09},\n\t{0x405e, 0x00},\n\t{0x4066, 0x02},\n\t{0x4501, 0x00},\n\t{0x4502, 0x10},\n\t{0x4505, 0x00},\n\t{0x4800, 0x64},\n\t{0x481b, 0x3e},\n\t{0x481f, 0x30},\n\t{0x4825, 0x34},\n\t{0x4837, 0x0e},\n\t{0x484b, 0x01},\n\t{0x4883, 0x02},\n\t{0x5000, 0xff},\n\t{0x5001, 0x0f},\n\t{0x5045, 0x20},\n\t{0x5046, 0x20},\n\t{0x5047, 0xa4},\n\t{0x5048, 0x20},\n\t{0x5049, 0xa4},\n};\n\nstatic const struct ov13b10_reg mode_4208x3120_regs[] = {\n\t{0x0305, 0xaf},\n\t{0x3501, 0x0c},\n\t{0x3662, 0x92},\n\t{0x3714, 0x24},\n\t{0x3739, 0x12},\n\t{0x37c2, 0x04},\n\t{0x37d9, 0x0c},\n\t{0x37e2, 0x0a},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x47},\n\t{0x3808, 0x10},\n\t{0x3809, 0x70},\n\t{0x380a, 0x0c},\n\t{0x380b, 0x30},\n\t{0x380c, 0x04},\n\t{0x380d, 0x98},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x7c},\n\t{0x3810, 0x00},\n\t{0x3811, 0x0f},\n\t{0x3812, 0x00},\n\t{0x3813, 0x09},\n\t{0x3814, 0x01},\n\t{0x3816, 0x01},\n\t{0x3820, 0x88},\n\t{0x3c8c, 0x19},\n\t{0x4008, 0x02},\n\t{0x4009, 0x0f},\n\t{0x4050, 0x02},\n\t{0x4051, 0x09},\n\t{0x4501, 0x00},\n\t{0x4505, 0x00},\n\t{0x4837, 0x0e},\n\t{0x5000, 0xff},\n\t{0x5001, 0x0f},\n};\n\nstatic const struct ov13b10_reg mode_4160x3120_regs[] = {\n\t{0x0305, 0xaf},\n\t{0x3501, 0x0c},\n\t{0x3662, 0x92},\n\t{0x3714, 0x24},\n\t{0x3739, 0x12},\n\t{0x37c2, 0x04},\n\t{0x37d9, 0x0c},\n\t{0x37e2, 0x0a},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x47},\n\t{0x3808, 0x10},\n\t{0x3809, 0x40},\n\t{0x380a, 0x0c},\n\t{0x380b, 0x30},\n\t{0x380c, 0x04},\n\t{0x380d, 0x98},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x7c},\n\t{0x3810, 0x00},\n\t{0x3811, 0x27},\n\t{0x3812, 0x00},\n\t{0x3813, 0x09},\n\t{0x3814, 0x01},\n\t{0x3816, 0x01},\n\t{0x3820, 0x88},\n\t{0x3c8c, 0x19},\n\t{0x4008, 0x02},\n\t{0x4009, 0x0f},\n\t{0x4050, 0x02},\n\t{0x4051, 0x09},\n\t{0x4501, 0x00},\n\t{0x4505, 0x00},\n\t{0x4837, 0x0e},\n\t{0x5000, 0xff},\n\t{0x5001, 0x0f},\n};\n\nstatic const struct ov13b10_reg mode_4160x2340_regs[] = {\n\t{0x0305, 0xaf},\n\t{0x3501, 0x0c},\n\t{0x3662, 0x92},\n\t{0x3714, 0x24},\n\t{0x3739, 0x12},\n\t{0x37c2, 0x04},\n\t{0x37d9, 0x0c},\n\t{0x37e2, 0x0a},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x47},\n\t{0x3808, 0x10},\n\t{0x3809, 0x40},\n\t{0x380a, 0x09},\n\t{0x380b, 0x24},\n\t{0x380c, 0x04},\n\t{0x380d, 0x98},\n\t{0x380e, 0x0c},\n\t{0x380f, 0x7c},\n\t{0x3810, 0x00},\n\t{0x3811, 0x27},\n\t{0x3812, 0x01},\n\t{0x3813, 0x8f},\n\t{0x3814, 0x01},\n\t{0x3816, 0x01},\n\t{0x3820, 0x88},\n\t{0x3c8c, 0x19},\n\t{0x4008, 0x02},\n\t{0x4009, 0x0f},\n\t{0x4050, 0x02},\n\t{0x4051, 0x09},\n\t{0x4501, 0x00},\n\t{0x4505, 0x00},\n\t{0x4837, 0x0e},\n\t{0x5000, 0xff},\n\t{0x5001, 0x0f},\n};\n\nstatic const struct ov13b10_reg mode_2104x1560_regs[] = {\n\t{0x0305, 0xaf},\n\t{0x3501, 0x06},\n\t{0x3662, 0x88},\n\t{0x3714, 0x28},\n\t{0x3739, 0x10},\n\t{0x37c2, 0x14},\n\t{0x37d9, 0x06},\n\t{0x37e2, 0x0c},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x47},\n\t{0x3808, 0x08},\n\t{0x3809, 0x38},\n\t{0x380a, 0x06},\n\t{0x380b, 0x18},\n\t{0x380c, 0x04},\n\t{0x380d, 0x98},\n\t{0x380e, 0x06},\n\t{0x380f, 0x3e},\n\t{0x3810, 0x00},\n\t{0x3811, 0x07},\n\t{0x3812, 0x00},\n\t{0x3813, 0x05},\n\t{0x3814, 0x03},\n\t{0x3816, 0x03},\n\t{0x3820, 0x8b},\n\t{0x3c8c, 0x18},\n\t{0x4008, 0x00},\n\t{0x4009, 0x05},\n\t{0x4050, 0x00},\n\t{0x4051, 0x05},\n\t{0x4501, 0x08},\n\t{0x4505, 0x00},\n\t{0x4837, 0x0e},\n\t{0x5000, 0xfd},\n\t{0x5001, 0x0d},\n};\n\nstatic const struct ov13b10_reg mode_2080x1170_regs[] = {\n\t{0x0305, 0xaf},\n\t{0x3501, 0x06},\n\t{0x3662, 0x88},\n\t{0x3714, 0x28},\n\t{0x3739, 0x10},\n\t{0x37c2, 0x14},\n\t{0x37d9, 0x06},\n\t{0x37e2, 0x0c},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x08},\n\t{0x3804, 0x10},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x0c},\n\t{0x3807, 0x47},\n\t{0x3808, 0x08},\n\t{0x3809, 0x20},\n\t{0x380a, 0x04},\n\t{0x380b, 0x92},\n\t{0x380c, 0x04},\n\t{0x380d, 0x98},\n\t{0x380e, 0x06},\n\t{0x380f, 0x3e},\n\t{0x3810, 0x00},\n\t{0x3811, 0x13},\n\t{0x3812, 0x00},\n\t{0x3813, 0xc9},\n\t{0x3814, 0x03},\n\t{0x3816, 0x03},\n\t{0x3820, 0x8b},\n\t{0x3c8c, 0x18},\n\t{0x4008, 0x00},\n\t{0x4009, 0x05},\n\t{0x4050, 0x00},\n\t{0x4051, 0x05},\n\t{0x4501, 0x08},\n\t{0x4505, 0x00},\n\t{0x4837, 0x0e},\n\t{0x5000, 0xfd},\n\t{0x5001, 0x0d},\n};\n\nstatic const char * const ov13b10_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Vertical Color Bar Type 1\",\n\t\"Vertical Color Bar Type 2\",\n\t\"Vertical Color Bar Type 3\",\n\t\"Vertical Color Bar Type 4\"\n};\n\n \n#define OV13B10_LINK_FREQ_560MHZ\t560000000ULL\n#define OV13B10_LINK_FREQ_INDEX_0\t0\n\n#define OV13B10_EXT_CLK\t\t\t19200000\n#define OV13B10_DATA_LANES\t\t4\n\n \nstatic u64 link_freq_to_pixel_rate(u64 f)\n{\n\tf *= 2 * OV13B10_DATA_LANES;\n\tdo_div(f, 10);\n\n\treturn f;\n}\n\n \nstatic const s64 link_freq_menu_items[] = {\n\tOV13B10_LINK_FREQ_560MHZ\n};\n\n \nstatic const struct ov13b10_link_freq_config\n\t\t\tlink_freq_configs[] = {\n\t{\n\t\t.pixels_per_line = OV13B10_PPL_560MHZ,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_1120mbps),\n\t\t\t.regs = mipi_data_rate_1120mbps,\n\t\t}\n\t}\n};\n\n \nstatic const struct ov13b10_mode supported_modes[] = {\n\t{\n\t\t.width = 4208,\n\t\t.height = 3120,\n\t\t.vts_def = OV13B10_VTS_30FPS,\n\t\t.vts_min = OV13B10_VTS_30FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_4208x3120_regs),\n\t\t\t.regs = mode_4208x3120_regs,\n\t\t},\n\t\t.link_freq_index = OV13B10_LINK_FREQ_INDEX_0,\n\t},\n\t{\n\t\t.width = 4160,\n\t\t.height = 3120,\n\t\t.vts_def = OV13B10_VTS_30FPS,\n\t\t.vts_min = OV13B10_VTS_30FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_4160x3120_regs),\n\t\t\t.regs = mode_4160x3120_regs,\n\t\t},\n\t\t.link_freq_index = OV13B10_LINK_FREQ_INDEX_0,\n\t},\n\t{\n\t\t.width = 4160,\n\t\t.height = 2340,\n\t\t.vts_def = OV13B10_VTS_30FPS,\n\t\t.vts_min = OV13B10_VTS_30FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_4160x2340_regs),\n\t\t\t.regs = mode_4160x2340_regs,\n\t\t},\n\t\t.link_freq_index = OV13B10_LINK_FREQ_INDEX_0,\n\t},\n\t{\n\t\t.width = 2104,\n\t\t.height = 1560,\n\t\t.vts_def = OV13B10_VTS_60FPS,\n\t\t.vts_min = OV13B10_VTS_60FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_2104x1560_regs),\n\t\t\t.regs = mode_2104x1560_regs,\n\t\t},\n\t\t.link_freq_index = OV13B10_LINK_FREQ_INDEX_0,\n\t},\n\t{\n\t\t.width = 2080,\n\t\t.height = 1170,\n\t\t.vts_def = OV13B10_VTS_60FPS,\n\t\t.vts_min = OV13B10_VTS_60FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_2080x1170_regs),\n\t\t\t.regs = mode_2080x1170_regs,\n\t\t},\n\t\t.link_freq_index = OV13B10_LINK_FREQ_INDEX_0,\n\t}\n};\n\nstruct ov13b10 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\tstruct clk *img_clk;\n\tstruct regulator *avdd;\n\tstruct gpio_desc *reset;\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov13b10_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n\n\t \n\tbool identified;\n};\n\n#define to_ov13b10(_sd)\tcontainer_of(_sd, struct ov13b10, sd)\n\n \nstatic int ov13b10_read_reg(struct ov13b10 *ov13b,\n\t\t\t    u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 *data_be_p;\n\tint ret;\n\t__be32 data_be = 0;\n\t__be16 reg_addr_be = cpu_to_be16(reg);\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tdata_be_p = (u8 *)&data_be;\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = 2;\n\tmsgs[0].buf = (u8 *)&reg_addr_be;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_be_p[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = be32_to_cpu(data_be);\n\n\treturn 0;\n}\n\n \nstatic int ov13b10_write_reg(struct ov13b10 *ov13b,\n\t\t\t     u16 reg, u32 len, u32 __val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\tint buf_i, val_i;\n\tu8 buf[6], *val_p;\n\t__be32 val;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tbuf[0] = reg >> 8;\n\tbuf[1] = reg & 0xff;\n\n\tval = cpu_to_be32(__val);\n\tval_p = (u8 *)&val;\n\tbuf_i = 2;\n\tval_i = 4 - len;\n\n\twhile (val_i < 4)\n\t\tbuf[buf_i++] = val_p[val_i++];\n\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int ov13b10_write_regs(struct ov13b10 *ov13b,\n\t\t\t      const struct ov13b10_reg *regs, u32 len)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\tint ret;\n\tu32 i;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = ov13b10_write_reg(ov13b, regs[i].address, 1,\n\t\t\t\t\tregs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"Failed to write reg 0x%4.4x. error = %d\\n\",\n\t\t\t\t\t    regs[i].address, ret);\n\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov13b10_write_reg_list(struct ov13b10 *ov13b,\n\t\t\t\t  const struct ov13b10_reg_list *r_list)\n{\n\treturn ov13b10_write_regs(ov13b, r_list->regs, r_list->num_of_regs);\n}\n\n \nstatic int ov13b10_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tconst struct ov13b10_mode *default_mode = &supported_modes[0];\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\tstruct v4l2_mbus_framefmt *try_fmt = v4l2_subdev_get_try_format(sd,\n\t\t\t\t\t\t\t\t\tfh->state,\n\t\t\t\t\t\t\t\t\t0);\n\n\tmutex_lock(&ov13b->mutex);\n\n\t \n\ttry_fmt->width = default_mode->width;\n\ttry_fmt->height = default_mode->height;\n\ttry_fmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\ttry_fmt->field = V4L2_FIELD_NONE;\n\n\t \n\tmutex_unlock(&ov13b->mutex);\n\n\treturn 0;\n}\n\nstatic int ov13b10_update_digital_gain(struct ov13b10 *ov13b, u32 d_gain)\n{\n\tint ret;\n\tu32 val;\n\n\t \n\n\tval = (d_gain & OV13B10_DGTL_GAIN_L_MASK) << OV13B10_DGTL_GAIN_L_SHIFT;\n\tret = ov13b10_write_reg(ov13b, OV13B10_REG_DGTL_GAIN_L,\n\t\t\t\tOV13B10_REG_VALUE_08BIT, val);\n\tif (ret)\n\t\treturn ret;\n\n\tval = (d_gain >> OV13B10_DGTL_GAIN_M_SHIFT) & OV13B10_DGTL_GAIN_M_MASK;\n\tret = ov13b10_write_reg(ov13b, OV13B10_REG_DGTL_GAIN_M,\n\t\t\t\tOV13B10_REG_VALUE_08BIT, val);\n\tif (ret)\n\t\treturn ret;\n\n\tval = (d_gain >> OV13B10_DGTL_GAIN_H_SHIFT) & OV13B10_DGTL_GAIN_H_MASK;\n\tret = ov13b10_write_reg(ov13b, OV13B10_REG_DGTL_GAIN_H,\n\t\t\t\tOV13B10_REG_VALUE_08BIT, val);\n\n\treturn ret;\n}\n\nstatic int ov13b10_enable_test_pattern(struct ov13b10 *ov13b, u32 pattern)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov13b10_read_reg(ov13b, OV13B10_REG_TEST_PATTERN,\n\t\t\t       OV13B10_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (pattern) {\n\t\tval &= OV13B10_TEST_PATTERN_MASK;\n\t\tval |= ((pattern - 1) << OV13B10_TEST_PATTERN_BAR_SHIFT) |\n\t\t     OV13B10_TEST_PATTERN_ENABLE;\n\t} else {\n\t\tval &= ~OV13B10_TEST_PATTERN_ENABLE;\n\t}\n\n\treturn ov13b10_write_reg(ov13b, OV13B10_REG_TEST_PATTERN,\n\t\t\t\t OV13B10_REG_VALUE_08BIT, val);\n}\n\nstatic int ov13b10_set_ctrl_hflip(struct ov13b10 *ov13b, u32 ctrl_val)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov13b10_read_reg(ov13b, OV13B10_REG_FORMAT1,\n\t\t\t       OV13B10_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov13b10_write_reg(ov13b, OV13B10_REG_FORMAT1,\n\t\t\t\tOV13B10_REG_VALUE_08BIT,\n\t\t\t\tctrl_val ? val & ~BIT(3) : val);\n\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov13b10_read_reg(ov13b, OV13B10_REG_H_WIN_OFFSET,\n\t\t\t       OV13B10_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\treturn ov13b10_write_reg(ov13b, OV13B10_REG_H_WIN_OFFSET,\n\t\t\t\t OV13B10_REG_VALUE_08BIT,\n\t\t\t\t ctrl_val ? ++val : val);\n}\n\nstatic int ov13b10_set_ctrl_vflip(struct ov13b10 *ov13b, u32 ctrl_val)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov13b10_read_reg(ov13b, OV13B10_REG_FORMAT1,\n\t\t\t       OV13B10_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov13b10_write_reg(ov13b, OV13B10_REG_FORMAT1,\n\t\t\t\tOV13B10_REG_VALUE_08BIT,\n\t\t\t\tctrl_val ? val | BIT(4) | BIT(5)  : val);\n\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov13b10_read_reg(ov13b, OV13B10_REG_V_WIN_OFFSET,\n\t\t\t       OV13B10_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\treturn ov13b10_write_reg(ov13b, OV13B10_REG_V_WIN_OFFSET,\n\t\t\t\t OV13B10_REG_VALUE_08BIT,\n\t\t\t\t ctrl_val ? --val : val);\n}\n\nstatic int ov13b10_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov13b10 *ov13b = container_of(ctrl->handler,\n\t\t\t\t\t     struct ov13b10, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\ts64 max;\n\tint ret;\n\n\t \n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tmax = ov13b->cur_mode->height + ctrl->val - 8;\n\t\t__v4l2_ctrl_modify_range(ov13b->exposure,\n\t\t\t\t\t ov13b->exposure->minimum,\n\t\t\t\t\t max, ov13b->exposure->step, max);\n\t\tbreak;\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tret = 0;\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov13b10_write_reg(ov13b, OV13B10_REG_ANALOG_GAIN,\n\t\t\t\t\tOV13B10_REG_VALUE_16BIT,\n\t\t\t\t\tctrl->val << 1);\n\t\tbreak;\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov13b10_update_digital_gain(ov13b, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = ov13b10_write_reg(ov13b, OV13B10_REG_EXPOSURE,\n\t\t\t\t\tOV13B10_REG_VALUE_24BIT,\n\t\t\t\t\tctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov13b10_write_reg(ov13b, OV13B10_REG_VTS,\n\t\t\t\t\tOV13B10_REG_VALUE_16BIT,\n\t\t\t\t\tov13b->cur_mode->height\n\t\t\t\t\t+ ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov13b10_enable_test_pattern(ov13b, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_HFLIP:\n\t\tov13b10_set_ctrl_hflip(ov13b, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_VFLIP:\n\t\tov13b10_set_ctrl_vflip(ov13b, ctrl->val);\n\t\tbreak;\n\tdefault:\n\t\tdev_info(&client->dev,\n\t\t\t \"ctrl(id:0x%x,val:0x%x) is not handled\\n\",\n\t\t\t ctrl->id, ctrl->val);\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov13b10_ctrl_ops = {\n\t.s_ctrl = ov13b10_set_ctrl,\n};\n\nstatic int ov13b10_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\t \n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov13b10_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic void ov13b10_update_pad_format(const struct ov13b10_mode *mode,\n\t\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->format.field = V4L2_FIELD_NONE;\n}\n\nstatic int ov13b10_do_get_pad_format(struct ov13b10 *ov13b,\n\t\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct v4l2_mbus_framefmt *framefmt;\n\tstruct v4l2_subdev *sd = &ov13b->sd;\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\tov13b10_update_pad_format(ov13b->cur_mode, fmt);\n\t}\n\n\treturn 0;\n}\n\nstatic int ov13b10_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_format *fmt)\n{\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\tint ret;\n\n\tmutex_lock(&ov13b->mutex);\n\tret = ov13b10_do_get_pad_format(ov13b, sd_state, fmt);\n\tmutex_unlock(&ov13b->mutex);\n\n\treturn ret;\n}\n\nstatic int\nov13b10_set_pad_format(struct v4l2_subdev *sd,\n\t\t       struct v4l2_subdev_state *sd_state,\n\t\t       struct v4l2_subdev_format *fmt)\n{\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\tconst struct ov13b10_mode *mode;\n\tstruct v4l2_mbus_framefmt *framefmt;\n\ts32 vblank_def;\n\ts32 vblank_min;\n\ts64 h_blank;\n\ts64 pixel_rate;\n\ts64 link_freq;\n\n\tmutex_lock(&ov13b->mutex);\n\n\t \n\tif (fmt->format.code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes),\n\t\t\t\t      width, height,\n\t\t\t\t      fmt->format.width, fmt->format.height);\n\tov13b10_update_pad_format(mode, fmt);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\tov13b->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov13b->link_freq, mode->link_freq_index);\n\t\tlink_freq = link_freq_menu_items[mode->link_freq_index];\n\t\tpixel_rate = link_freq_to_pixel_rate(link_freq);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov13b->pixel_rate, pixel_rate);\n\n\t\t \n\t\tvblank_def = ov13b->cur_mode->vts_def -\n\t\t\t     ov13b->cur_mode->height;\n\t\tvblank_min = ov13b->cur_mode->vts_min -\n\t\t\t     ov13b->cur_mode->height;\n\t\t__v4l2_ctrl_modify_range(ov13b->vblank, vblank_min,\n\t\t\t\t\t OV13B10_VTS_MAX\n\t\t\t\t\t - ov13b->cur_mode->height,\n\t\t\t\t\t 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov13b->vblank, vblank_def);\n\t\th_blank =\n\t\t\tlink_freq_configs[mode->link_freq_index].pixels_per_line\n\t\t\t - ov13b->cur_mode->width;\n\t\t__v4l2_ctrl_modify_range(ov13b->hblank, h_blank,\n\t\t\t\t\t h_blank, 1, h_blank);\n\t}\n\n\tmutex_unlock(&ov13b->mutex);\n\n\treturn 0;\n}\n\n \nstatic int ov13b10_identify_module(struct ov13b10 *ov13b)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\tint ret;\n\tu32 val;\n\n\tif (ov13b->identified)\n\t\treturn 0;\n\n\tret = ov13b10_read_reg(ov13b, OV13B10_REG_CHIP_ID,\n\t\t\t       OV13B10_REG_VALUE_24BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV13B10_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\\n\",\n\t\t\tOV13B10_CHIP_ID, val);\n\t\treturn -EIO;\n\t}\n\n\tov13b->identified = true;\n\n\treturn 0;\n}\n\nstatic int ov13b10_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13b10 *ov13b10 = to_ov13b10(sd);\n\n\tgpiod_set_value_cansleep(ov13b10->reset, 1);\n\n\tif (ov13b10->avdd)\n\t\tregulator_disable(ov13b10->avdd);\n\n\tclk_disable_unprepare(ov13b10->img_clk);\n\n\treturn 0;\n}\n\nstatic int ov13b10_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13b10 *ov13b10 = to_ov13b10(sd);\n\tint ret;\n\n\tret = clk_prepare_enable(ov13b10->img_clk);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to enable imaging clock: %d\", ret);\n\t\treturn ret;\n\t}\n\n\tif (ov13b10->avdd) {\n\t\tret = regulator_enable(ov13b10->avdd);\n\t\tif (ret < 0) {\n\t\t\tdev_err(dev, \"failed to enable avdd: %d\", ret);\n\t\t\tclk_disable_unprepare(ov13b10->img_clk);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tgpiod_set_value_cansleep(ov13b10->reset, 0);\n\t \n\tusleep_range(5000, 5500);\n\n\treturn 0;\n}\n\nstatic int ov13b10_start_streaming(struct ov13b10 *ov13b)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\tconst struct ov13b10_reg_list *reg_list;\n\tint ret, link_freq_index;\n\n\tret = ov13b10_identify_module(ov13b);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = ov13b10_write_reg(ov13b, OV13B10_REG_SOFTWARE_RST,\n\t\t\t\tOV13B10_REG_VALUE_08BIT, OV13B10_SOFTWARE_RST);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set powerup registers\\n\",\n\t\t\t__func__);\n\t\treturn ret;\n\t}\n\n\tlink_freq_index = ov13b->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\tret = ov13b10_write_reg_list(ov13b, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set plls\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\treg_list = &ov13b->cur_mode->reg_list;\n\tret = ov13b10_write_reg_list(ov13b, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set mode\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(ov13b->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov13b10_write_reg(ov13b, OV13B10_REG_MODE_SELECT,\n\t\t\t\t OV13B10_REG_VALUE_08BIT,\n\t\t\t\t OV13B10_MODE_STREAMING);\n}\n\n \nstatic int ov13b10_stop_streaming(struct ov13b10 *ov13b)\n{\n\treturn ov13b10_write_reg(ov13b, OV13B10_REG_MODE_SELECT,\n\t\t\t\t OV13B10_REG_VALUE_08BIT, OV13B10_MODE_STANDBY);\n}\n\nstatic int ov13b10_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tmutex_lock(&ov13b->mutex);\n\tif (ov13b->streaming == enable) {\n\t\tmutex_unlock(&ov13b->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto err_unlock;\n\n\t\t \n\t\tret = ov13b10_start_streaming(ov13b);\n\t\tif (ret)\n\t\t\tgoto err_rpm_put;\n\t} else {\n\t\tov13b10_stop_streaming(ov13b);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov13b->streaming = enable;\n\tmutex_unlock(&ov13b->mutex);\n\n\treturn ret;\n\nerr_rpm_put:\n\tpm_runtime_put(&client->dev);\nerr_unlock:\n\tmutex_unlock(&ov13b->mutex);\n\n\treturn ret;\n}\n\nstatic int ov13b10_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\n\tif (ov13b->streaming)\n\t\tov13b10_stop_streaming(ov13b);\n\n\tov13b10_power_off(dev);\n\n\treturn 0;\n}\n\nstatic int ov13b10_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\tint ret;\n\n\tret = ov13b10_power_on(dev);\n\tif (ret)\n\t\tgoto pm_fail;\n\n\tif (ov13b->streaming) {\n\t\tret = ov13b10_start_streaming(ov13b);\n\t\tif (ret)\n\t\t\tgoto stop_streaming;\n\t}\n\n\treturn 0;\n\nstop_streaming:\n\tov13b10_stop_streaming(ov13b);\n\tov13b10_power_off(dev);\npm_fail:\n\tov13b->streaming = false;\n\n\treturn ret;\n}\n\nstatic const struct v4l2_subdev_video_ops ov13b10_video_ops = {\n\t.s_stream = ov13b10_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov13b10_pad_ops = {\n\t.enum_mbus_code = ov13b10_enum_mbus_code,\n\t.get_fmt = ov13b10_get_pad_format,\n\t.set_fmt = ov13b10_set_pad_format,\n\t.enum_frame_size = ov13b10_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov13b10_subdev_ops = {\n\t.video = &ov13b10_video_ops,\n\t.pad = &ov13b10_pad_ops,\n};\n\nstatic const struct media_entity_operations ov13b10_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov13b10_internal_ops = {\n\t.open = ov13b10_open,\n};\n\n \nstatic int ov13b10_init_controls(struct ov13b10 *ov13b)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov13b->sd);\n\tstruct v4l2_fwnode_device_properties props;\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\ts64 exposure_max;\n\ts64 vblank_def;\n\ts64 vblank_min;\n\ts64 hblank;\n\ts64 pixel_rate_min;\n\ts64 pixel_rate_max;\n\tconst struct ov13b10_mode *mode;\n\tu32 max;\n\tint ret;\n\n\tctrl_hdlr = &ov13b->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 10);\n\tif (ret)\n\t\treturn ret;\n\n\tmutex_init(&ov13b->mutex);\n\tctrl_hdlr->lock = &ov13b->mutex;\n\tmax = ARRAY_SIZE(link_freq_menu_items) - 1;\n\tov13b->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t  &ov13b10_ctrl_ops,\n\t\t\t\t\t\t  V4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t  max,\n\t\t\t\t\t\t  0,\n\t\t\t\t\t\t  link_freq_menu_items);\n\tif (ov13b->link_freq)\n\t\tov13b->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate_max = link_freq_to_pixel_rate(link_freq_menu_items[0]);\n\tpixel_rate_min = 0;\n\t \n\tov13b->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_PIXEL_RATE,\n\t\t\t\t\t      pixel_rate_min, pixel_rate_max,\n\t\t\t\t\t      1, pixel_rate_max);\n\n\tmode = ov13b->cur_mode;\n\tvblank_def = mode->vts_def - mode->height;\n\tvblank_min = mode->vts_min - mode->height;\n\tov13b->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t\t\t  V4L2_CID_VBLANK,\n\t\t\t\t\t  vblank_min,\n\t\t\t\t\t  OV13B10_VTS_MAX - mode->height, 1,\n\t\t\t\t\t  vblank_def);\n\n\thblank = link_freq_configs[mode->link_freq_index].pixels_per_line -\n\t\t mode->width;\n\tov13b->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t\t\t  V4L2_CID_HBLANK,\n\t\t\t\t\t  hblank, hblank, 1, hblank);\n\tif (ov13b->hblank)\n\t\tov13b->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\texposure_max = mode->vts_def - 8;\n\tov13b->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_EXPOSURE,\n\t\t\t\t\t    OV13B10_EXPOSURE_MIN,\n\t\t\t\t\t    exposure_max, OV13B10_EXPOSURE_STEP,\n\t\t\t\t\t    exposure_max);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV13B10_ANA_GAIN_MIN, OV13B10_ANA_GAIN_MAX,\n\t\t\t  OV13B10_ANA_GAIN_STEP, OV13B10_ANA_GAIN_DEFAULT);\n\n\t \n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV13B10_DGTL_GAIN_MIN, OV13B10_DGTL_GAIN_MAX,\n\t\t\t  OV13B10_DGTL_GAIN_STEP, OV13B10_DGTL_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov13b10_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov13b10_test_pattern_menu);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t  V4L2_CID_HFLIP, 0, 1, 1, 0);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t  V4L2_CID_VFLIP, 0, 1, 1, 0);\n\n\tif (ctrl_hdlr->error) {\n\t\tret = ctrl_hdlr->error;\n\t\tdev_err(&client->dev, \"%s control init failed (%d)\\n\",\n\t\t\t__func__, ret);\n\t\tgoto error;\n\t}\n\n\tret = v4l2_fwnode_device_parse(&client->dev, &props);\n\tif (ret)\n\t\tgoto error;\n\n\tret = v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &ov13b10_ctrl_ops,\n\t\t\t\t\t      &props);\n\tif (ret)\n\t\tgoto error;\n\n\tov13b->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n\nerror:\n\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\tmutex_destroy(&ov13b->mutex);\n\n\treturn ret;\n}\n\nstatic void ov13b10_free_controls(struct ov13b10 *ov13b)\n{\n\tv4l2_ctrl_handler_free(ov13b->sd.ctrl_handler);\n\tmutex_destroy(&ov13b->mutex);\n}\n\nstatic int ov13b10_get_pm_resources(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\tint ret;\n\n\tov13b->reset = devm_gpiod_get_optional(dev, \"reset\", GPIOD_OUT_LOW);\n\tif (IS_ERR(ov13b->reset))\n\t\treturn dev_err_probe(dev, PTR_ERR(ov13b->reset),\n\t\t\t\t     \"failed to get reset gpio\\n\");\n\n\tov13b->img_clk = devm_clk_get_optional(dev, NULL);\n\tif (IS_ERR(ov13b->img_clk))\n\t\treturn dev_err_probe(dev, PTR_ERR(ov13b->img_clk),\n\t\t\t\t     \"failed to get imaging clock\\n\");\n\n\tov13b->avdd = devm_regulator_get_optional(dev, \"avdd\");\n\tif (IS_ERR(ov13b->avdd)) {\n\t\tret = PTR_ERR(ov13b->avdd);\n\t\tov13b->avdd = NULL;\n\t\tif (ret != -ENODEV)\n\t\t\treturn dev_err_probe(dev, ret,\n\t\t\t\t\t     \"failed to get avdd regulator\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic int ov13b10_check_hwcfg(struct device *dev)\n{\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tunsigned int i, j;\n\tint ret;\n\tu32 ext_clk;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -EPROBE_DEFER;\n\n\tret = fwnode_property_read_u32(dev_fwnode(dev), \"clock-frequency\",\n\t\t\t\t       &ext_clk);\n\tif (ret) {\n\t\tdev_err(dev, \"can't get clock frequency\");\n\t\treturn ret;\n\t}\n\n\tif (ext_clk != OV13B10_EXT_CLK) {\n\t\tdev_err(dev, \"external clock %d is not supported\",\n\t\t\text_clk);\n\t\treturn -EINVAL;\n\t}\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != OV13B10_DATA_LANES) {\n\t\tdev_err(dev, \"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto out_err;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto out_err;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (link_freq_menu_items[i] ==\n\t\t\t\tbus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tdev_err(dev, \"no link frequency %lld supported\",\n\t\t\t\tlink_freq_menu_items[i]);\n\t\t\tret = -EINVAL;\n\t\t\tgoto out_err;\n\t\t}\n\t}\n\nout_err:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic int ov13b10_probe(struct i2c_client *client)\n{\n\tstruct ov13b10 *ov13b;\n\tbool full_power;\n\tint ret;\n\n\t \n\tret = ov13b10_check_hwcfg(&client->dev);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to check hwcfg: %d\", ret);\n\t\treturn ret;\n\t}\n\n\tov13b = devm_kzalloc(&client->dev, sizeof(*ov13b), GFP_KERNEL);\n\tif (!ov13b)\n\t\treturn -ENOMEM;\n\n\t \n\tv4l2_i2c_subdev_init(&ov13b->sd, client, &ov13b10_subdev_ops);\n\n\tret = ov13b10_get_pm_resources(&client->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tfull_power = acpi_dev_state_d0(&client->dev);\n\tif (full_power) {\n\t\tret = ov13b10_power_on(&client->dev);\n\t\tif (ret) {\n\t\t\tdev_err(&client->dev, \"failed to power on\\n\");\n\t\t\treturn ret;\n\t\t}\n\n\t\t \n\t\tret = ov13b10_identify_module(ov13b);\n\t\tif (ret) {\n\t\t\tdev_err(&client->dev, \"failed to find sensor: %d\\n\", ret);\n\t\t\tgoto error_power_off;\n\t\t}\n\t}\n\n\t \n\tov13b->cur_mode = &supported_modes[0];\n\n\tret = ov13b10_init_controls(ov13b);\n\tif (ret)\n\t\tgoto error_power_off;\n\n\t \n\tov13b->sd.internal_ops = &ov13b10_internal_ops;\n\tov13b->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tov13b->sd.entity.ops = &ov13b10_subdev_entity_ops;\n\tov13b->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\tov13b->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov13b->sd.entity, 1, &ov13b->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed:%d\\n\", __func__, ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov13b->sd);\n\tif (ret < 0)\n\t\tgoto error_media_entity;\n\n\t \n\n\t \n\tif (full_power)\n\t\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&ov13b->sd.entity);\n\nerror_handler_free:\n\tov13b10_free_controls(ov13b);\n\tdev_err(&client->dev, \"%s failed:%d\\n\", __func__, ret);\n\nerror_power_off:\n\tov13b10_power_off(&client->dev);\n\n\treturn ret;\n}\n\nstatic void ov13b10_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov13b10 *ov13b = to_ov13b10(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tov13b10_free_controls(ov13b);\n\n\tpm_runtime_disable(&client->dev);\n}\n\nstatic DEFINE_RUNTIME_DEV_PM_OPS(ov13b10_pm_ops, ov13b10_suspend,\n\t\t\t\t ov13b10_resume, NULL);\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id ov13b10_acpi_ids[] = {\n\t{\"OVTIDB10\"},\n\t{\"OVTI13B1\"},\n\t{   }\n};\n\nMODULE_DEVICE_TABLE(acpi, ov13b10_acpi_ids);\n#endif\n\nstatic struct i2c_driver ov13b10_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov13b10\",\n\t\t.pm = pm_ptr(&ov13b10_pm_ops),\n\t\t.acpi_match_table = ACPI_PTR(ov13b10_acpi_ids),\n\t},\n\t.probe = ov13b10_probe,\n\t.remove = ov13b10_remove,\n\t.flags = I2C_DRV_ACPI_WAIVE_D0_PROBE,\n};\n\nmodule_i2c_driver(ov13b10_i2c_driver);\n\nMODULE_AUTHOR(\"Kao, Arec <arec.kao@intel.com>\");\nMODULE_DESCRIPTION(\"Omnivision ov13b10 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}