
Lab5-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ae0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08007c68  08007c68  00017c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c88  08007c88  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007c88  08007c88  00017c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c90  08007c90  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c90  08007c90  00017c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c94  08007c94  00017c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007c98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007bc  20000090  08007d28  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  08007d28  0002084c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b9e  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034f9  00000000  00000000  00037c5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010f0  00000000  00000000  0003b158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f88  00000000  00000000  0003c248  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000242ed  00000000  00000000  0003d1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010c3e  00000000  00000000  000614bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9fff  00000000  00000000  000720fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013c0fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004754  00000000  00000000  0013c178  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c50 	.word	0x08007c50

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007c50 	.word	0x08007c50

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f94d 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f006 fdc0 	bl	8007080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f965 	bl	80007fa <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f92d 	bl	80007a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000028 	.word	0x20000028
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	200000c0 	.word	0x200000c0

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000c0 	.word	0x200000c0

080005ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_Delay+0x40>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000004 	.word	0x20000004

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	f003 021f 	and.w	r2, r3, #31
 800066c:	4907      	ldr	r1, [pc, #28]	; (800068c <__NVIC_EnableIRQ+0x38>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	095b      	lsrs	r3, r3, #5
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	; (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	; (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	; 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	; 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff29 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff3e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff31 	bl	8000654 <__NVIC_EnableIRQ>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffa2 	bl	800074c <SysTick_Config>
 8000808:	4603      	mov	r3, r0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000814:	b480      	push	{r7}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e16b      	b.n	8000b08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000830:	2201      	movs	r2, #1
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	fa02 f303 	lsl.w	r3, r2, r3
 8000838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	697a      	ldr	r2, [r7, #20]
 8000840:	4013      	ands	r3, r2
 8000842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	429a      	cmp	r2, r3
 800084a:	f040 815a 	bne.w	8000b02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	2b02      	cmp	r3, #2
 8000854:	d003      	beq.n	800085e <HAL_GPIO_Init+0x4a>
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	2b12      	cmp	r3, #18
 800085c:	d123      	bne.n	80008a6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	08da      	lsrs	r2, r3, #3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3208      	adds	r2, #8
 8000866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800086a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800086c:	69fb      	ldr	r3, [r7, #28]
 800086e:	f003 0307 	and.w	r3, r3, #7
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	220f      	movs	r2, #15
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	69ba      	ldr	r2, [r7, #24]
 800087e:	4013      	ands	r3, r2
 8000880:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	691a      	ldr	r2, [r3, #16]
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	f003 0307 	and.w	r3, r3, #7
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	69ba      	ldr	r2, [r7, #24]
 8000894:	4313      	orrs	r3, r2
 8000896:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	08da      	lsrs	r2, r3, #3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3208      	adds	r2, #8
 80008a0:	69b9      	ldr	r1, [r7, #24]
 80008a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	2203      	movs	r2, #3
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43db      	mvns	r3, r3
 80008b8:	69ba      	ldr	r2, [r7, #24]
 80008ba:	4013      	ands	r3, r2
 80008bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0203 	and.w	r2, r3, #3
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	69ba      	ldr	r2, [r7, #24]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d00b      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	2b02      	cmp	r3, #2
 80008e8:	d007      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ee:	2b11      	cmp	r3, #17
 80008f0:	d003      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	d130      	bne.n	800095c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	2203      	movs	r2, #3
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	4013      	ands	r3, r2
 8000910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	68da      	ldr	r2, [r3, #12]
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	69ba      	ldr	r2, [r7, #24]
 8000920:	4313      	orrs	r3, r2
 8000922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	69ba      	ldr	r2, [r7, #24]
 8000928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000930:	2201      	movs	r2, #1
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	43db      	mvns	r3, r3
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	4013      	ands	r3, r2
 800093e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	f003 0201 	and.w	r2, r3, #1
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	69ba      	ldr	r2, [r7, #24]
 8000952:	4313      	orrs	r3, r2
 8000954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	2203      	movs	r2, #3
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	69ba      	ldr	r2, [r7, #24]
 8000970:	4013      	ands	r3, r2
 8000972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	689a      	ldr	r2, [r3, #8]
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	69ba      	ldr	r2, [r7, #24]
 8000982:	4313      	orrs	r3, r2
 8000984:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	69ba      	ldr	r2, [r7, #24]
 800098a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	f000 80b4 	beq.w	8000b02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b5f      	ldr	r3, [pc, #380]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a2:	4a5e      	ldr	r2, [pc, #376]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a8:	6453      	str	r3, [r2, #68]	; 0x44
 80009aa:	4b5c      	ldr	r3, [pc, #368]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009b6:	4a5a      	ldr	r2, [pc, #360]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	089b      	lsrs	r3, r3, #2
 80009bc:	3302      	adds	r3, #2
 80009be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f003 0303 	and.w	r3, r3, #3
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	220f      	movs	r2, #15
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	4013      	ands	r3, r2
 80009d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a51      	ldr	r2, [pc, #324]	; (8000b24 <HAL_GPIO_Init+0x310>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d02b      	beq.n	8000a3a <HAL_GPIO_Init+0x226>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a50      	ldr	r2, [pc, #320]	; (8000b28 <HAL_GPIO_Init+0x314>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d025      	beq.n	8000a36 <HAL_GPIO_Init+0x222>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a4f      	ldr	r2, [pc, #316]	; (8000b2c <HAL_GPIO_Init+0x318>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d01f      	beq.n	8000a32 <HAL_GPIO_Init+0x21e>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a4e      	ldr	r2, [pc, #312]	; (8000b30 <HAL_GPIO_Init+0x31c>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d019      	beq.n	8000a2e <HAL_GPIO_Init+0x21a>
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4a4d      	ldr	r2, [pc, #308]	; (8000b34 <HAL_GPIO_Init+0x320>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d013      	beq.n	8000a2a <HAL_GPIO_Init+0x216>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a4c      	ldr	r2, [pc, #304]	; (8000b38 <HAL_GPIO_Init+0x324>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d00d      	beq.n	8000a26 <HAL_GPIO_Init+0x212>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a4b      	ldr	r2, [pc, #300]	; (8000b3c <HAL_GPIO_Init+0x328>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d007      	beq.n	8000a22 <HAL_GPIO_Init+0x20e>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a4a      	ldr	r2, [pc, #296]	; (8000b40 <HAL_GPIO_Init+0x32c>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d101      	bne.n	8000a1e <HAL_GPIO_Init+0x20a>
 8000a1a:	2307      	movs	r3, #7
 8000a1c:	e00e      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a1e:	2308      	movs	r3, #8
 8000a20:	e00c      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a22:	2306      	movs	r3, #6
 8000a24:	e00a      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a26:	2305      	movs	r3, #5
 8000a28:	e008      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a2a:	2304      	movs	r3, #4
 8000a2c:	e006      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e004      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a32:	2302      	movs	r3, #2
 8000a34:	e002      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a36:	2301      	movs	r3, #1
 8000a38:	e000      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	69fa      	ldr	r2, [r7, #28]
 8000a3e:	f002 0203 	and.w	r2, r2, #3
 8000a42:	0092      	lsls	r2, r2, #2
 8000a44:	4093      	lsls	r3, r2
 8000a46:	69ba      	ldr	r2, [r7, #24]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a4c:	4934      	ldr	r1, [pc, #208]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	089b      	lsrs	r3, r3, #2
 8000a52:	3302      	adds	r3, #2
 8000a54:	69ba      	ldr	r2, [r7, #24]
 8000a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a5a:	4b3a      	ldr	r3, [pc, #232]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	4013      	ands	r3, r2
 8000a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a76:	69ba      	ldr	r2, [r7, #24]
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a7e:	4a31      	ldr	r2, [pc, #196]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a84:	4b2f      	ldr	r3, [pc, #188]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000aa8:	4a26      	ldr	r2, [pc, #152]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aae:	4b25      	ldr	r3, [pc, #148]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	69ba      	ldr	r2, [r7, #24]
 8000aba:	4013      	ands	r3, r2
 8000abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d003      	beq.n	8000ad2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000aca:	69ba      	ldr	r2, [r7, #24]
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ad2:	4a1c      	ldr	r2, [pc, #112]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	69ba      	ldr	r2, [r7, #24]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d003      	beq.n	8000afc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000afc:	4a11      	ldr	r2, [pc, #68]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	3301      	adds	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
 8000b08:	69fb      	ldr	r3, [r7, #28]
 8000b0a:	2b0f      	cmp	r3, #15
 8000b0c:	f67f ae90 	bls.w	8000830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b10:	bf00      	nop
 8000b12:	3724      	adds	r7, #36	; 0x24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40013800 	.word	0x40013800
 8000b24:	40020000 	.word	0x40020000
 8000b28:	40020400 	.word	0x40020400
 8000b2c:	40020800 	.word	0x40020800
 8000b30:	40020c00 	.word	0x40020c00
 8000b34:	40021000 	.word	0x40021000
 8000b38:	40021400 	.word	0x40021400
 8000b3c:	40021800 	.word	0x40021800
 8000b40:	40021c00 	.word	0x40021c00
 8000b44:	40013c00 	.word	0x40013c00

08000b48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	691a      	ldr	r2, [r3, #16]
 8000b58:	887b      	ldrh	r3, [r7, #2]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d002      	beq.n	8000b66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b60:	2301      	movs	r3, #1
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e001      	b.n	8000b6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b66:	2300      	movs	r3, #0
 8000b68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b94:	e003      	b.n	8000b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	619a      	str	r2, [r3, #24]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	695a      	ldr	r2, [r3, #20]
 8000bba:	887b      	ldrh	r3, [r7, #2]
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	887b      	ldrh	r3, [r7, #2]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d104      	bne.n	8000bce <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000bc4:	887b      	ldrh	r3, [r7, #2]
 8000bc6:	041a      	lsls	r2, r3, #16
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000bcc:	e002      	b.n	8000bd4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000bce:	887a      	ldrh	r2, [r7, #2]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	619a      	str	r2, [r3, #24]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000be2:	b08f      	sub	sp, #60	; 0x3c
 8000be4:	af0a      	add	r7, sp, #40	; 0x28
 8000be6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d101      	bne.n	8000bf2 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e054      	b.n	8000c9c <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d106      	bne.n	8000c12 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2200      	movs	r2, #0
 8000c08:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f006 fc4f 	bl	80074b0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2203      	movs	r2, #3
 8000c16:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d102      	bne.n	8000c2c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f003 fb31 	bl	8004298 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	687e      	ldr	r6, [r7, #4]
 8000c3e:	466d      	mov	r5, sp
 8000c40:	f106 0410 	add.w	r4, r6, #16
 8000c44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c4c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c50:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c54:	1d33      	adds	r3, r6, #4
 8000c56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c58:	6838      	ldr	r0, [r7, #0]
 8000c5a:	f003 faab 	bl	80041b4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2101      	movs	r1, #1
 8000c64:	4618      	mov	r0, r3
 8000c66:	f003 fb28 	bl	80042ba <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	687e      	ldr	r6, [r7, #4]
 8000c72:	466d      	mov	r5, sp
 8000c74:	f106 0410 	add.w	r4, r6, #16
 8000c78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c84:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c88:	1d33      	adds	r3, r6, #4
 8000c8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c8c:	6838      	ldr	r0, [r7, #0]
 8000c8e:	f003 fc3b 	bl	8004508 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2201      	movs	r2, #1
 8000c96:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000c9a:	2300      	movs	r3, #0
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3714      	adds	r7, #20
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ca4 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b089      	sub	sp, #36	; 0x24
 8000ca8:	af04      	add	r7, sp, #16
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	4608      	mov	r0, r1
 8000cae:	4611      	mov	r1, r2
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	70fb      	strb	r3, [r7, #3]
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	70bb      	strb	r3, [r7, #2]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d101      	bne.n	8000ccc <HAL_HCD_HC_Init+0x28>
 8000cc8:	2302      	movs	r3, #2
 8000cca:	e07f      	b.n	8000dcc <HAL_HCD_HC_Init+0x128>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000cd4:	78fa      	ldrb	r2, [r7, #3]
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	440b      	add	r3, r1
 8000ce2:	333d      	adds	r3, #61	; 0x3d
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000ce8:	78fa      	ldrb	r2, [r7, #3]
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	440b      	add	r3, r1
 8000cf6:	3338      	adds	r3, #56	; 0x38
 8000cf8:	787a      	ldrb	r2, [r7, #1]
 8000cfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000cfc:	78fa      	ldrb	r2, [r7, #3]
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	4613      	mov	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	440b      	add	r3, r1
 8000d0a:	3340      	adds	r3, #64	; 0x40
 8000d0c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000d0e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000d10:	78fa      	ldrb	r2, [r7, #3]
 8000d12:	6879      	ldr	r1, [r7, #4]
 8000d14:	4613      	mov	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4413      	add	r3, r2
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	440b      	add	r3, r1
 8000d1e:	3339      	adds	r3, #57	; 0x39
 8000d20:	78fa      	ldrb	r2, [r7, #3]
 8000d22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000d24:	78fa      	ldrb	r2, [r7, #3]
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	440b      	add	r3, r1
 8000d32:	333f      	adds	r3, #63	; 0x3f
 8000d34:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000d38:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000d3a:	78fa      	ldrb	r2, [r7, #3]
 8000d3c:	78bb      	ldrb	r3, [r7, #2]
 8000d3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d42:	b2d8      	uxtb	r0, r3
 8000d44:	6879      	ldr	r1, [r7, #4]
 8000d46:	4613      	mov	r3, r2
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	440b      	add	r3, r1
 8000d50:	333a      	adds	r3, #58	; 0x3a
 8000d52:	4602      	mov	r2, r0
 8000d54:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000d56:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	da0a      	bge.n	8000d74 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000d5e:	78fa      	ldrb	r2, [r7, #3]
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	4613      	mov	r3, r2
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	4413      	add	r3, r2
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	440b      	add	r3, r1
 8000d6c:	333b      	adds	r3, #59	; 0x3b
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	e009      	b.n	8000d88 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000d74:	78fa      	ldrb	r2, [r7, #3]
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	440b      	add	r3, r1
 8000d82:	333b      	adds	r3, #59	; 0x3b
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000d88:	78fa      	ldrb	r2, [r7, #3]
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	4413      	add	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	440b      	add	r3, r1
 8000d96:	333c      	adds	r3, #60	; 0x3c
 8000d98:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d9c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6818      	ldr	r0, [r3, #0]
 8000da2:	787c      	ldrb	r4, [r7, #1]
 8000da4:	78ba      	ldrb	r2, [r7, #2]
 8000da6:	78f9      	ldrb	r1, [r7, #3]
 8000da8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000daa:	9302      	str	r3, [sp, #8]
 8000dac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000db0:	9301      	str	r3, [sp, #4]
 8000db2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000db6:	9300      	str	r3, [sp, #0]
 8000db8:	4623      	mov	r3, r4
 8000dba:	f003 fd27 	bl	800480c <USB_HC_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd90      	pop	{r4, r7, pc}

08000dd4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d101      	bne.n	8000df2 <HAL_HCD_HC_Halt+0x1e>
 8000dee:	2302      	movs	r3, #2
 8000df0:	e00f      	b.n	8000e12 <HAL_HCD_HC_Halt+0x3e>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2201      	movs	r2, #1
 8000df6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	78fa      	ldrb	r2, [r7, #3]
 8000e00:	4611      	mov	r1, r2
 8000e02:	4618      	mov	r0, r3
 8000e04:	f003 ff61 	bl	8004cca <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	4608      	mov	r0, r1
 8000e26:	4611      	mov	r1, r2
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	70fb      	strb	r3, [r7, #3]
 8000e2e:	460b      	mov	r3, r1
 8000e30:	70bb      	strb	r3, [r7, #2]
 8000e32:	4613      	mov	r3, r2
 8000e34:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000e36:	78fa      	ldrb	r2, [r7, #3]
 8000e38:	6879      	ldr	r1, [r7, #4]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	440b      	add	r3, r1
 8000e44:	333b      	adds	r3, #59	; 0x3b
 8000e46:	78ba      	ldrb	r2, [r7, #2]
 8000e48:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000e4a:	78fa      	ldrb	r2, [r7, #3]
 8000e4c:	6879      	ldr	r1, [r7, #4]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	00db      	lsls	r3, r3, #3
 8000e56:	440b      	add	r3, r1
 8000e58:	333f      	adds	r3, #63	; 0x3f
 8000e5a:	787a      	ldrb	r2, [r7, #1]
 8000e5c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000e5e:	7c3b      	ldrb	r3, [r7, #16]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d10a      	bne.n	8000e7a <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000e64:	78fa      	ldrb	r2, [r7, #3]
 8000e66:	6879      	ldr	r1, [r7, #4]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	4413      	add	r3, r2
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	440b      	add	r3, r1
 8000e72:	3342      	adds	r3, #66	; 0x42
 8000e74:	2203      	movs	r2, #3
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e009      	b.n	8000e8e <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	6879      	ldr	r1, [r7, #4]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	440b      	add	r3, r1
 8000e88:	3342      	adds	r3, #66	; 0x42
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000e8e:	787b      	ldrb	r3, [r7, #1]
 8000e90:	2b03      	cmp	r3, #3
 8000e92:	f200 80d6 	bhi.w	8001042 <HAL_HCD_HC_SubmitRequest+0x226>
 8000e96:	a201      	add	r2, pc, #4	; (adr r2, 8000e9c <HAL_HCD_HC_SubmitRequest+0x80>)
 8000e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9c:	08000ead 	.word	0x08000ead
 8000ea0:	0800102d 	.word	0x0800102d
 8000ea4:	08000f19 	.word	0x08000f19
 8000ea8:	08000fa3 	.word	0x08000fa3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000eac:	7c3b      	ldrb	r3, [r7, #16]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	f040 80c9 	bne.w	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>
 8000eb4:	78bb      	ldrb	r3, [r7, #2]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f040 80c5 	bne.w	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000ebc:	8b3b      	ldrh	r3, [r7, #24]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d109      	bne.n	8000ed6 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000ec2:	78fa      	ldrb	r2, [r7, #3]
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	4413      	add	r3, r2
 8000ecc:	00db      	lsls	r3, r3, #3
 8000ece:	440b      	add	r3, r1
 8000ed0:	3351      	adds	r3, #81	; 0x51
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000ed6:	78fa      	ldrb	r2, [r7, #3]
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	4613      	mov	r3, r2
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	4413      	add	r3, r2
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	440b      	add	r3, r1
 8000ee4:	3351      	adds	r3, #81	; 0x51
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d10a      	bne.n	8000f02 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000eec:	78fa      	ldrb	r2, [r7, #3]
 8000eee:	6879      	ldr	r1, [r7, #4]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	4413      	add	r3, r2
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	440b      	add	r3, r1
 8000efa:	3342      	adds	r3, #66	; 0x42
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f00:	e0a1      	b.n	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f02:	78fa      	ldrb	r2, [r7, #3]
 8000f04:	6879      	ldr	r1, [r7, #4]
 8000f06:	4613      	mov	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	4413      	add	r3, r2
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	440b      	add	r3, r1
 8000f10:	3342      	adds	r3, #66	; 0x42
 8000f12:	2202      	movs	r2, #2
 8000f14:	701a      	strb	r2, [r3, #0]
      break;
 8000f16:	e096      	b.n	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000f18:	78bb      	ldrb	r3, [r7, #2]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d120      	bne.n	8000f60 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f1e:	78fa      	ldrb	r2, [r7, #3]
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	4613      	mov	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	440b      	add	r3, r1
 8000f2c:	3351      	adds	r3, #81	; 0x51
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10a      	bne.n	8000f4a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f34:	78fa      	ldrb	r2, [r7, #3]
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	4413      	add	r3, r2
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	440b      	add	r3, r1
 8000f42:	3342      	adds	r3, #66	; 0x42
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000f48:	e07e      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f4a:	78fa      	ldrb	r2, [r7, #3]
 8000f4c:	6879      	ldr	r1, [r7, #4]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	4413      	add	r3, r2
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	440b      	add	r3, r1
 8000f58:	3342      	adds	r3, #66	; 0x42
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	701a      	strb	r2, [r3, #0]
      break;
 8000f5e:	e073      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000f60:	78fa      	ldrb	r2, [r7, #3]
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	4613      	mov	r3, r2
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	4413      	add	r3, r2
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	440b      	add	r3, r1
 8000f6e:	3350      	adds	r3, #80	; 0x50
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d10a      	bne.n	8000f8c <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f76:	78fa      	ldrb	r2, [r7, #3]
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	4413      	add	r3, r2
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	440b      	add	r3, r1
 8000f84:	3342      	adds	r3, #66	; 0x42
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
      break;
 8000f8a:	e05d      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f8c:	78fa      	ldrb	r2, [r7, #3]
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	4613      	mov	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	440b      	add	r3, r1
 8000f9a:	3342      	adds	r3, #66	; 0x42
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	701a      	strb	r2, [r3, #0]
      break;
 8000fa0:	e052      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000fa2:	78bb      	ldrb	r3, [r7, #2]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d120      	bne.n	8000fea <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000fa8:	78fa      	ldrb	r2, [r7, #3]
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	440b      	add	r3, r1
 8000fb6:	3351      	adds	r3, #81	; 0x51
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10a      	bne.n	8000fd4 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fbe:	78fa      	ldrb	r2, [r7, #3]
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	440b      	add	r3, r1
 8000fcc:	3342      	adds	r3, #66	; 0x42
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000fd2:	e039      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fd4:	78fa      	ldrb	r2, [r7, #3]
 8000fd6:	6879      	ldr	r1, [r7, #4]
 8000fd8:	4613      	mov	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4413      	add	r3, r2
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3342      	adds	r3, #66	; 0x42
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	701a      	strb	r2, [r3, #0]
      break;
 8000fe8:	e02e      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000fea:	78fa      	ldrb	r2, [r7, #3]
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	440b      	add	r3, r1
 8000ff8:	3350      	adds	r3, #80	; 0x50
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d10a      	bne.n	8001016 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001000:	78fa      	ldrb	r2, [r7, #3]
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	4613      	mov	r3, r2
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	00db      	lsls	r3, r3, #3
 800100c:	440b      	add	r3, r1
 800100e:	3342      	adds	r3, #66	; 0x42
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
      break;
 8001014:	e018      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001016:	78fa      	ldrb	r2, [r7, #3]
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	4613      	mov	r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4413      	add	r3, r2
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	440b      	add	r3, r1
 8001024:	3342      	adds	r3, #66	; 0x42
 8001026:	2202      	movs	r2, #2
 8001028:	701a      	strb	r2, [r3, #0]
      break;
 800102a:	e00d      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800102c:	78fa      	ldrb	r2, [r7, #3]
 800102e:	6879      	ldr	r1, [r7, #4]
 8001030:	4613      	mov	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	4413      	add	r3, r2
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	440b      	add	r3, r1
 800103a:	3342      	adds	r3, #66	; 0x42
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
      break;
 8001040:	e002      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8001042:	bf00      	nop
 8001044:	e000      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8001046:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	440b      	add	r3, r1
 8001056:	3344      	adds	r3, #68	; 0x44
 8001058:	697a      	ldr	r2, [r7, #20]
 800105a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	8b39      	ldrh	r1, [r7, #24]
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	4613      	mov	r3, r2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	4403      	add	r3, r0
 800106c:	3348      	adds	r3, #72	; 0x48
 800106e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001070:	78fa      	ldrb	r2, [r7, #3]
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	4613      	mov	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	440b      	add	r3, r1
 800107e:	335c      	adds	r3, #92	; 0x5c
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001084:	78fa      	ldrb	r2, [r7, #3]
 8001086:	6879      	ldr	r1, [r7, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	00db      	lsls	r3, r3, #3
 8001090:	440b      	add	r3, r1
 8001092:	334c      	adds	r3, #76	; 0x4c
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001098:	78fa      	ldrb	r2, [r7, #3]
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	4613      	mov	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	440b      	add	r3, r1
 80010a6:	3339      	adds	r3, #57	; 0x39
 80010a8:	78fa      	ldrb	r2, [r7, #3]
 80010aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80010ac:	78fa      	ldrb	r2, [r7, #3]
 80010ae:	6879      	ldr	r1, [r7, #4]
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	440b      	add	r3, r1
 80010ba:	335d      	adds	r3, #93	; 0x5d
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	78fa      	ldrb	r2, [r7, #3]
 80010c6:	4613      	mov	r3, r2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	3338      	adds	r3, #56	; 0x38
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	18d1      	adds	r1, r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	461a      	mov	r2, r3
 80010dc:	f003 fca0 	bl	8004a20 <USB_HC_StartXfer>
 80010e0:	4603      	mov	r3, r0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop

080010ec <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f003 f9bd 	bl	8004482 <USB_GetMode>
 8001108:	4603      	mov	r3, r0
 800110a:	2b01      	cmp	r3, #1
 800110c:	f040 80f1 	bne.w	80012f2 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f003 f9a1 	bl	800445c <USB_ReadInterrupts>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 80e7 	beq.w	80012f0 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4618      	mov	r0, r3
 8001128:	f003 f998 	bl	800445c <USB_ReadInterrupts>
 800112c:	4603      	mov	r3, r0
 800112e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001132:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001136:	d104      	bne.n	8001142 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001140:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f003 f988 	bl	800445c <USB_ReadInterrupts>
 800114c:	4603      	mov	r3, r0
 800114e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001152:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001156:	d104      	bne.n	8001162 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001160:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f003 f978 	bl	800445c <USB_ReadInterrupts>
 800116c:	4603      	mov	r3, r0
 800116e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001172:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001176:	d104      	bne.n	8001182 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001180:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f003 f968 	bl	800445c <USB_ReadInterrupts>
 800118c:	4603      	mov	r3, r0
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b02      	cmp	r3, #2
 8001194:	d103      	bne.n	800119e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2202      	movs	r2, #2
 800119c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f003 f95a 	bl	800445c <USB_ReadInterrupts>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011b2:	d117      	bne.n	80011e4 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	68fa      	ldr	r2, [r7, #12]
 80011be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80011c2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80011c6:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f006 f9ef 	bl	80075ac <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2101      	movs	r1, #1
 80011d4:	4618      	mov	r0, r3
 80011d6:	f003 fa53 	bl	8004680 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80011e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f003 f937 	bl	800445c <USB_ReadInterrupts>
 80011ee:	4603      	mov	r3, r0
 80011f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011f8:	d102      	bne.n	8001200 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f001 f8c8 	bl	8002390 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f003 f929 	bl	800445c <USB_ReadInterrupts>
 800120a:	4603      	mov	r3, r0
 800120c:	f003 0308 	and.w	r3, r3, #8
 8001210:	2b08      	cmp	r3, #8
 8001212:	d106      	bne.n	8001222 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f006 f9ad 	bl	8007574 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2208      	movs	r2, #8
 8001220:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f003 f918 	bl	800445c <USB_ReadInterrupts>
 800122c:	4603      	mov	r3, r0
 800122e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001232:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001236:	d138      	bne.n	80012aa <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4618      	mov	r0, r3
 800123e:	f003 fd33 	bl	8004ca8 <USB_HC_ReadInterrupt>
 8001242:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	e025      	b.n	8001296 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	f003 030f 	and.w	r3, r3, #15
 8001250:	68ba      	ldr	r2, [r7, #8]
 8001252:	fa22 f303 	lsr.w	r3, r2, r3
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	2b00      	cmp	r3, #0
 800125c:	d018      	beq.n	8001290 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	015a      	lsls	r2, r3, #5
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4413      	add	r3, r2
 8001266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001274:	d106      	bne.n	8001284 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f000 f8cf 	bl	8001420 <HCD_HC_IN_IRQHandler>
 8001282:	e005      	b.n	8001290 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4619      	mov	r1, r3
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f000 fc5f 	bl	8001b4e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3301      	adds	r3, #1
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	429a      	cmp	r2, r3
 800129e:	d3d4      	bcc.n	800124a <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f003 f8d4 	bl	800445c <USB_ReadInterrupts>
 80012b4:	4603      	mov	r3, r0
 80012b6:	f003 0310 	and.w	r3, r3, #16
 80012ba:	2b10      	cmp	r3, #16
 80012bc:	d101      	bne.n	80012c2 <HAL_HCD_IRQHandler+0x1d6>
 80012be:	2301      	movs	r3, #1
 80012c0:	e000      	b.n	80012c4 <HAL_HCD_IRQHandler+0x1d8>
 80012c2:	2300      	movs	r3, #0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d014      	beq.n	80012f2 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	699a      	ldr	r2, [r3, #24]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f022 0210 	bic.w	r2, r2, #16
 80012d6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 ffad 	bl	8002238 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	699a      	ldr	r2, [r3, #24]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0210 	orr.w	r2, r2, #16
 80012ec:	619a      	str	r2, [r3, #24]
 80012ee:	e000      	b.n	80012f2 <HAL_HCD_IRQHandler+0x206>
      return;
 80012f0:	bf00      	nop
    }
  }
}
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <HAL_HCD_Start+0x16>
 800130a:	2302      	movs	r3, #2
 800130c:	e013      	b.n	8001336 <HAL_HCD_Start+0x3e>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2201      	movs	r2, #1
 8001312:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f002 ffab 	bl	8004276 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2101      	movs	r1, #1
 8001326:	4618      	mov	r0, r3
 8001328:	f003 fa0e 	bl	8004748 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800134c:	2b01      	cmp	r3, #1
 800134e:	d101      	bne.n	8001354 <HAL_HCD_Stop+0x16>
 8001350:	2302      	movs	r3, #2
 8001352:	e00d      	b.n	8001370 <HAL_HCD_Stop+0x32>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2201      	movs	r2, #1
 8001358:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f003 fded 	bl	8004f40 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f003 f9b5 	bl	80046f4 <USB_ResetPort>
 800138a:	4603      	mov	r3, r0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80013a0:	78fa      	ldrb	r2, [r7, #3]
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	00db      	lsls	r3, r3, #3
 80013ac:	440b      	add	r3, r1
 80013ae:	335c      	adds	r3, #92	; 0x5c
 80013b0:	781b      	ldrb	r3, [r3, #0]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
 80013c6:	460b      	mov	r3, r1
 80013c8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80013ca:	78fa      	ldrb	r2, [r7, #3]
 80013cc:	6879      	ldr	r1, [r7, #4]
 80013ce:	4613      	mov	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	440b      	add	r3, r1
 80013d8:	334c      	adds	r3, #76	; 0x4c
 80013da:	681b      	ldr	r3, [r3, #0]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f003 f9f7 	bl	80047e8 <USB_GetCurrentFrame>
 80013fa:	4603      	mov	r3, r0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f003 f9d2 	bl	80047ba <USB_GetHostSpeed>
 8001416:	4603      	mov	r3, r0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001436:	78fb      	ldrb	r3, [r7, #3]
 8001438:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	015a      	lsls	r2, r3, #5
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4413      	add	r3, r2
 8001442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	2b04      	cmp	r3, #4
 800144e:	d119      	bne.n	8001484 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	015a      	lsls	r2, r3, #5
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4413      	add	r3, r2
 8001458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800145c:	461a      	mov	r2, r3
 800145e:	2304      	movs	r3, #4
 8001460:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	015a      	lsls	r2, r3, #5
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4413      	add	r3, r2
 800146a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	0151      	lsls	r1, r2, #5
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	440a      	add	r2, r1
 8001478:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	60d3      	str	r3, [r2, #12]
 8001482:	e095      	b.n	80015b0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	015a      	lsls	r2, r3, #5
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4413      	add	r3, r2
 800148c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f003 0320 	and.w	r3, r3, #32
 8001496:	2b20      	cmp	r3, #32
 8001498:	d109      	bne.n	80014ae <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	015a      	lsls	r2, r3, #5
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	4413      	add	r3, r2
 80014a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014a6:	461a      	mov	r2, r3
 80014a8:	2320      	movs	r3, #32
 80014aa:	6093      	str	r3, [r2, #8]
 80014ac:	e080      	b.n	80015b0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	015a      	lsls	r2, r3, #5
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	4413      	add	r3, r2
 80014b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	2b08      	cmp	r3, #8
 80014c2:	d134      	bne.n	800152e <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	015a      	lsls	r2, r3, #5
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	4413      	add	r3, r2
 80014cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	0151      	lsls	r1, r2, #5
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	440a      	add	r2, r1
 80014da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80014de:	f043 0302 	orr.w	r3, r3, #2
 80014e2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80014e4:	6879      	ldr	r1, [r7, #4]
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	440b      	add	r3, r1
 80014f2:	335d      	adds	r3, #93	; 0x5d
 80014f4:	2205      	movs	r2, #5
 80014f6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	015a      	lsls	r2, r3, #5
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4413      	add	r3, r2
 8001500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001504:	461a      	mov	r2, r3
 8001506:	2310      	movs	r3, #16
 8001508:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	015a      	lsls	r2, r3, #5
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	4413      	add	r3, r2
 8001512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001516:	461a      	mov	r2, r3
 8001518:	2308      	movs	r3, #8
 800151a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	4611      	mov	r1, r2
 8001526:	4618      	mov	r0, r3
 8001528:	f003 fbcf 	bl	8004cca <USB_HC_Halt>
 800152c:	e040      	b.n	80015b0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	015a      	lsls	r2, r3, #5
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	4413      	add	r3, r2
 8001536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001544:	d134      	bne.n	80015b0 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	015a      	lsls	r2, r3, #5
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4413      	add	r3, r2
 800154e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	0151      	lsls	r1, r2, #5
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	440a      	add	r2, r1
 800155c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001560:	f043 0302 	orr.w	r3, r3, #2
 8001564:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f003 fbaa 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	015a      	lsls	r2, r3, #5
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4413      	add	r3, r2
 800157e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001582:	461a      	mov	r2, r3
 8001584:	2310      	movs	r3, #16
 8001586:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	4613      	mov	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	4413      	add	r3, r2
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	440b      	add	r3, r1
 8001596:	335d      	adds	r3, #93	; 0x5d
 8001598:	2208      	movs	r2, #8
 800159a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	015a      	lsls	r2, r3, #5
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	4413      	add	r3, r2
 80015a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015a8:	461a      	mov	r2, r3
 80015aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ae:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	015a      	lsls	r2, r3, #5
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	4413      	add	r3, r2
 80015b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015c6:	d122      	bne.n	800160e <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	015a      	lsls	r2, r3, #5
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	4413      	add	r3, r2
 80015d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	0151      	lsls	r1, r2, #5
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	440a      	add	r2, r1
 80015de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80015e2:	f043 0302 	orr.w	r3, r3, #2
 80015e6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	4611      	mov	r1, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f003 fb69 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	015a      	lsls	r2, r3, #5
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	4413      	add	r3, r2
 8001600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001604:	461a      	mov	r2, r3
 8001606:	f44f 7300 	mov.w	r3, #512	; 0x200
 800160a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800160c:	e29b      	b.n	8001b46 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	015a      	lsls	r2, r3, #5
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	4413      	add	r3, r2
 8001616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	2b01      	cmp	r3, #1
 8001622:	f040 80c1 	bne.w	80017a8 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d01b      	beq.n	8001666 <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	3348      	adds	r3, #72	; 0x48
 800163e:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	0159      	lsls	r1, r3, #5
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	440b      	add	r3, r1
 8001648:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800164c:	691b      	ldr	r3, [r3, #16]
 800164e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001652:	1ad1      	subs	r1, r2, r3
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4613      	mov	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	4403      	add	r3, r0
 8001662:	334c      	adds	r3, #76	; 0x4c
 8001664:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	4613      	mov	r3, r2
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	4413      	add	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	440b      	add	r3, r1
 8001674:	335d      	adds	r3, #93	; 0x5d
 8001676:	2201      	movs	r2, #1
 8001678:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	440b      	add	r3, r1
 8001688:	3358      	adds	r3, #88	; 0x58
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	015a      	lsls	r2, r3, #5
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	4413      	add	r3, r2
 8001696:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800169a:	461a      	mov	r2, r3
 800169c:	2301      	movs	r3, #1
 800169e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	440b      	add	r3, r1
 80016ae:	333f      	adds	r3, #63	; 0x3f
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d00a      	beq.n	80016cc <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	440b      	add	r3, r1
 80016c4:	333f      	adds	r3, #63	; 0x3f
 80016c6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d121      	bne.n	8001710 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	015a      	lsls	r2, r3, #5
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	4413      	add	r3, r2
 80016d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	0151      	lsls	r1, r2, #5
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	440a      	add	r2, r1
 80016e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80016e6:	f043 0302 	orr.w	r3, r3, #2
 80016ea:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	4611      	mov	r1, r2
 80016f6:	4618      	mov	r0, r3
 80016f8:	f003 fae7 	bl	8004cca <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	015a      	lsls	r2, r3, #5
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	4413      	add	r3, r2
 8001704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001708:	461a      	mov	r2, r3
 800170a:	2310      	movs	r3, #16
 800170c:	6093      	str	r3, [r2, #8]
 800170e:	e034      	b.n	800177a <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001710:	6879      	ldr	r1, [r7, #4]
 8001712:	68fa      	ldr	r2, [r7, #12]
 8001714:	4613      	mov	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4413      	add	r3, r2
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	440b      	add	r3, r1
 800171e:	333f      	adds	r3, #63	; 0x3f
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b03      	cmp	r3, #3
 8001724:	d129      	bne.n	800177a <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	015a      	lsls	r2, r3, #5
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	4413      	add	r3, r2
 800172e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	0151      	lsls	r1, r2, #5
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	440a      	add	r2, r1
 800173c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001740:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001744:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	4613      	mov	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	00db      	lsls	r3, r3, #3
 8001752:	440b      	add	r3, r1
 8001754:	335c      	adds	r3, #92	; 0x5c
 8001756:	2201      	movs	r2, #1
 8001758:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	b2d8      	uxtb	r0, r3
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	440b      	add	r3, r1
 800176c:	335c      	adds	r3, #92	; 0x5c
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	4601      	mov	r1, r0
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f005 ff27 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800177a:	6879      	ldr	r1, [r7, #4]
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	4613      	mov	r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	440b      	add	r3, r1
 8001788:	3350      	adds	r3, #80	; 0x50
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	f083 0301 	eor.w	r3, r3, #1
 8001790:	b2d8      	uxtb	r0, r3
 8001792:	6879      	ldr	r1, [r7, #4]
 8001794:	68fa      	ldr	r2, [r7, #12]
 8001796:	4613      	mov	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	440b      	add	r3, r1
 80017a0:	3350      	adds	r3, #80	; 0x50
 80017a2:	4602      	mov	r2, r0
 80017a4:	701a      	strb	r2, [r3, #0]
}
 80017a6:	e1ce      	b.n	8001b46 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	015a      	lsls	r2, r3, #5
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	4413      	add	r3, r2
 80017b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	f040 80f1 	bne.w	80019a2 <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	015a      	lsls	r2, r3, #5
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	4413      	add	r3, r2
 80017c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	0151      	lsls	r1, r2, #5
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	440a      	add	r2, r1
 80017d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80017da:	f023 0302 	bic.w	r3, r3, #2
 80017de:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	4613      	mov	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	440b      	add	r3, r1
 80017ee:	335d      	adds	r3, #93	; 0x5d
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d10a      	bne.n	800180c <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	4613      	mov	r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	4413      	add	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	440b      	add	r3, r1
 8001804:	335c      	adds	r3, #92	; 0x5c
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
 800180a:	e0b0      	b.n	800196e <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	4613      	mov	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	440b      	add	r3, r1
 800181a:	335d      	adds	r3, #93	; 0x5d
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b05      	cmp	r3, #5
 8001820:	d10a      	bne.n	8001838 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	4613      	mov	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	335c      	adds	r3, #92	; 0x5c
 8001832:	2205      	movs	r2, #5
 8001834:	701a      	strb	r2, [r3, #0]
 8001836:	e09a      	b.n	800196e <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	335d      	adds	r3, #93	; 0x5d
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b06      	cmp	r3, #6
 800184c:	d00a      	beq.n	8001864 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	440b      	add	r3, r1
 800185c:	335d      	adds	r3, #93	; 0x5d
 800185e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001860:	2b08      	cmp	r3, #8
 8001862:	d156      	bne.n	8001912 <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	4613      	mov	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4413      	add	r3, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	440b      	add	r3, r1
 8001872:	3358      	adds	r3, #88	; 0x58
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	1c59      	adds	r1, r3, #1
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	4613      	mov	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	4403      	add	r3, r0
 8001886:	3358      	adds	r3, #88	; 0x58
 8001888:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	68fa      	ldr	r2, [r7, #12]
 800188e:	4613      	mov	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	440b      	add	r3, r1
 8001898:	3358      	adds	r3, #88	; 0x58
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d914      	bls.n	80018ca <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4613      	mov	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	440b      	add	r3, r1
 80018ae:	3358      	adds	r3, #88	; 0x58
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	440b      	add	r3, r1
 80018c2:	335c      	adds	r3, #92	; 0x5c
 80018c4:	2204      	movs	r2, #4
 80018c6:	701a      	strb	r2, [r3, #0]
 80018c8:	e009      	b.n	80018de <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	4613      	mov	r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	4413      	add	r3, r2
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	440b      	add	r3, r1
 80018d8:	335c      	adds	r3, #92	; 0x5c
 80018da:	2202      	movs	r2, #2
 80018dc:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	015a      	lsls	r2, r3, #5
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4413      	add	r3, r2
 80018e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80018f4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018fc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	015a      	lsls	r2, r3, #5
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4413      	add	r3, r2
 8001906:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800190a:	461a      	mov	r2, r3
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	e02d      	b.n	800196e <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	4613      	mov	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	440b      	add	r3, r1
 8001920:	335d      	adds	r3, #93	; 0x5d
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b03      	cmp	r3, #3
 8001926:	d122      	bne.n	800196e <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	4613      	mov	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	440b      	add	r3, r1
 8001936:	335c      	adds	r3, #92	; 0x5c
 8001938:	2202      	movs	r2, #2
 800193a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	015a      	lsls	r2, r3, #5
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	4413      	add	r3, r2
 8001944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001952:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800195a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	015a      	lsls	r2, r3, #5
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	4413      	add	r3, r2
 8001964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001968:	461a      	mov	r2, r3
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	015a      	lsls	r2, r3, #5
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4413      	add	r3, r2
 8001976:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800197a:	461a      	mov	r2, r3
 800197c:	2302      	movs	r3, #2
 800197e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	b2d8      	uxtb	r0, r3
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	4613      	mov	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	440b      	add	r3, r1
 8001992:	335c      	adds	r3, #92	; 0x5c
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	461a      	mov	r2, r3
 8001998:	4601      	mov	r1, r0
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f005 fe14 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80019a0:	e0d1      	b.n	8001b46 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	015a      	lsls	r2, r3, #5
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	4413      	add	r3, r2
 80019aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019b4:	2b80      	cmp	r3, #128	; 0x80
 80019b6:	d13e      	bne.n	8001a36 <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	015a      	lsls	r2, r3, #5
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4413      	add	r3, r2
 80019c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	0151      	lsls	r1, r2, #5
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	440a      	add	r2, r1
 80019ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80019d2:	f043 0302 	orr.w	r3, r3, #2
 80019d6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80019d8:	6879      	ldr	r1, [r7, #4]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	4613      	mov	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	440b      	add	r3, r1
 80019e6:	3358      	adds	r3, #88	; 0x58
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	1c59      	adds	r1, r3, #1
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4403      	add	r3, r0
 80019fa:	3358      	adds	r3, #88	; 0x58
 80019fc:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	4613      	mov	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4413      	add	r3, r2
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	440b      	add	r3, r1
 8001a0c:	335d      	adds	r3, #93	; 0x5d
 8001a0e:	2206      	movs	r2, #6
 8001a10:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f003 f954 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	015a      	lsls	r2, r3, #5
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	4413      	add	r3, r2
 8001a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a2e:	461a      	mov	r2, r3
 8001a30:	2380      	movs	r3, #128	; 0x80
 8001a32:	6093      	str	r3, [r2, #8]
}
 8001a34:	e087      	b.n	8001b46 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	015a      	lsls	r2, r3, #5
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f003 0310 	and.w	r3, r3, #16
 8001a48:	2b10      	cmp	r3, #16
 8001a4a:	d17c      	bne.n	8001b46 <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001a4c:	6879      	ldr	r1, [r7, #4]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4613      	mov	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4413      	add	r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	440b      	add	r3, r1
 8001a5a:	333f      	adds	r3, #63	; 0x3f
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d122      	bne.n	8001aa8 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	68fa      	ldr	r2, [r7, #12]
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	440b      	add	r3, r1
 8001a70:	3358      	adds	r3, #88	; 0x58
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	015a      	lsls	r2, r3, #5
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	0151      	lsls	r1, r2, #5
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	440a      	add	r2, r1
 8001a8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	4611      	mov	r1, r2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f003 f912 	bl	8004cca <USB_HC_Halt>
 8001aa6:	e045      	b.n	8001b34 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4613      	mov	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	440b      	add	r3, r1
 8001ab6:	333f      	adds	r3, #63	; 0x3f
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00a      	beq.n	8001ad4 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	440b      	add	r3, r1
 8001acc:	333f      	adds	r3, #63	; 0x3f
 8001ace:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d12f      	bne.n	8001b34 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3358      	adds	r3, #88	; 0x58
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d121      	bne.n	8001b34 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	4613      	mov	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	440b      	add	r3, r1
 8001afe:	335d      	adds	r3, #93	; 0x5d
 8001b00:	2203      	movs	r2, #3
 8001b02:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	015a      	lsls	r2, r3, #5
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	0151      	lsls	r1, r2, #5
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	440a      	add	r2, r1
 8001b1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001b1e:	f043 0302 	orr.w	r3, r3, #2
 8001b22:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	4611      	mov	r1, r2
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f003 f8cb 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	015a      	lsls	r2, r3, #5
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b40:	461a      	mov	r2, r3
 8001b42:	2310      	movs	r3, #16
 8001b44:	6093      	str	r3, [r2, #8]
}
 8001b46:	bf00      	nop
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b086      	sub	sp, #24
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	460b      	mov	r3, r1
 8001b58:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001b64:	78fb      	ldrb	r3, [r7, #3]
 8001b66:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	015a      	lsls	r2, r3, #5
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4413      	add	r3, r2
 8001b70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 0304 	and.w	r3, r3, #4
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d119      	bne.n	8001bb2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	015a      	lsls	r2, r3, #5
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4413      	add	r3, r2
 8001b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	015a      	lsls	r2, r3, #5
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	4413      	add	r3, r2
 8001b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	68fa      	ldr	r2, [r7, #12]
 8001ba0:	0151      	lsls	r1, r2, #5
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	440a      	add	r2, r1
 8001ba6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001baa:	f043 0302 	orr.w	r3, r3, #2
 8001bae:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8001bb0:	e33e      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	015a      	lsls	r2, r3, #5
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	4413      	add	r3, r2
 8001bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 0320 	and.w	r3, r3, #32
 8001bc4:	2b20      	cmp	r3, #32
 8001bc6:	d141      	bne.n	8001c4c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	015a      	lsls	r2, r3, #5
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	4413      	add	r3, r2
 8001bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	2320      	movs	r3, #32
 8001bd8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	4613      	mov	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	4413      	add	r3, r2
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	440b      	add	r3, r1
 8001be8:	333d      	adds	r3, #61	; 0x3d
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	f040 831f 	bne.w	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	68fa      	ldr	r2, [r7, #12]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	333d      	adds	r3, #61	; 0x3d
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	4413      	add	r3, r2
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	440b      	add	r3, r1
 8001c14:	335c      	adds	r3, #92	; 0x5c
 8001c16:	2202      	movs	r2, #2
 8001c18:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	015a      	lsls	r2, r3, #5
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	4413      	add	r3, r2
 8001c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	0151      	lsls	r1, r2, #5
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	440a      	add	r2, r1
 8001c30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c34:	f043 0302 	orr.w	r3, r3, #2
 8001c38:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f003 f840 	bl	8004cca <USB_HC_Halt>
}
 8001c4a:	e2f1      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	015a      	lsls	r2, r3, #5
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	4413      	add	r3, r2
 8001c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c5e:	2b40      	cmp	r3, #64	; 0x40
 8001c60:	d13f      	bne.n	8001ce2 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4613      	mov	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	440b      	add	r3, r1
 8001c70:	335d      	adds	r3, #93	; 0x5d
 8001c72:	2204      	movs	r2, #4
 8001c74:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001c76:	6879      	ldr	r1, [r7, #4]
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4413      	add	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	333d      	adds	r3, #61	; 0x3d
 8001c86:	2201      	movs	r2, #1
 8001c88:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	3358      	adds	r3, #88	; 0x58
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	015a      	lsls	r2, r3, #5
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	0151      	lsls	r1, r2, #5
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	440a      	add	r2, r1
 8001cb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f002 fffe 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	015a      	lsls	r2, r3, #5
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cda:	461a      	mov	r2, r3
 8001cdc:	2340      	movs	r3, #64	; 0x40
 8001cde:	6093      	str	r3, [r2, #8]
}
 8001ce0:	e2a6      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cf8:	d122      	bne.n	8001d40 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	015a      	lsls	r2, r3, #5
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4413      	add	r3, r2
 8001d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	0151      	lsls	r1, r2, #5
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	440a      	add	r2, r1
 8001d10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f002 ffd0 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	015a      	lsls	r2, r3, #5
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d36:	461a      	mov	r2, r3
 8001d38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d3c:	6093      	str	r3, [r2, #8]
}
 8001d3e:	e277      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	015a      	lsls	r2, r3, #5
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	4413      	add	r3, r2
 8001d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d135      	bne.n	8001dc2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	4413      	add	r3, r2
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	440b      	add	r3, r1
 8001d64:	3358      	adds	r3, #88	; 0x58
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	015a      	lsls	r2, r3, #5
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	4413      	add	r3, r2
 8001d72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	68fa      	ldr	r2, [r7, #12]
 8001d7a:	0151      	lsls	r1, r2, #5
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	440a      	add	r2, r1
 8001d80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d84:	f043 0302 	orr.w	r3, r3, #2
 8001d88:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	4611      	mov	r1, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f002 ff98 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	015a      	lsls	r2, r3, #5
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4413      	add	r3, r2
 8001da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001da6:	461a      	mov	r2, r3
 8001da8:	2301      	movs	r3, #1
 8001daa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4613      	mov	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4413      	add	r3, r2
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	440b      	add	r3, r1
 8001dba:	335d      	adds	r3, #93	; 0x5d
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	701a      	strb	r2, [r3, #0]
}
 8001dc0:	e236      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	015a      	lsls	r2, r3, #5
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	4413      	add	r3, r2
 8001dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d12b      	bne.n	8001e30 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	015a      	lsls	r2, r3, #5
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4413      	add	r3, r2
 8001de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de4:	461a      	mov	r2, r3
 8001de6:	2308      	movs	r3, #8
 8001de8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	015a      	lsls	r2, r3, #5
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	4413      	add	r3, r2
 8001df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	0151      	lsls	r1, r2, #5
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	440a      	add	r2, r1
 8001e00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e04:	f043 0302 	orr.w	r3, r3, #2
 8001e08:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f002 ff58 	bl	8004cca <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001e1a:	6879      	ldr	r1, [r7, #4]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	440b      	add	r3, r1
 8001e28:	335d      	adds	r3, #93	; 0x5d
 8001e2a:	2205      	movs	r2, #5
 8001e2c:	701a      	strb	r2, [r3, #0]
}
 8001e2e:	e1ff      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	015a      	lsls	r2, r3, #5
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	4413      	add	r3, r2
 8001e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f003 0310 	and.w	r3, r3, #16
 8001e42:	2b10      	cmp	r3, #16
 8001e44:	d155      	bne.n	8001ef2 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	68fa      	ldr	r2, [r7, #12]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	440b      	add	r3, r1
 8001e54:	3358      	adds	r3, #88	; 0x58
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	440b      	add	r3, r1
 8001e68:	335d      	adds	r3, #93	; 0x5d
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	440b      	add	r3, r1
 8001e7c:	333d      	adds	r3, #61	; 0x3d
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d114      	bne.n	8001eae <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	4413      	add	r3, r2
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	440b      	add	r3, r1
 8001e92:	333c      	adds	r3, #60	; 0x3c
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d109      	bne.n	8001eae <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	440b      	add	r3, r1
 8001ea8:	333d      	adds	r3, #61	; 0x3d
 8001eaa:	2201      	movs	r2, #1
 8001eac:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	015a      	lsls	r2, r3, #5
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	0151      	lsls	r1, r2, #5
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	440a      	add	r2, r1
 8001ec4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ec8:	f043 0302 	orr.w	r3, r3, #2
 8001ecc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f002 fef6 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	015a      	lsls	r2, r3, #5
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eea:	461a      	mov	r2, r3
 8001eec:	2310      	movs	r3, #16
 8001eee:	6093      	str	r3, [r2, #8]
}
 8001ef0:	e19e      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f04:	2b80      	cmp	r3, #128	; 0x80
 8001f06:	d12b      	bne.n	8001f60 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	015a      	lsls	r2, r3, #5
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	4413      	add	r3, r2
 8001f10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	0151      	lsls	r1, r2, #5
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	440a      	add	r2, r1
 8001f1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f22:	f043 0302 	orr.w	r3, r3, #2
 8001f26:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	4611      	mov	r1, r2
 8001f32:	4618      	mov	r0, r3
 8001f34:	f002 fec9 	bl	8004cca <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f38:	6879      	ldr	r1, [r7, #4]
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	440b      	add	r3, r1
 8001f46:	335d      	adds	r3, #93	; 0x5d
 8001f48:	2206      	movs	r2, #6
 8001f4a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f58:	461a      	mov	r2, r3
 8001f5a:	2380      	movs	r3, #128	; 0x80
 8001f5c:	6093      	str	r3, [r2, #8]
}
 8001f5e:	e167      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	015a      	lsls	r2, r3, #5
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	4413      	add	r3, r2
 8001f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f76:	d135      	bne.n	8001fe4 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	015a      	lsls	r2, r3, #5
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4413      	add	r3, r2
 8001f80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	0151      	lsls	r1, r2, #5
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	440a      	add	r2, r1
 8001f8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f92:	f043 0302 	orr.w	r3, r3, #2
 8001f96:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	4611      	mov	r1, r2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f002 fe91 	bl	8004cca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	015a      	lsls	r2, r3, #5
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	4413      	add	r3, r2
 8001fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	2310      	movs	r3, #16
 8001fb8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	015a      	lsls	r2, r3, #5
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	440b      	add	r3, r1
 8001fdc:	335d      	adds	r3, #93	; 0x5d
 8001fde:	2208      	movs	r2, #8
 8001fe0:	701a      	strb	r2, [r3, #0]
}
 8001fe2:	e125      	b.n	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	015a      	lsls	r2, r3, #5
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4413      	add	r3, r2
 8001fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	f040 811a 	bne.w	8002230 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	015a      	lsls	r2, r3, #5
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	4413      	add	r3, r2
 8002004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	0151      	lsls	r1, r2, #5
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	440a      	add	r2, r1
 8002012:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002016:	f023 0302 	bic.w	r3, r3, #2
 800201a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	440b      	add	r3, r1
 800202a:	335d      	adds	r3, #93	; 0x5d
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d137      	bne.n	80020a2 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	4613      	mov	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	4413      	add	r3, r2
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	440b      	add	r3, r1
 8002040:	335c      	adds	r3, #92	; 0x5c
 8002042:	2201      	movs	r2, #1
 8002044:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4613      	mov	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	4413      	add	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	440b      	add	r3, r1
 8002054:	333f      	adds	r3, #63	; 0x3f
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b02      	cmp	r3, #2
 800205a:	d00b      	beq.n	8002074 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	440b      	add	r3, r1
 800206a:	333f      	adds	r3, #63	; 0x3f
 800206c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800206e:	2b03      	cmp	r3, #3
 8002070:	f040 80c5 	bne.w	80021fe <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002074:	6879      	ldr	r1, [r7, #4]
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	440b      	add	r3, r1
 8002082:	3351      	adds	r3, #81	; 0x51
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	f083 0301 	eor.w	r3, r3, #1
 800208a:	b2d8      	uxtb	r0, r3
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4613      	mov	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4413      	add	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	440b      	add	r3, r1
 800209a:	3351      	adds	r3, #81	; 0x51
 800209c:	4602      	mov	r2, r0
 800209e:	701a      	strb	r2, [r3, #0]
 80020a0:	e0ad      	b.n	80021fe <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	440b      	add	r3, r1
 80020b0:	335d      	adds	r3, #93	; 0x5d
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b03      	cmp	r3, #3
 80020b6:	d10a      	bne.n	80020ce <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	440b      	add	r3, r1
 80020c6:	335c      	adds	r3, #92	; 0x5c
 80020c8:	2202      	movs	r2, #2
 80020ca:	701a      	strb	r2, [r3, #0]
 80020cc:	e097      	b.n	80021fe <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4613      	mov	r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	440b      	add	r3, r1
 80020dc:	335d      	adds	r3, #93	; 0x5d
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d10a      	bne.n	80020fa <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	440b      	add	r3, r1
 80020f2:	335c      	adds	r3, #92	; 0x5c
 80020f4:	2202      	movs	r2, #2
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	e081      	b.n	80021fe <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020fa:	6879      	ldr	r1, [r7, #4]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4613      	mov	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	440b      	add	r3, r1
 8002108:	335d      	adds	r3, #93	; 0x5d
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b05      	cmp	r3, #5
 800210e:	d10a      	bne.n	8002126 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	440b      	add	r3, r1
 800211e:	335c      	adds	r3, #92	; 0x5c
 8002120:	2205      	movs	r2, #5
 8002122:	701a      	strb	r2, [r3, #0]
 8002124:	e06b      	b.n	80021fe <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	440b      	add	r3, r1
 8002134:	335d      	adds	r3, #93	; 0x5d
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b06      	cmp	r3, #6
 800213a:	d00a      	beq.n	8002152 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	440b      	add	r3, r1
 800214a:	335d      	adds	r3, #93	; 0x5d
 800214c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800214e:	2b08      	cmp	r3, #8
 8002150:	d155      	bne.n	80021fe <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	4613      	mov	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	440b      	add	r3, r1
 8002160:	3358      	adds	r3, #88	; 0x58
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	1c59      	adds	r1, r3, #1
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	4403      	add	r3, r0
 8002174:	3358      	adds	r3, #88	; 0x58
 8002176:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	440b      	add	r3, r1
 8002186:	3358      	adds	r3, #88	; 0x58
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d914      	bls.n	80021b8 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	440b      	add	r3, r1
 800219c:	3358      	adds	r3, #88	; 0x58
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	440b      	add	r3, r1
 80021b0:	335c      	adds	r3, #92	; 0x5c
 80021b2:	2204      	movs	r2, #4
 80021b4:	701a      	strb	r2, [r3, #0]
 80021b6:	e009      	b.n	80021cc <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	440b      	add	r3, r1
 80021c6:	335c      	adds	r3, #92	; 0x5c
 80021c8:	2202      	movs	r2, #2
 80021ca:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	015a      	lsls	r2, r3, #5
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4413      	add	r3, r2
 80021d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021e2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021ea:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	015a      	lsls	r2, r3, #5
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	4413      	add	r3, r2
 80021f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021f8:	461a      	mov	r2, r3
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	015a      	lsls	r2, r3, #5
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	4413      	add	r3, r2
 8002206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800220a:	461a      	mov	r2, r3
 800220c:	2302      	movs	r3, #2
 800220e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	b2d8      	uxtb	r0, r3
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	440b      	add	r3, r1
 8002222:	335c      	adds	r3, #92	; 0x5c
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	461a      	mov	r2, r3
 8002228:	4601      	mov	r1, r0
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f005 f9cc 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002230:	bf00      	nop
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	; 0x28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002248:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	0c5b      	lsrs	r3, r3, #17
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	091b      	lsrs	r3, r3, #4
 8002268:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800226c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2b02      	cmp	r3, #2
 8002272:	d003      	beq.n	800227c <HCD_RXQLVL_IRQHandler+0x44>
 8002274:	2b05      	cmp	r3, #5
 8002276:	f000 8082 	beq.w	800237e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800227a:	e083      	b.n	8002384 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d07f      	beq.n	8002382 <HCD_RXQLVL_IRQHandler+0x14a>
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4613      	mov	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	440b      	add	r3, r1
 8002290:	3344      	adds	r3, #68	; 0x44
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d074      	beq.n	8002382 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	440b      	add	r3, r1
 80022aa:	3344      	adds	r3, #68	; 0x44
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	b292      	uxth	r2, r2
 80022b2:	4619      	mov	r1, r3
 80022b4:	f002 f8a9 	bl	800440a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	4613      	mov	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4413      	add	r3, r2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	440b      	add	r3, r1
 80022c6:	3344      	adds	r3, #68	; 0x44
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	18d1      	adds	r1, r2, r3
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4613      	mov	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4403      	add	r3, r0
 80022dc:	3344      	adds	r3, #68	; 0x44
 80022de:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	440b      	add	r3, r1
 80022ee:	334c      	adds	r3, #76	; 0x4c
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	18d1      	adds	r1, r2, r3
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	4403      	add	r3, r0
 8002304:	334c      	adds	r3, #76	; 0x4c
 8002306:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	015a      	lsls	r2, r3, #5
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	4413      	add	r3, r2
 8002310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002314:	691a      	ldr	r2, [r3, #16]
 8002316:	4b1d      	ldr	r3, [pc, #116]	; (800238c <HCD_RXQLVL_IRQHandler+0x154>)
 8002318:	4013      	ands	r3, r2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d031      	beq.n	8002382 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	015a      	lsls	r2, r3, #5
 8002322:	6a3b      	ldr	r3, [r7, #32]
 8002324:	4413      	add	r3, r2
 8002326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002334:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800233c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	015a      	lsls	r2, r3, #5
 8002342:	6a3b      	ldr	r3, [r7, #32]
 8002344:	4413      	add	r3, r2
 8002346:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800234a:	461a      	mov	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	440b      	add	r3, r1
 800235e:	3350      	adds	r3, #80	; 0x50
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	f083 0301 	eor.w	r3, r3, #1
 8002366:	b2d8      	uxtb	r0, r3
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	440b      	add	r3, r1
 8002376:	3350      	adds	r3, #80	; 0x50
 8002378:	4602      	mov	r2, r0
 800237a:	701a      	strb	r2, [r3, #0]
      break;
 800237c:	e001      	b.n	8002382 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800237e:	bf00      	nop
 8002380:	e000      	b.n	8002384 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8002382:	bf00      	nop
  }
}
 8002384:	bf00      	nop
 8002386:	3728      	adds	r7, #40	; 0x28
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	1ff80000 	.word	0x1ff80000

08002390 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80023bc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d113      	bne.n	80023f0 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d10a      	bne.n	80023e8 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	699a      	ldr	r2, [r3, #24]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80023e0:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f005 f8d4 	bl	8007590 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	f043 0302 	orr.w	r3, r3, #2
 80023ee:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d147      	bne.n	800248a <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	f043 0308 	orr.w	r3, r3, #8
 8002400:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b04      	cmp	r3, #4
 800240a:	d129      	bne.n	8002460 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	2b02      	cmp	r3, #2
 8002412:	d113      	bne.n	800243c <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800241a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800241e:	d106      	bne.n	800242e <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2102      	movs	r1, #2
 8002426:	4618      	mov	r0, r3
 8002428:	f002 f92a 	bl	8004680 <USB_InitFSLSPClkSel>
 800242c:	e011      	b.n	8002452 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2101      	movs	r1, #1
 8002434:	4618      	mov	r0, r3
 8002436:	f002 f923 	bl	8004680 <USB_InitFSLSPClkSel>
 800243a:	e00a      	b.n	8002452 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d106      	bne.n	8002452 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800244a:	461a      	mov	r2, r3
 800244c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002450:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f005 f8c6 	bl	80075e4 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f005 f899 	bl	8007590 <HAL_HCD_Connect_Callback>
 800245e:	e014      	b.n	800248a <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f005 f8cd 	bl	8007600 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8002474:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002478:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	699a      	ldr	r2, [r3, #24]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002488:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f003 0320 	and.w	r3, r3, #32
 8002490:	2b20      	cmp	r3, #32
 8002492:	d103      	bne.n	800249c <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f043 0320 	orr.w	r3, r3, #32
 800249a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80024a2:	461a      	mov	r2, r3
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e10f      	b.n	80026e2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f004 fdfa 	bl	80070d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2224      	movs	r2, #36	; 0x24
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0201 	bic.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024f4:	f001 fca8 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 80024f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	4a7b      	ldr	r2, [pc, #492]	; (80026ec <HAL_I2C_Init+0x23c>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d807      	bhi.n	8002514 <HAL_I2C_Init+0x64>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4a7a      	ldr	r2, [pc, #488]	; (80026f0 <HAL_I2C_Init+0x240>)
 8002508:	4293      	cmp	r3, r2
 800250a:	bf94      	ite	ls
 800250c:	2301      	movls	r3, #1
 800250e:	2300      	movhi	r3, #0
 8002510:	b2db      	uxtb	r3, r3
 8002512:	e006      	b.n	8002522 <HAL_I2C_Init+0x72>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4a77      	ldr	r2, [pc, #476]	; (80026f4 <HAL_I2C_Init+0x244>)
 8002518:	4293      	cmp	r3, r2
 800251a:	bf94      	ite	ls
 800251c:	2301      	movls	r3, #1
 800251e:	2300      	movhi	r3, #0
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e0db      	b.n	80026e2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4a72      	ldr	r2, [pc, #456]	; (80026f8 <HAL_I2C_Init+0x248>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	0c9b      	lsrs	r3, r3, #18
 8002534:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	430a      	orrs	r2, r1
 8002548:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	4a64      	ldr	r2, [pc, #400]	; (80026ec <HAL_I2C_Init+0x23c>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d802      	bhi.n	8002564 <HAL_I2C_Init+0xb4>
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	3301      	adds	r3, #1
 8002562:	e009      	b.n	8002578 <HAL_I2C_Init+0xc8>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800256a:	fb02 f303 	mul.w	r3, r2, r3
 800256e:	4a63      	ldr	r2, [pc, #396]	; (80026fc <HAL_I2C_Init+0x24c>)
 8002570:	fba2 2303 	umull	r2, r3, r2, r3
 8002574:	099b      	lsrs	r3, r3, #6
 8002576:	3301      	adds	r3, #1
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6812      	ldr	r2, [r2, #0]
 800257c:	430b      	orrs	r3, r1
 800257e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800258a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4956      	ldr	r1, [pc, #344]	; (80026ec <HAL_I2C_Init+0x23c>)
 8002594:	428b      	cmp	r3, r1
 8002596:	d80d      	bhi.n	80025b4 <HAL_I2C_Init+0x104>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1e59      	subs	r1, r3, #1
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80025a6:	3301      	adds	r3, #1
 80025a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ac:	2b04      	cmp	r3, #4
 80025ae:	bf38      	it	cc
 80025b0:	2304      	movcc	r3, #4
 80025b2:	e04f      	b.n	8002654 <HAL_I2C_Init+0x1a4>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d111      	bne.n	80025e0 <HAL_I2C_Init+0x130>
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	1e58      	subs	r0, r3, #1
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6859      	ldr	r1, [r3, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	440b      	add	r3, r1
 80025ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ce:	3301      	adds	r3, #1
 80025d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf0c      	ite	eq
 80025d8:	2301      	moveq	r3, #1
 80025da:	2300      	movne	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e012      	b.n	8002606 <HAL_I2C_Init+0x156>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1e58      	subs	r0, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6859      	ldr	r1, [r3, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	0099      	lsls	r1, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025f6:	3301      	adds	r3, #1
 80025f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	bf0c      	ite	eq
 8002600:	2301      	moveq	r3, #1
 8002602:	2300      	movne	r3, #0
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_I2C_Init+0x15e>
 800260a:	2301      	movs	r3, #1
 800260c:	e022      	b.n	8002654 <HAL_I2C_Init+0x1a4>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10e      	bne.n	8002634 <HAL_I2C_Init+0x184>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	1e58      	subs	r0, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6859      	ldr	r1, [r3, #4]
 800261e:	460b      	mov	r3, r1
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	440b      	add	r3, r1
 8002624:	fbb0 f3f3 	udiv	r3, r0, r3
 8002628:	3301      	adds	r3, #1
 800262a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800262e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002632:	e00f      	b.n	8002654 <HAL_I2C_Init+0x1a4>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	1e58      	subs	r0, r3, #1
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6859      	ldr	r1, [r3, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	0099      	lsls	r1, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	fbb0 f3f3 	udiv	r3, r0, r3
 800264a:	3301      	adds	r3, #1
 800264c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	6809      	ldr	r1, [r1, #0]
 8002658:	4313      	orrs	r3, r2
 800265a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69da      	ldr	r2, [r3, #28]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002682:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	6911      	ldr	r1, [r2, #16]
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	68d2      	ldr	r2, [r2, #12]
 800268e:	4311      	orrs	r1, r2
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	430b      	orrs	r3, r1
 8002696:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695a      	ldr	r2, [r3, #20]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2220      	movs	r2, #32
 80026ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	000186a0 	.word	0x000186a0
 80026f0:	001e847f 	.word	0x001e847f
 80026f4:	003d08ff 	.word	0x003d08ff
 80026f8:	431bde83 	.word	0x431bde83
 80026fc:	10624dd3 	.word	0x10624dd3

08002700 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af02      	add	r7, sp, #8
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	607a      	str	r2, [r7, #4]
 800270a:	461a      	mov	r2, r3
 800270c:	460b      	mov	r3, r1
 800270e:	817b      	strh	r3, [r7, #10]
 8002710:	4613      	mov	r3, r2
 8002712:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002714:	f7fd ff3e 	bl	8000594 <HAL_GetTick>
 8002718:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b20      	cmp	r3, #32
 8002724:	f040 80e0 	bne.w	80028e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	2319      	movs	r3, #25
 800272e:	2201      	movs	r2, #1
 8002730:	4970      	ldr	r1, [pc, #448]	; (80028f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 f958 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800273e:	2302      	movs	r3, #2
 8002740:	e0d3      	b.n	80028ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002748:	2b01      	cmp	r3, #1
 800274a:	d101      	bne.n	8002750 <HAL_I2C_Master_Transmit+0x50>
 800274c:	2302      	movs	r3, #2
 800274e:	e0cc      	b.n	80028ea <HAL_I2C_Master_Transmit+0x1ea>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b01      	cmp	r3, #1
 8002764:	d007      	beq.n	8002776 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 0201 	orr.w	r2, r2, #1
 8002774:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002784:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2221      	movs	r2, #33	; 0x21
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2210      	movs	r2, #16
 8002792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	893a      	ldrh	r2, [r7, #8]
 80027a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	4a50      	ldr	r2, [pc, #320]	; (80028f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80027b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027b8:	8979      	ldrh	r1, [r7, #10]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	6a3a      	ldr	r2, [r7, #32]
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 f89c 	bl	80028fc <I2C_MasterRequestWrite>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e08d      	b.n	80028ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	613b      	str	r3, [r7, #16]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80027e4:	e066      	b.n	80028b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	6a39      	ldr	r1, [r7, #32]
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f000 f9d2 	bl	8002b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00d      	beq.n	8002812 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d107      	bne.n	800280e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800280c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e06b      	b.n	80028ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002816:	781a      	ldrb	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	1c5a      	adds	r2, r3, #1
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800282c:	b29b      	uxth	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b04      	cmp	r3, #4
 800284e:	d11b      	bne.n	8002888 <HAL_I2C_Master_Transmit+0x188>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002854:	2b00      	cmp	r3, #0
 8002856:	d017      	beq.n	8002888 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285c:	781a      	ldrb	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002872:	b29b      	uxth	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002880:	3b01      	subs	r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	6a39      	ldr	r1, [r7, #32]
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f9c2 	bl	8002c16 <I2C_WaitOnBTFFlagUntilTimeout>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00d      	beq.n	80028b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	2b04      	cmp	r3, #4
 800289e:	d107      	bne.n	80028b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e01a      	b.n	80028ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d194      	bne.n	80027e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2220      	movs	r2, #32
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028e4:	2300      	movs	r3, #0
 80028e6:	e000      	b.n	80028ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80028e8:	2302      	movs	r3, #2
  }
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	00100002 	.word	0x00100002
 80028f8:	ffff0000 	.word	0xffff0000

080028fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af02      	add	r7, sp, #8
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	607a      	str	r2, [r7, #4]
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	460b      	mov	r3, r1
 800290a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002910:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	2b08      	cmp	r3, #8
 8002916:	d006      	beq.n	8002926 <I2C_MasterRequestWrite+0x2a>
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d003      	beq.n	8002926 <I2C_MasterRequestWrite+0x2a>
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002924:	d108      	bne.n	8002938 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	e00b      	b.n	8002950 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293c:	2b12      	cmp	r3, #18
 800293e:	d107      	bne.n	8002950 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800294e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f000 f843 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e035      	b.n	80029d8 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002974:	d108      	bne.n	8002988 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002976:	897b      	ldrh	r3, [r7, #10]
 8002978:	b2db      	uxtb	r3, r3
 800297a:	461a      	mov	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002984:	611a      	str	r2, [r3, #16]
 8002986:	e01b      	b.n	80029c0 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002988:	897b      	ldrh	r3, [r7, #10]
 800298a:	11db      	asrs	r3, r3, #7
 800298c:	b2db      	uxtb	r3, r3
 800298e:	f003 0306 	and.w	r3, r3, #6
 8002992:	b2db      	uxtb	r3, r3
 8002994:	f063 030f 	orn	r3, r3, #15
 8002998:	b2da      	uxtb	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	490e      	ldr	r1, [pc, #56]	; (80029e0 <I2C_MasterRequestWrite+0xe4>)
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f875 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e010      	b.n	80029d8 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029b6:	897b      	ldrh	r3, [r7, #10]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	4907      	ldr	r1, [pc, #28]	; (80029e4 <I2C_MasterRequestWrite+0xe8>)
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f865 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	00010008 	.word	0x00010008
 80029e4:	00010002 	.word	0x00010002

080029e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	603b      	str	r3, [r7, #0]
 80029f4:	4613      	mov	r3, r2
 80029f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029f8:	e025      	b.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a00:	d021      	beq.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a02:	f7fd fdc7 	bl	8000594 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d302      	bcc.n	8002a18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d116      	bne.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	f043 0220 	orr.w	r2, r3, #32
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e023      	b.n	8002a8e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	0c1b      	lsrs	r3, r3, #16
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d10d      	bne.n	8002a6c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	43da      	mvns	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	bf0c      	ite	eq
 8002a62:	2301      	moveq	r3, #1
 8002a64:	2300      	movne	r3, #0
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	461a      	mov	r2, r3
 8002a6a:	e00c      	b.n	8002a86 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	43da      	mvns	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4013      	ands	r3, r2
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	bf0c      	ite	eq
 8002a7e:	2301      	moveq	r3, #1
 8002a80:	2300      	movne	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d0b6      	beq.n	80029fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b084      	sub	sp, #16
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	607a      	str	r2, [r7, #4]
 8002aa2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa4:	e051      	b.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab4:	d123      	bne.n	8002afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ace:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	f043 0204 	orr.w	r2, r3, #4
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e046      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d021      	beq.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b06:	f7fd fd45 	bl	8000594 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d302      	bcc.n	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d116      	bne.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2220      	movs	r2, #32
 8002b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f043 0220 	orr.w	r2, r3, #32
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e020      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	0c1b      	lsrs	r3, r3, #16
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d10c      	bne.n	8002b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	43da      	mvns	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf14      	ite	ne
 8002b66:	2301      	movne	r3, #1
 8002b68:	2300      	moveq	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	e00b      	b.n	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	43da      	mvns	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bf14      	ite	ne
 8002b80:	2301      	movne	r3, #1
 8002b82:	2300      	moveq	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d18d      	bne.n	8002aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ba0:	e02d      	b.n	8002bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f878 	bl	8002c98 <I2C_IsAcknowledgeFailed>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e02d      	b.n	8002c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb8:	d021      	beq.n	8002bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7fd fceb 	bl	8000594 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d116      	bne.n	8002bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e007      	b.n	8002c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c08:	2b80      	cmp	r3, #128	; 0x80
 8002c0a:	d1ca      	bne.n	8002ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c22:	e02d      	b.n	8002c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f837 	bl	8002c98 <I2C_IsAcknowledgeFailed>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e02d      	b.n	8002c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3a:	d021      	beq.n	8002c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c3c:	f7fd fcaa 	bl	8000594 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d302      	bcc.n	8002c52 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d116      	bne.n	8002c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e007      	b.n	8002c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	d1ca      	bne.n	8002c24 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cae:	d11b      	bne.n	8002ce8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cb8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	f043 0204 	orr.w	r2, r3, #4
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
	...

08002cf8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e128      	b.n	8002f5c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d109      	bne.n	8002d2a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a90      	ldr	r2, [pc, #576]	; (8002f64 <HAL_I2S_Init+0x26c>)
 8002d22:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f004 fa1b 	bl	8007160 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	6812      	ldr	r2, [r2, #0]
 8002d3c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002d40:	f023 030f 	bic.w	r3, r3, #15
 8002d44:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d060      	beq.n	8002e18 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d102      	bne.n	8002d64 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002d5e:	2310      	movs	r3, #16
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	e001      	b.n	8002d68 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002d64:	2320      	movs	r3, #32
 8002d66:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	2b20      	cmp	r3, #32
 8002d6e:	d802      	bhi.n	8002d76 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002d76:	2001      	movs	r0, #1
 8002d78:	f001 f95c 	bl	8004034 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d7c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d86:	d125      	bne.n	8002dd4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d010      	beq.n	8002db2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	461a      	mov	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dac:	3305      	adds	r3, #5
 8002dae:	613b      	str	r3, [r7, #16]
 8002db0:	e01f      	b.n	8002df2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dce:	3305      	adds	r3, #5
 8002dd0:	613b      	str	r3, [r7, #16]
 8002dd2:	e00e      	b.n	8002df2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ddc:	4613      	mov	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	461a      	mov	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dee:	3305      	adds	r3, #5
 8002df0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	4a5c      	ldr	r2, [pc, #368]	; (8002f68 <HAL_I2S_Init+0x270>)
 8002df6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfa:	08db      	lsrs	r3, r3, #3
 8002dfc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	085b      	lsrs	r3, r3, #1
 8002e0e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	021b      	lsls	r3, r3, #8
 8002e14:	61bb      	str	r3, [r7, #24]
 8002e16:	e003      	b.n	8002e20 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002e18:	2302      	movs	r3, #2
 8002e1a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d902      	bls.n	8002e2c <HAL_I2S_Init+0x134>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	2bff      	cmp	r3, #255	; 0xff
 8002e2a:	d907      	bls.n	8002e3c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e30:	f043 0210 	orr.w	r2, r3, #16
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e08f      	b.n	8002f5c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	ea42 0103 	orr.w	r1, r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002e5a:	f023 030f 	bic.w	r3, r3, #15
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6851      	ldr	r1, [r2, #4]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6892      	ldr	r2, [r2, #8]
 8002e66:	4311      	orrs	r1, r2
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	68d2      	ldr	r2, [r2, #12]
 8002e6c:	4311      	orrs	r1, r2
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	6992      	ldr	r2, [r2, #24]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	431a      	orrs	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e7e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d161      	bne.n	8002f4c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a38      	ldr	r2, [pc, #224]	; (8002f6c <HAL_I2S_Init+0x274>)
 8002e8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a37      	ldr	r2, [pc, #220]	; (8002f70 <HAL_I2S_Init+0x278>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d101      	bne.n	8002e9c <HAL_I2S_Init+0x1a4>
 8002e98:	4b36      	ldr	r3, [pc, #216]	; (8002f74 <HAL_I2S_Init+0x27c>)
 8002e9a:	e001      	b.n	8002ea0 <HAL_I2S_Init+0x1a8>
 8002e9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6812      	ldr	r2, [r2, #0]
 8002ea6:	4932      	ldr	r1, [pc, #200]	; (8002f70 <HAL_I2S_Init+0x278>)
 8002ea8:	428a      	cmp	r2, r1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_I2S_Init+0x1b8>
 8002eac:	4a31      	ldr	r2, [pc, #196]	; (8002f74 <HAL_I2S_Init+0x27c>)
 8002eae:	e001      	b.n	8002eb4 <HAL_I2S_Init+0x1bc>
 8002eb0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002eb4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002eb8:	f023 030f 	bic.w	r3, r3, #15
 8002ebc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a2b      	ldr	r2, [pc, #172]	; (8002f70 <HAL_I2S_Init+0x278>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d101      	bne.n	8002ecc <HAL_I2S_Init+0x1d4>
 8002ec8:	4b2a      	ldr	r3, [pc, #168]	; (8002f74 <HAL_I2S_Init+0x27c>)
 8002eca:	e001      	b.n	8002ed0 <HAL_I2S_Init+0x1d8>
 8002ecc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a25      	ldr	r2, [pc, #148]	; (8002f70 <HAL_I2S_Init+0x278>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d101      	bne.n	8002ee2 <HAL_I2S_Init+0x1ea>
 8002ede:	4b25      	ldr	r3, [pc, #148]	; (8002f74 <HAL_I2S_Init+0x27c>)
 8002ee0:	e001      	b.n	8002ee6 <HAL_I2S_Init+0x1ee>
 8002ee2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ef2:	d003      	beq.n	8002efc <HAL_I2S_Init+0x204>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d103      	bne.n	8002f04 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002efc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	e001      	b.n	8002f08 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002f04:	2300      	movs	r3, #0
 8002f06:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	b299      	uxth	r1, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8002f1e:	4303      	orrs	r3, r0
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	430b      	orrs	r3, r1
 8002f24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002f26:	4313      	orrs	r3, r2
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	897b      	ldrh	r3, [r7, #10]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f34:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a0d      	ldr	r2, [pc, #52]	; (8002f70 <HAL_I2S_Init+0x278>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d101      	bne.n	8002f44 <HAL_I2S_Init+0x24c>
 8002f40:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <HAL_I2S_Init+0x27c>)
 8002f42:	e001      	b.n	8002f48 <HAL_I2S_Init+0x250>
 8002f44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f48:	897a      	ldrh	r2, [r7, #10]
 8002f4a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3720      	adds	r7, #32
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	0800306f 	.word	0x0800306f
 8002f68:	cccccccd 	.word	0xcccccccd
 8002f6c:	08003185 	.word	0x08003185
 8002f70:	40003800 	.word	0x40003800
 8002f74:	40003400 	.word	0x40003400

08002f78 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	881a      	ldrh	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fcc:	1c9a      	adds	r2, r3, #2
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10e      	bne.n	8003008 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ff8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff ffb8 	bl	8002f78 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003008:	bf00      	nop
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	b292      	uxth	r2, r2
 8003024:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302a:	1c9a      	adds	r2, r3, #2
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003042:	b29b      	uxth	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10e      	bne.n	8003066 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003056:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f7ff ff93 	bl	8002f8c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003066:	bf00      	nop
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b086      	sub	sp, #24
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b04      	cmp	r3, #4
 8003088:	d13a      	bne.n	8003100 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f003 0301 	and.w	r3, r3, #1
 8003090:	2b01      	cmp	r3, #1
 8003092:	d109      	bne.n	80030a8 <I2S_IRQHandler+0x3a>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800309e:	2b40      	cmp	r3, #64	; 0x40
 80030a0:	d102      	bne.n	80030a8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7ff ffb4 	bl	8003010 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ae:	2b40      	cmp	r3, #64	; 0x40
 80030b0:	d126      	bne.n	8003100 <I2S_IRQHandler+0x92>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f003 0320 	and.w	r3, r3, #32
 80030bc:	2b20      	cmp	r3, #32
 80030be:	d11f      	bne.n	8003100 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80030d0:	2300      	movs	r3, #0
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	613b      	str	r3, [r7, #16]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	613b      	str	r3, [r7, #16]
 80030e4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f2:	f043 0202 	orr.w	r2, r3, #2
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff ff50 	bl	8002fa0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b03      	cmp	r3, #3
 800310a:	d136      	bne.n	800317a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b02      	cmp	r3, #2
 8003114:	d109      	bne.n	800312a <I2S_IRQHandler+0xbc>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003120:	2b80      	cmp	r3, #128	; 0x80
 8003122:	d102      	bne.n	800312a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff ff45 	bl	8002fb4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f003 0308 	and.w	r3, r3, #8
 8003130:	2b08      	cmp	r3, #8
 8003132:	d122      	bne.n	800317a <I2S_IRQHandler+0x10c>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b20      	cmp	r3, #32
 8003140:	d11b      	bne.n	800317a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003150:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316c:	f043 0204 	orr.w	r2, r3, #4
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f7ff ff13 	bl	8002fa0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800317a:	bf00      	nop
 800317c:	3718      	adds	r7, #24
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4aa2      	ldr	r2, [pc, #648]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d101      	bne.n	80031a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800319e:	4ba2      	ldr	r3, [pc, #648]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80031a0:	e001      	b.n	80031a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80031a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a9b      	ldr	r2, [pc, #620]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d101      	bne.n	80031c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80031bc:	4b9a      	ldr	r3, [pc, #616]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80031be:	e001      	b.n	80031c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80031c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031d0:	d004      	beq.n	80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f040 8099 	bne.w	800330e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d107      	bne.n	80031f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f925 	bl	8003440 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d107      	bne.n	8003210 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f9c8 	bl	80035a0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003216:	2b40      	cmp	r3, #64	; 0x40
 8003218:	d13a      	bne.n	8003290 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	f003 0320 	and.w	r3, r3, #32
 8003220:	2b00      	cmp	r3, #0
 8003222:	d035      	beq.n	8003290 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a7e      	ldr	r2, [pc, #504]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d101      	bne.n	8003232 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800322e:	4b7e      	ldr	r3, [pc, #504]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003230:	e001      	b.n	8003236 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003232:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4979      	ldr	r1, [pc, #484]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800323e:	428b      	cmp	r3, r1
 8003240:	d101      	bne.n	8003246 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003242:	4b79      	ldr	r3, [pc, #484]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003244:	e001      	b.n	800324a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003246:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800324a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800324e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800325e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003260:	2300      	movs	r3, #0
 8003262:	60fb      	str	r3, [r7, #12]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003282:	f043 0202 	orr.w	r2, r3, #2
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff fe88 	bl	8002fa0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b08      	cmp	r3, #8
 8003298:	f040 80be 	bne.w	8003418 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f003 0320 	and.w	r3, r3, #32
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 80b8 	beq.w	8003418 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a59      	ldr	r2, [pc, #356]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d101      	bne.n	80032c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80032c2:	4b59      	ldr	r3, [pc, #356]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80032c4:	e001      	b.n	80032ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80032c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4954      	ldr	r1, [pc, #336]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80032d2:	428b      	cmp	r3, r1
 80032d4:	d101      	bne.n	80032da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80032d6:	4b54      	ldr	r3, [pc, #336]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80032d8:	e001      	b.n	80032de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80032da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80032e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80032e4:	2300      	movs	r3, #0
 80032e6:	60bb      	str	r3, [r7, #8]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	60bb      	str	r3, [r7, #8]
 80032f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fe:	f043 0204 	orr.w	r2, r3, #4
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff fe4a 	bl	8002fa0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800330c:	e084      	b.n	8003418 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b02      	cmp	r3, #2
 8003316:	d107      	bne.n	8003328 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800331e:	2b00      	cmp	r3, #0
 8003320:	d002      	beq.n	8003328 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 f8be 	bl	80034a4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b01      	cmp	r3, #1
 8003330:	d107      	bne.n	8003342 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d002      	beq.n	8003342 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 f8fd 	bl	800353c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003348:	2b40      	cmp	r3, #64	; 0x40
 800334a:	d12f      	bne.n	80033ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	f003 0320 	and.w	r3, r3, #32
 8003352:	2b00      	cmp	r3, #0
 8003354:	d02a      	beq.n	80033ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003364:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a2e      	ldr	r2, [pc, #184]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d101      	bne.n	8003374 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003370:	4b2d      	ldr	r3, [pc, #180]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003372:	e001      	b.n	8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003374:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4929      	ldr	r1, [pc, #164]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003380:	428b      	cmp	r3, r1
 8003382:	d101      	bne.n	8003388 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003384:	4b28      	ldr	r3, [pc, #160]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003386:	e001      	b.n	800338c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003388:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800338c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003390:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339e:	f043 0202 	orr.w	r2, r3, #2
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f7ff fdfa 	bl	8002fa0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d131      	bne.n	800341a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	f003 0320 	and.w	r3, r3, #32
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d02c      	beq.n	800341a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a17      	ldr	r2, [pc, #92]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d101      	bne.n	80033ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80033ca:	4b17      	ldr	r3, [pc, #92]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80033cc:	e001      	b.n	80033d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80033ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4912      	ldr	r1, [pc, #72]	; (8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80033da:	428b      	cmp	r3, r1
 80033dc:	d101      	bne.n	80033e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80033de:	4b12      	ldr	r3, [pc, #72]	; (8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80033e0:	e001      	b.n	80033e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80033e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033ea:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033fa:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003408:	f043 0204 	orr.w	r2, r3, #4
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff fdc5 	bl	8002fa0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003416:	e000      	b.n	800341a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003418:	bf00      	nop
}
 800341a:	bf00      	nop
 800341c:	3720      	adds	r7, #32
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40003800 	.word	0x40003800
 8003428:	40003400 	.word	0x40003400

0800342c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	1c99      	adds	r1, r3, #2
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6251      	str	r1, [r2, #36]	; 0x24
 8003452:	881a      	ldrh	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346c:	b29b      	uxth	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d113      	bne.n	800349a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003480:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003486:	b29b      	uxth	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	d106      	bne.n	800349a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7ff ffc9 	bl	800342c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800349a:	bf00      	nop
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	1c99      	adds	r1, r3, #2
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6251      	str	r1, [r2, #36]	; 0x24
 80034b6:	8819      	ldrh	r1, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1d      	ldr	r2, [pc, #116]	; (8003534 <I2SEx_TxISR_I2SExt+0x90>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d101      	bne.n	80034c6 <I2SEx_TxISR_I2SExt+0x22>
 80034c2:	4b1d      	ldr	r3, [pc, #116]	; (8003538 <I2SEx_TxISR_I2SExt+0x94>)
 80034c4:	e001      	b.n	80034ca <I2SEx_TxISR_I2SExt+0x26>
 80034c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034ca:	460a      	mov	r2, r1
 80034cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d121      	bne.n	800352a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a12      	ldr	r2, [pc, #72]	; (8003534 <I2SEx_TxISR_I2SExt+0x90>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d101      	bne.n	80034f4 <I2SEx_TxISR_I2SExt+0x50>
 80034f0:	4b11      	ldr	r3, [pc, #68]	; (8003538 <I2SEx_TxISR_I2SExt+0x94>)
 80034f2:	e001      	b.n	80034f8 <I2SEx_TxISR_I2SExt+0x54>
 80034f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	490d      	ldr	r1, [pc, #52]	; (8003534 <I2SEx_TxISR_I2SExt+0x90>)
 8003500:	428b      	cmp	r3, r1
 8003502:	d101      	bne.n	8003508 <I2SEx_TxISR_I2SExt+0x64>
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <I2SEx_TxISR_I2SExt+0x94>)
 8003506:	e001      	b.n	800350c <I2SEx_TxISR_I2SExt+0x68>
 8003508:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800350c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003510:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003516:	b29b      	uxth	r3, r3
 8003518:	2b00      	cmp	r3, #0
 800351a:	d106      	bne.n	800352a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff81 	bl	800342c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40003800 	.word	0x40003800
 8003538:	40003400 	.word	0x40003400

0800353c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68d8      	ldr	r0, [r3, #12]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354e:	1c99      	adds	r1, r3, #2
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003554:	b282      	uxth	r2, r0
 8003556:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800356a:	b29b      	uxth	r3, r3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d113      	bne.n	8003598 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800357e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003584:	b29b      	uxth	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d106      	bne.n	8003598 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ff4a 	bl	800342c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003598:	bf00      	nop
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a20      	ldr	r2, [pc, #128]	; (8003630 <I2SEx_RxISR_I2SExt+0x90>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d101      	bne.n	80035b6 <I2SEx_RxISR_I2SExt+0x16>
 80035b2:	4b20      	ldr	r3, [pc, #128]	; (8003634 <I2SEx_RxISR_I2SExt+0x94>)
 80035b4:	e001      	b.n	80035ba <I2SEx_RxISR_I2SExt+0x1a>
 80035b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035ba:	68d8      	ldr	r0, [r3, #12]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c0:	1c99      	adds	r1, r3, #2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80035c6:	b282      	uxth	r2, r0
 80035c8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d121      	bne.n	8003626 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a12      	ldr	r2, [pc, #72]	; (8003630 <I2SEx_RxISR_I2SExt+0x90>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d101      	bne.n	80035f0 <I2SEx_RxISR_I2SExt+0x50>
 80035ec:	4b11      	ldr	r3, [pc, #68]	; (8003634 <I2SEx_RxISR_I2SExt+0x94>)
 80035ee:	e001      	b.n	80035f4 <I2SEx_RxISR_I2SExt+0x54>
 80035f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	490d      	ldr	r1, [pc, #52]	; (8003630 <I2SEx_RxISR_I2SExt+0x90>)
 80035fc:	428b      	cmp	r3, r1
 80035fe:	d101      	bne.n	8003604 <I2SEx_RxISR_I2SExt+0x64>
 8003600:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <I2SEx_RxISR_I2SExt+0x94>)
 8003602:	e001      	b.n	8003608 <I2SEx_RxISR_I2SExt+0x68>
 8003604:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003608:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800360c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d106      	bne.n	8003626 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff ff03 	bl	800342c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40003800 	.word	0x40003800
 8003634:	40003400 	.word	0x40003400

08003638 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e22d      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d075      	beq.n	8003742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003656:	4ba3      	ldr	r3, [pc, #652]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	2b04      	cmp	r3, #4
 8003660:	d00c      	beq.n	800367c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003662:	4ba0      	ldr	r3, [pc, #640]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800366a:	2b08      	cmp	r3, #8
 800366c:	d112      	bne.n	8003694 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800366e:	4b9d      	ldr	r3, [pc, #628]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003676:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800367a:	d10b      	bne.n	8003694 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800367c:	4b99      	ldr	r3, [pc, #612]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d05b      	beq.n	8003740 <HAL_RCC_OscConfig+0x108>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d157      	bne.n	8003740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e208      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800369c:	d106      	bne.n	80036ac <HAL_RCC_OscConfig+0x74>
 800369e:	4b91      	ldr	r3, [pc, #580]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a90      	ldr	r2, [pc, #576]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	e01d      	b.n	80036e8 <HAL_RCC_OscConfig+0xb0>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036b4:	d10c      	bne.n	80036d0 <HAL_RCC_OscConfig+0x98>
 80036b6:	4b8b      	ldr	r3, [pc, #556]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a8a      	ldr	r2, [pc, #552]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b88      	ldr	r3, [pc, #544]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a87      	ldr	r2, [pc, #540]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	e00b      	b.n	80036e8 <HAL_RCC_OscConfig+0xb0>
 80036d0:	4b84      	ldr	r3, [pc, #528]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a83      	ldr	r2, [pc, #524]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	4b81      	ldr	r3, [pc, #516]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a80      	ldr	r2, [pc, #512]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80036e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d013      	beq.n	8003718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f0:	f7fc ff50 	bl	8000594 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036f8:	f7fc ff4c 	bl	8000594 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	; 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1cd      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	4b76      	ldr	r3, [pc, #472]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0xc0>
 8003716:	e014      	b.n	8003742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003718:	f7fc ff3c 	bl	8000594 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003720:	f7fc ff38 	bl	8000594 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b64      	cmp	r3, #100	; 0x64
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e1b9      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	4b6c      	ldr	r3, [pc, #432]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0xe8>
 800373e:	e000      	b.n	8003742 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d063      	beq.n	8003816 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800374e:	4b65      	ldr	r3, [pc, #404]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00b      	beq.n	8003772 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800375a:	4b62      	ldr	r3, [pc, #392]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003762:	2b08      	cmp	r3, #8
 8003764:	d11c      	bne.n	80037a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003766:	4b5f      	ldr	r3, [pc, #380]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d116      	bne.n	80037a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003772:	4b5c      	ldr	r3, [pc, #368]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d005      	beq.n	800378a <HAL_RCC_OscConfig+0x152>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	2b01      	cmp	r3, #1
 8003784:	d001      	beq.n	800378a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e18d      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800378a:	4b56      	ldr	r3, [pc, #344]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4952      	ldr	r1, [pc, #328]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800379a:	4313      	orrs	r3, r2
 800379c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800379e:	e03a      	b.n	8003816 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d020      	beq.n	80037ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037a8:	4b4f      	ldr	r3, [pc, #316]	; (80038e8 <HAL_RCC_OscConfig+0x2b0>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ae:	f7fc fef1 	bl	8000594 <HAL_GetTick>
 80037b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037b6:	f7fc feed 	bl	8000594 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e16e      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c8:	4b46      	ldr	r3, [pc, #280]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0f0      	beq.n	80037b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037d4:	4b43      	ldr	r3, [pc, #268]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	00db      	lsls	r3, r3, #3
 80037e2:	4940      	ldr	r1, [pc, #256]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	600b      	str	r3, [r1, #0]
 80037e8:	e015      	b.n	8003816 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ea:	4b3f      	ldr	r3, [pc, #252]	; (80038e8 <HAL_RCC_OscConfig+0x2b0>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f0:	f7fc fed0 	bl	8000594 <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037f6:	e008      	b.n	800380a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037f8:	f7fc fecc 	bl	8000594 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b02      	cmp	r3, #2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e14d      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380a:	4b36      	ldr	r3, [pc, #216]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f0      	bne.n	80037f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d030      	beq.n	8003884 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d016      	beq.n	8003858 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800382a:	4b30      	ldr	r3, [pc, #192]	; (80038ec <HAL_RCC_OscConfig+0x2b4>)
 800382c:	2201      	movs	r2, #1
 800382e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003830:	f7fc feb0 	bl	8000594 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003838:	f7fc feac 	bl	8000594 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e12d      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384a:	4b26      	ldr	r3, [pc, #152]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800384c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d0f0      	beq.n	8003838 <HAL_RCC_OscConfig+0x200>
 8003856:	e015      	b.n	8003884 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003858:	4b24      	ldr	r3, [pc, #144]	; (80038ec <HAL_RCC_OscConfig+0x2b4>)
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800385e:	f7fc fe99 	bl	8000594 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003866:	f7fc fe95 	bl	8000594 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e116      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003878:	4b1a      	ldr	r3, [pc, #104]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 800387a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f0      	bne.n	8003866 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80a0 	beq.w	80039d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003892:	2300      	movs	r3, #0
 8003894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003896:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10f      	bne.n	80038c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	4b0f      	ldr	r3, [pc, #60]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	4a0e      	ldr	r2, [pc, #56]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038b0:	6413      	str	r3, [r2, #64]	; 0x40
 80038b2:	4b0c      	ldr	r3, [pc, #48]	; (80038e4 <HAL_RCC_OscConfig+0x2ac>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038be:	2301      	movs	r3, #1
 80038c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c2:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <HAL_RCC_OscConfig+0x2b8>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d121      	bne.n	8003912 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ce:	4b08      	ldr	r3, [pc, #32]	; (80038f0 <HAL_RCC_OscConfig+0x2b8>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a07      	ldr	r2, [pc, #28]	; (80038f0 <HAL_RCC_OscConfig+0x2b8>)
 80038d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038da:	f7fc fe5b 	bl	8000594 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e0:	e011      	b.n	8003906 <HAL_RCC_OscConfig+0x2ce>
 80038e2:	bf00      	nop
 80038e4:	40023800 	.word	0x40023800
 80038e8:	42470000 	.word	0x42470000
 80038ec:	42470e80 	.word	0x42470e80
 80038f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f4:	f7fc fe4e 	bl	8000594 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e0cf      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003906:	4b6a      	ldr	r3, [pc, #424]	; (8003ab0 <HAL_RCC_OscConfig+0x478>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d106      	bne.n	8003928 <HAL_RCC_OscConfig+0x2f0>
 800391a:	4b66      	ldr	r3, [pc, #408]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 800391c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800391e:	4a65      	ldr	r2, [pc, #404]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	6713      	str	r3, [r2, #112]	; 0x70
 8003926:	e01c      	b.n	8003962 <HAL_RCC_OscConfig+0x32a>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	2b05      	cmp	r3, #5
 800392e:	d10c      	bne.n	800394a <HAL_RCC_OscConfig+0x312>
 8003930:	4b60      	ldr	r3, [pc, #384]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003934:	4a5f      	ldr	r2, [pc, #380]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003936:	f043 0304 	orr.w	r3, r3, #4
 800393a:	6713      	str	r3, [r2, #112]	; 0x70
 800393c:	4b5d      	ldr	r3, [pc, #372]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 800393e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003940:	4a5c      	ldr	r2, [pc, #368]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	6713      	str	r3, [r2, #112]	; 0x70
 8003948:	e00b      	b.n	8003962 <HAL_RCC_OscConfig+0x32a>
 800394a:	4b5a      	ldr	r3, [pc, #360]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 800394c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800394e:	4a59      	ldr	r2, [pc, #356]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	6713      	str	r3, [r2, #112]	; 0x70
 8003956:	4b57      	ldr	r3, [pc, #348]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800395a:	4a56      	ldr	r2, [pc, #344]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 800395c:	f023 0304 	bic.w	r3, r3, #4
 8003960:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d015      	beq.n	8003996 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800396a:	f7fc fe13 	bl	8000594 <HAL_GetTick>
 800396e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003970:	e00a      	b.n	8003988 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003972:	f7fc fe0f 	bl	8000594 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003980:	4293      	cmp	r3, r2
 8003982:	d901      	bls.n	8003988 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e08e      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003988:	4b4a      	ldr	r3, [pc, #296]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 800398a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0ee      	beq.n	8003972 <HAL_RCC_OscConfig+0x33a>
 8003994:	e014      	b.n	80039c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003996:	f7fc fdfd 	bl	8000594 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399c:	e00a      	b.n	80039b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f7fc fdf9 	bl	8000594 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e078      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039b4:	4b3f      	ldr	r3, [pc, #252]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 80039b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1ee      	bne.n	800399e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039c0:	7dfb      	ldrb	r3, [r7, #23]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d105      	bne.n	80039d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c6:	4b3b      	ldr	r3, [pc, #236]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	4a3a      	ldr	r2, [pc, #232]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 80039cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d064      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039da:	4b36      	ldr	r3, [pc, #216]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 030c 	and.w	r3, r3, #12
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d05c      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d141      	bne.n	8003a72 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ee:	4b32      	ldr	r3, [pc, #200]	; (8003ab8 <HAL_RCC_OscConfig+0x480>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7fc fdce 	bl	8000594 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039fc:	f7fc fdca 	bl	8000594 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e04b      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0e:	4b29      	ldr	r3, [pc, #164]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1f0      	bne.n	80039fc <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69da      	ldr	r2, [r3, #28]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a28:	019b      	lsls	r3, r3, #6
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a30:	085b      	lsrs	r3, r3, #1
 8003a32:	3b01      	subs	r3, #1
 8003a34:	041b      	lsls	r3, r3, #16
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3c:	061b      	lsls	r3, r3, #24
 8003a3e:	491d      	ldr	r1, [pc, #116]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a44:	4b1c      	ldr	r3, [pc, #112]	; (8003ab8 <HAL_RCC_OscConfig+0x480>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4a:	f7fc fda3 	bl	8000594 <HAL_GetTick>
 8003a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a52:	f7fc fd9f 	bl	8000594 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e020      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a64:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x41a>
 8003a70:	e018      	b.n	8003aa4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a72:	4b11      	ldr	r3, [pc, #68]	; (8003ab8 <HAL_RCC_OscConfig+0x480>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a78:	f7fc fd8c 	bl	8000594 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a80:	f7fc fd88 	bl	8000594 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e009      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a92:	4b08      	ldr	r3, [pc, #32]	; (8003ab4 <HAL_RCC_OscConfig+0x47c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f0      	bne.n	8003a80 <HAL_RCC_OscConfig+0x448>
 8003a9e:	e001      	b.n	8003aa4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40007000 	.word	0x40007000
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	42470060 	.word	0x42470060

08003abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0ca      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ad0:	4b67      	ldr	r3, [pc, #412]	; (8003c70 <HAL_RCC_ClockConfig+0x1b4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 030f 	and.w	r3, r3, #15
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d90c      	bls.n	8003af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ade:	4b64      	ldr	r3, [pc, #400]	; (8003c70 <HAL_RCC_ClockConfig+0x1b4>)
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae6:	4b62      	ldr	r3, [pc, #392]	; (8003c70 <HAL_RCC_ClockConfig+0x1b4>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d001      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e0b6      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d020      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b10:	4b58      	ldr	r3, [pc, #352]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a57      	ldr	r2, [pc, #348]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d005      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b28:	4b52      	ldr	r3, [pc, #328]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	4a51      	ldr	r2, [pc, #324]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b34:	4b4f      	ldr	r3, [pc, #316]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	494c      	ldr	r1, [pc, #304]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d044      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d107      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b5a:	4b46      	ldr	r3, [pc, #280]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d119      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e07d      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d003      	beq.n	8003b7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d107      	bne.n	8003b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b7a:	4b3e      	ldr	r3, [pc, #248]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e06d      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b8a:	4b3a      	ldr	r3, [pc, #232]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e065      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b9a:	4b36      	ldr	r3, [pc, #216]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f023 0203 	bic.w	r2, r3, #3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4933      	ldr	r1, [pc, #204]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bac:	f7fc fcf2 	bl	8000594 <HAL_GetTick>
 8003bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb4:	f7fc fcee 	bl	8000594 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e04d      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bca:	4b2a      	ldr	r3, [pc, #168]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 020c 	and.w	r2, r3, #12
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d1eb      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bdc:	4b24      	ldr	r3, [pc, #144]	; (8003c70 <HAL_RCC_ClockConfig+0x1b4>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 030f 	and.w	r3, r3, #15
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d20c      	bcs.n	8003c04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bea:	4b21      	ldr	r3, [pc, #132]	; (8003c70 <HAL_RCC_ClockConfig+0x1b4>)
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf2:	4b1f      	ldr	r3, [pc, #124]	; (8003c70 <HAL_RCC_ClockConfig+0x1b4>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d001      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e030      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c10:	4b18      	ldr	r3, [pc, #96]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	4915      	ldr	r1, [pc, #84]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d009      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c2e:	4b11      	ldr	r3, [pc, #68]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	490d      	ldr	r1, [pc, #52]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c42:	f000 f81d 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 8003c46:	4601      	mov	r1, r0
 8003c48:	4b0a      	ldr	r3, [pc, #40]	; (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	091b      	lsrs	r3, r3, #4
 8003c4e:	f003 030f 	and.w	r3, r3, #15
 8003c52:	4a09      	ldr	r2, [pc, #36]	; (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c54:	5cd3      	ldrb	r3, [r2, r3]
 8003c56:	fa21 f303 	lsr.w	r3, r1, r3
 8003c5a:	4a08      	ldr	r2, [pc, #32]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8003c5e:	2000      	movs	r0, #0
 8003c60:	f7fc fc54 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40023c00 	.word	0x40023c00
 8003c74:	40023800 	.word	0x40023800
 8003c78:	08007c70 	.word	0x08007c70
 8003c7c:	20000028 	.word	0x20000028

08003c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	607b      	str	r3, [r7, #4]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c96:	4b63      	ldr	r3, [pc, #396]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 030c 	and.w	r3, r3, #12
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d007      	beq.n	8003cb2 <HAL_RCC_GetSysClockFreq+0x32>
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d008      	beq.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x38>
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f040 80b4 	bne.w	8003e14 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cac:	4b5e      	ldr	r3, [pc, #376]	; (8003e28 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003cae:	60bb      	str	r3, [r7, #8]
       break;
 8003cb0:	e0b3      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cb2:	4b5e      	ldr	r3, [pc, #376]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003cb4:	60bb      	str	r3, [r7, #8]
      break;
 8003cb6:	e0b0      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cb8:	4b5a      	ldr	r3, [pc, #360]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cc0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cc2:	4b58      	ldr	r3, [pc, #352]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d04a      	beq.n	8003d64 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cce:	4b55      	ldr	r3, [pc, #340]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	099b      	lsrs	r3, r3, #6
 8003cd4:	f04f 0400 	mov.w	r4, #0
 8003cd8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	ea03 0501 	and.w	r5, r3, r1
 8003ce4:	ea04 0602 	and.w	r6, r4, r2
 8003ce8:	4629      	mov	r1, r5
 8003cea:	4632      	mov	r2, r6
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	f04f 0400 	mov.w	r4, #0
 8003cf4:	0154      	lsls	r4, r2, #5
 8003cf6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003cfa:	014b      	lsls	r3, r1, #5
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	4622      	mov	r2, r4
 8003d00:	1b49      	subs	r1, r1, r5
 8003d02:	eb62 0206 	sbc.w	r2, r2, r6
 8003d06:	f04f 0300 	mov.w	r3, #0
 8003d0a:	f04f 0400 	mov.w	r4, #0
 8003d0e:	0194      	lsls	r4, r2, #6
 8003d10:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003d14:	018b      	lsls	r3, r1, #6
 8003d16:	1a5b      	subs	r3, r3, r1
 8003d18:	eb64 0402 	sbc.w	r4, r4, r2
 8003d1c:	f04f 0100 	mov.w	r1, #0
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	00e2      	lsls	r2, r4, #3
 8003d26:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003d2a:	00d9      	lsls	r1, r3, #3
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	4614      	mov	r4, r2
 8003d30:	195b      	adds	r3, r3, r5
 8003d32:	eb44 0406 	adc.w	r4, r4, r6
 8003d36:	f04f 0100 	mov.w	r1, #0
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	0262      	lsls	r2, r4, #9
 8003d40:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003d44:	0259      	lsls	r1, r3, #9
 8003d46:	460b      	mov	r3, r1
 8003d48:	4614      	mov	r4, r2
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	4621      	mov	r1, r4
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f04f 0400 	mov.w	r4, #0
 8003d54:	461a      	mov	r2, r3
 8003d56:	4623      	mov	r3, r4
 8003d58:	f7fc fa36 	bl	80001c8 <__aeabi_uldivmod>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	460c      	mov	r4, r1
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	e049      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d64:	4b2f      	ldr	r3, [pc, #188]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	099b      	lsrs	r3, r3, #6
 8003d6a:	f04f 0400 	mov.w	r4, #0
 8003d6e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d72:	f04f 0200 	mov.w	r2, #0
 8003d76:	ea03 0501 	and.w	r5, r3, r1
 8003d7a:	ea04 0602 	and.w	r6, r4, r2
 8003d7e:	4629      	mov	r1, r5
 8003d80:	4632      	mov	r2, r6
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	f04f 0400 	mov.w	r4, #0
 8003d8a:	0154      	lsls	r4, r2, #5
 8003d8c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d90:	014b      	lsls	r3, r1, #5
 8003d92:	4619      	mov	r1, r3
 8003d94:	4622      	mov	r2, r4
 8003d96:	1b49      	subs	r1, r1, r5
 8003d98:	eb62 0206 	sbc.w	r2, r2, r6
 8003d9c:	f04f 0300 	mov.w	r3, #0
 8003da0:	f04f 0400 	mov.w	r4, #0
 8003da4:	0194      	lsls	r4, r2, #6
 8003da6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003daa:	018b      	lsls	r3, r1, #6
 8003dac:	1a5b      	subs	r3, r3, r1
 8003dae:	eb64 0402 	sbc.w	r4, r4, r2
 8003db2:	f04f 0100 	mov.w	r1, #0
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	00e2      	lsls	r2, r4, #3
 8003dbc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003dc0:	00d9      	lsls	r1, r3, #3
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	4614      	mov	r4, r2
 8003dc6:	195b      	adds	r3, r3, r5
 8003dc8:	eb44 0406 	adc.w	r4, r4, r6
 8003dcc:	f04f 0100 	mov.w	r1, #0
 8003dd0:	f04f 0200 	mov.w	r2, #0
 8003dd4:	02a2      	lsls	r2, r4, #10
 8003dd6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003dda:	0299      	lsls	r1, r3, #10
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4614      	mov	r4, r2
 8003de0:	4618      	mov	r0, r3
 8003de2:	4621      	mov	r1, r4
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f04f 0400 	mov.w	r4, #0
 8003dea:	461a      	mov	r2, r3
 8003dec:	4623      	mov	r3, r4
 8003dee:	f7fc f9eb 	bl	80001c8 <__aeabi_uldivmod>
 8003df2:	4603      	mov	r3, r0
 8003df4:	460c      	mov	r4, r1
 8003df6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003df8:	4b0a      	ldr	r3, [pc, #40]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	0c1b      	lsrs	r3, r3, #16
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	3301      	adds	r3, #1
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e10:	60bb      	str	r3, [r7, #8]
      break;
 8003e12:	e002      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e14:	4b04      	ldr	r3, [pc, #16]	; (8003e28 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003e16:	60bb      	str	r3, [r7, #8]
      break;
 8003e18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e24:	40023800 	.word	0x40023800
 8003e28:	00f42400 	.word	0x00f42400
 8003e2c:	007a1200 	.word	0x007a1200

08003e30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e34:	4b03      	ldr	r3, [pc, #12]	; (8003e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e36:	681b      	ldr	r3, [r3, #0]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	20000028 	.word	0x20000028

08003e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e4c:	f7ff fff0 	bl	8003e30 <HAL_RCC_GetHCLKFreq>
 8003e50:	4601      	mov	r1, r0
 8003e52:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	0a9b      	lsrs	r3, r3, #10
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	4a03      	ldr	r2, [pc, #12]	; (8003e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e5e:	5cd3      	ldrb	r3, [r2, r3]
 8003e60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	08007c80 	.word	0x08007c80

08003e70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d105      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d035      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e98:	4b62      	ldr	r3, [pc, #392]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e9e:	f7fc fb79 	bl	8000594 <HAL_GetTick>
 8003ea2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003ea6:	f7fc fb75 	bl	8000594 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e0b0      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003eb8:	4b5b      	ldr	r3, [pc, #364]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	019a      	lsls	r2, r3, #6
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	071b      	lsls	r3, r3, #28
 8003ed0:	4955      	ldr	r1, [pc, #340]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ed8:	4b52      	ldr	r3, [pc, #328]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ede:	f7fc fb59 	bl	8000594 <HAL_GetTick>
 8003ee2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003ee6:	f7fc fb55 	bl	8000594 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e090      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ef8:	4b4b      	ldr	r3, [pc, #300]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f000 8083 	beq.w	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	4b44      	ldr	r3, [pc, #272]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1a:	4a43      	ldr	r2, [pc, #268]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f20:	6413      	str	r3, [r2, #64]	; 0x40
 8003f22:	4b41      	ldr	r3, [pc, #260]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003f2e:	4b3f      	ldr	r3, [pc, #252]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a3e      	ldr	r2, [pc, #248]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f3a:	f7fc fb2b 	bl	8000594 <HAL_GetTick>
 8003f3e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003f42:	f7fc fb27 	bl	8000594 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e062      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003f54:	4b35      	ldr	r3, [pc, #212]	; (800402c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f60:	4b31      	ldr	r3, [pc, #196]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f68:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d02f      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d028      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f7e:	4b2a      	ldr	r3, [pc, #168]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f88:	4b29      	ldr	r3, [pc, #164]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f8e:	4b28      	ldr	r3, [pc, #160]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003f94:	4a24      	ldr	r2, [pc, #144]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f9a:	4b23      	ldr	r3, [pc, #140]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d114      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003fa6:	f7fc faf5 	bl	8000594 <HAL_GetTick>
 8003faa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fac:	e00a      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fae:	f7fc faf1 	bl	8000594 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e02a      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc4:	4b18      	ldr	r3, [pc, #96]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0ee      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fdc:	d10d      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003fde:	4b12      	ldr	r3, [pc, #72]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff2:	490d      	ldr	r1, [pc, #52]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	608b      	str	r3, [r1, #8]
 8003ff8:	e005      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003ffa:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	4a0a      	ldr	r2, [pc, #40]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004000:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004004:	6093      	str	r3, [r2, #8]
 8004006:	4b08      	ldr	r3, [pc, #32]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004008:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004012:	4905      	ldr	r1, [pc, #20]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004014:	4313      	orrs	r3, r2
 8004016:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	42470068 	.word	0x42470068
 8004028:	40023800 	.word	0x40023800
 800402c:	40007000 	.word	0x40007000
 8004030:	42470e40 	.word	0x42470e40

08004034 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d13d      	bne.n	80040ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004052:	4b22      	ldr	r3, [pc, #136]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800405a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d004      	beq.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004062:	2b01      	cmp	r3, #1
 8004064:	d12f      	bne.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004066:	4b1e      	ldr	r3, [pc, #120]	; (80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004068:	617b      	str	r3, [r7, #20]
          break;
 800406a:	e02f      	b.n	80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800406c:	4b1b      	ldr	r3, [pc, #108]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004074:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004078:	d108      	bne.n	800408c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800407a:	4b18      	ldr	r3, [pc, #96]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004082:	4a18      	ldr	r2, [pc, #96]	; (80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004084:	fbb2 f3f3 	udiv	r3, r2, r3
 8004088:	613b      	str	r3, [r7, #16]
 800408a:	e007      	b.n	800409c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800408c:	4b13      	ldr	r3, [pc, #76]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004094:	4a14      	ldr	r2, [pc, #80]	; (80040e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004096:	fbb2 f3f3 	udiv	r3, r2, r3
 800409a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800409c:	4b0f      	ldr	r3, [pc, #60]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800409e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040a2:	099b      	lsrs	r3, r3, #6
 80040a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	fb02 f303 	mul.w	r3, r2, r3
 80040ae:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80040b0:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80040b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040b6:	0f1b      	lsrs	r3, r3, #28
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c2:	617b      	str	r3, [r7, #20]
          break;
 80040c4:	e002      	b.n	80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	617b      	str	r3, [r7, #20]
          break;
 80040ca:	bf00      	nop
        }
      }
      break;
 80040cc:	bf00      	nop
    }
  }
  return frequency;
 80040ce:	697b      	ldr	r3, [r7, #20]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	40023800 	.word	0x40023800
 80040e0:	00bb8000 	.word	0x00bb8000
 80040e4:	007a1200 	.word	0x007a1200
 80040e8:	00f42400 	.word	0x00f42400

080040ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e056      	b.n	80041ac <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d106      	bne.n	800411e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f003 f889 	bl	8007230 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2202      	movs	r2, #2
 8004122:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004134:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	431a      	orrs	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	431a      	orrs	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	431a      	orrs	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	ea42 0103 	orr.w	r1, r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	0c1b      	lsrs	r3, r3, #16
 800417c:	f003 0104 	and.w	r1, r3, #4
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	69da      	ldr	r2, [r3, #28]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800419a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041b4:	b084      	sub	sp, #16
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b084      	sub	sp, #16
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
 80041be:	f107 001c 	add.w	r0, r7, #28
 80041c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d122      	bne.n	8004212 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80041e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80041f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d105      	bne.n	8004206 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f94a 	bl	80044a0 <USB_CoreReset>
 800420c:	4603      	mov	r3, r0
 800420e:	73fb      	strb	r3, [r7, #15]
 8004210:	e01a      	b.n	8004248 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f93e 	bl	80044a0 <USB_CoreReset>
 8004224:	4603      	mov	r3, r0
 8004226:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004228:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004232:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	639a      	str	r2, [r3, #56]	; 0x38
 800423a:	e005      	b.n	8004248 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004240:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800424a:	2b01      	cmp	r3, #1
 800424c:	d10b      	bne.n	8004266 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f043 0206 	orr.w	r2, r3, #6
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f043 0220 	orr.w	r2, r3, #32
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004266:	7bfb      	ldrb	r3, [r7, #15]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004272:	b004      	add	sp, #16
 8004274:	4770      	bx	lr

08004276 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004276:	b480      	push	{r7}
 8004278:	b083      	sub	sp, #12
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f043 0201 	orr.w	r2, r3, #1
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f023 0201 	bic.w	r2, r3, #1
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr

080042ba <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b082      	sub	sp, #8
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
 80042c2:	460b      	mov	r3, r1
 80042c4:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80042d2:	78fb      	ldrb	r3, [r7, #3]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d106      	bne.n	80042e6 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	60da      	str	r2, [r3, #12]
 80042e4:	e00b      	b.n	80042fe <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80042e6:	78fb      	ldrb	r3, [r7, #3]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d106      	bne.n	80042fa <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	60da      	str	r2, [r3, #12]
 80042f8:	e001      	b.n	80042fe <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e003      	b.n	8004306 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80042fe:	2032      	movs	r0, #50	; 0x32
 8004300:	f7fc f954 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
	...

08004310 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	019b      	lsls	r3, r3, #6
 8004322:	f043 0220 	orr.w	r2, r3, #32
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	3301      	adds	r3, #1
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4a09      	ldr	r2, [pc, #36]	; (8004358 <USB_FlushTxFifo+0x48>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d901      	bls.n	800433c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e006      	b.n	800434a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b20      	cmp	r3, #32
 8004346:	d0f0      	beq.n	800432a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	00030d40 	.word	0x00030d40

0800435c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2210      	movs	r2, #16
 800436c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3301      	adds	r3, #1
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4a09      	ldr	r2, [pc, #36]	; (800439c <USB_FlushRxFifo+0x40>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d901      	bls.n	8004380 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e006      	b.n	800438e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	f003 0310 	and.w	r3, r3, #16
 8004388:	2b10      	cmp	r3, #16
 800438a:	d0f0      	beq.n	800436e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	00030d40 	.word	0x00030d40

080043a0 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b089      	sub	sp, #36	; 0x24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	4611      	mov	r1, r2
 80043ac:	461a      	mov	r2, r3
 80043ae:	460b      	mov	r3, r1
 80043b0:	71fb      	strb	r3, [r7, #7]
 80043b2:	4613      	mov	r3, r2
 80043b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80043be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d11a      	bne.n	80043fc <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80043c6:	88bb      	ldrh	r3, [r7, #4]
 80043c8:	3303      	adds	r3, #3
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80043ce:	2300      	movs	r3, #0
 80043d0:	61bb      	str	r3, [r7, #24]
 80043d2:	e00f      	b.n	80043f4 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80043d4:	79fb      	ldrb	r3, [r7, #7]
 80043d6:	031a      	lsls	r2, r3, #12
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	4413      	add	r3, r2
 80043dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043e0:	461a      	mov	r2, r3
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	3304      	adds	r3, #4
 80043ec:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	3301      	adds	r3, #1
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d3eb      	bcc.n	80043d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3724      	adds	r7, #36	; 0x24
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800440a:	b480      	push	{r7}
 800440c:	b089      	sub	sp, #36	; 0x24
 800440e:	af00      	add	r7, sp, #0
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	4613      	mov	r3, r2
 8004416:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004420:	88fb      	ldrh	r3, [r7, #6]
 8004422:	3303      	adds	r3, #3
 8004424:	089b      	lsrs	r3, r3, #2
 8004426:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8004428:	2300      	movs	r3, #0
 800442a:	61bb      	str	r3, [r7, #24]
 800442c:	e00b      	b.n	8004446 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	601a      	str	r2, [r3, #0]
    pDest++;
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3304      	adds	r3, #4
 800443e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	3301      	adds	r3, #1
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	429a      	cmp	r2, r3
 800444c:	d3ef      	bcc.n	800442e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800444e:	69fb      	ldr	r3, [r7, #28]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3724      	adds	r7, #36	; 0x24
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	4013      	ands	r3, r2
 8004472:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004474:	68fb      	ldr	r3, [r7, #12]
}
 8004476:	4618      	mov	r0, r3
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	f003 0301 	and.w	r3, r3, #1
}
 8004492:	4618      	mov	r0, r3
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
	...

080044a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	3301      	adds	r3, #1
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	4a13      	ldr	r2, [pc, #76]	; (8004504 <USB_CoreReset+0x64>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e01b      	b.n	80044f6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	daf2      	bge.n	80044ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	f043 0201 	orr.w	r2, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	3301      	adds	r3, #1
 80044da:	60fb      	str	r3, [r7, #12]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4a09      	ldr	r2, [pc, #36]	; (8004504 <USB_CoreReset+0x64>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d901      	bls.n	80044e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e006      	b.n	80044f6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	f003 0301 	and.w	r3, r3, #1
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d0f0      	beq.n	80044d6 <USB_CoreReset+0x36>

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3714      	adds	r7, #20
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	00030d40 	.word	0x00030d40

08004508 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004508:	b084      	sub	sp, #16
 800450a:	b580      	push	{r7, lr}
 800450c:	b084      	sub	sp, #16
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
 8004512:	f107 001c 	add.w	r0, r7, #28
 8004516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004524:	461a      	mov	r2, r3
 8004526:	2300      	movs	r3, #0
 8004528:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004546:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004556:	2b00      	cmp	r3, #0
 8004558:	d018      	beq.n	800458c <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	2b03      	cmp	r3, #3
 800455e:	d10a      	bne.n	8004576 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800456e:	f043 0304 	orr.w	r3, r3, #4
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	e014      	b.n	80045a0 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004584:	f023 0304 	bic.w	r3, r3, #4
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	e009      	b.n	80045a0 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800459a:	f023 0304 	bic.w	r3, r3, #4
 800459e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80045a0:	2110      	movs	r1, #16
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7ff feb4 	bl	8004310 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7ff fed7 	bl	800435c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80045ae:	2300      	movs	r3, #0
 80045b0:	60fb      	str	r3, [r7, #12]
 80045b2:	e015      	b.n	80045e0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045c0:	461a      	mov	r2, r3
 80045c2:	f04f 33ff 	mov.w	r3, #4294967295
 80045c6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045d4:	461a      	mov	r2, r3
 80045d6:	2300      	movs	r3, #0
 80045d8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	3301      	adds	r3, #1
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	6a3b      	ldr	r3, [r7, #32]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d3e5      	bcc.n	80045b4 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 80045e8:	2101      	movs	r1, #1
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f8ac 	bl	8004748 <USB_DriveVbus>

  HAL_Delay(200U);
 80045f0:	20c8      	movs	r0, #200	; 0xc8
 80045f2:	f7fb ffdb 	bl	80005ac <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f04f 32ff 	mov.w	r2, #4294967295
 8004602:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00b      	beq.n	8004628 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004616:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a14      	ldr	r2, [pc, #80]	; (800466c <USB_HostInit+0x164>)
 800461c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a13      	ldr	r2, [pc, #76]	; (8004670 <USB_HostInit+0x168>)
 8004622:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004626:	e009      	b.n	800463c <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2280      	movs	r2, #128	; 0x80
 800462c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a10      	ldr	r2, [pc, #64]	; (8004674 <USB_HostInit+0x16c>)
 8004632:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a10      	ldr	r2, [pc, #64]	; (8004678 <USB_HostInit+0x170>)
 8004638:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800463c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463e:	2b00      	cmp	r3, #0
 8004640:	d105      	bne.n	800464e <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	f043 0210 	orr.w	r2, r3, #16
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699a      	ldr	r2, [r3, #24]
 8004652:	4b0a      	ldr	r3, [pc, #40]	; (800467c <USB_HostInit+0x174>)
 8004654:	4313      	orrs	r3, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004666:	b004      	add	sp, #16
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	01000200 	.word	0x01000200
 8004670:	00e00300 	.word	0x00e00300
 8004674:	00600080 	.word	0x00600080
 8004678:	004000e0 	.word	0x004000e0
 800467c:	a3200008 	.word	0xa3200008

08004680 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	460b      	mov	r3, r1
 800468a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800469e:	f023 0303 	bic.w	r3, r3, #3
 80046a2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	78fb      	ldrb	r3, [r7, #3]
 80046ae:	f003 0303 	and.w	r3, r3, #3
 80046b2:	68f9      	ldr	r1, [r7, #12]
 80046b4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80046b8:	4313      	orrs	r3, r2
 80046ba:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80046bc:	78fb      	ldrb	r3, [r7, #3]
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d107      	bne.n	80046d2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046c8:	461a      	mov	r2, r3
 80046ca:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80046ce:	6053      	str	r3, [r2, #4]
 80046d0:	e009      	b.n	80046e6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d106      	bne.n	80046e6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046de:	461a      	mov	r2, r3
 80046e0:	f241 7370 	movw	r3, #6000	; 0x1770
 80046e4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004714:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800471e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004722:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004724:	2064      	movs	r0, #100	; 0x64
 8004726:	f7fb ff41 	bl	80005ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004732:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004736:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004738:	200a      	movs	r0, #10
 800473a:	f7fb ff37 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800476c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d109      	bne.n	800478c <USB_DriveVbus+0x44>
 8004778:	78fb      	ldrb	r3, [r7, #3]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d106      	bne.n	800478c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004786:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800478a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004796:	d109      	bne.n	80047ac <USB_DriveVbus+0x64>
 8004798:	78fb      	ldrb	r3, [r7, #3]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d106      	bne.n	80047ac <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80047a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047aa:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b085      	sub	sp, #20
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	0c5b      	lsrs	r3, r3, #17
 80047d8:	f003 0303 	and.w	r3, r3, #3
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	b29b      	uxth	r3, r3
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	4608      	mov	r0, r1
 8004816:	4611      	mov	r1, r2
 8004818:	461a      	mov	r2, r3
 800481a:	4603      	mov	r3, r0
 800481c:	70fb      	strb	r3, [r7, #3]
 800481e:	460b      	mov	r3, r1
 8004820:	70bb      	strb	r3, [r7, #2]
 8004822:	4613      	mov	r3, r2
 8004824:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004826:	2300      	movs	r3, #0
 8004828:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800482e:	78fb      	ldrb	r3, [r7, #3]
 8004830:	015a      	lsls	r2, r3, #5
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	4413      	add	r3, r2
 8004836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800483a:	461a      	mov	r2, r3
 800483c:	f04f 33ff 	mov.w	r3, #4294967295
 8004840:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004842:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004846:	2b03      	cmp	r3, #3
 8004848:	d87e      	bhi.n	8004948 <USB_HC_Init+0x13c>
 800484a:	a201      	add	r2, pc, #4	; (adr r2, 8004850 <USB_HC_Init+0x44>)
 800484c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004850:	08004861 	.word	0x08004861
 8004854:	0800490b 	.word	0x0800490b
 8004858:	08004861 	.word	0x08004861
 800485c:	080048cd 	.word	0x080048cd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	015a      	lsls	r2, r3, #5
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	4413      	add	r3, r2
 8004868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800486c:	461a      	mov	r2, r3
 800486e:	f240 439d 	movw	r3, #1181	; 0x49d
 8004872:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004874:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004878:	2b00      	cmp	r3, #0
 800487a:	da10      	bge.n	800489e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	4413      	add	r3, r2
 8004884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	0151      	lsls	r1, r2, #5
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	440a      	add	r2, r1
 8004892:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800489a:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 800489c:	e057      	b.n	800494e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d051      	beq.n	800494e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80048aa:	78fb      	ldrb	r3, [r7, #3]
 80048ac:	015a      	lsls	r2, r3, #5
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4413      	add	r3, r2
 80048b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	0151      	lsls	r1, r2, #5
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	440a      	add	r2, r1
 80048c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048c4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80048c8:	60d3      	str	r3, [r2, #12]
      break;
 80048ca:	e040      	b.n	800494e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80048cc:	78fb      	ldrb	r3, [r7, #3]
 80048ce:	015a      	lsls	r2, r3, #5
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d8:	461a      	mov	r2, r3
 80048da:	f240 639d 	movw	r3, #1693	; 0x69d
 80048de:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80048e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	da34      	bge.n	8004952 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80048e8:	78fb      	ldrb	r3, [r7, #3]
 80048ea:	015a      	lsls	r2, r3, #5
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	4413      	add	r3, r2
 80048f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	0151      	lsls	r1, r2, #5
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	440a      	add	r2, r1
 80048fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004906:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004908:	e023      	b.n	8004952 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800490a:	78fb      	ldrb	r3, [r7, #3]
 800490c:	015a      	lsls	r2, r3, #5
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	4413      	add	r3, r2
 8004912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004916:	461a      	mov	r2, r3
 8004918:	f240 2325 	movw	r3, #549	; 0x225
 800491c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800491e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004922:	2b00      	cmp	r3, #0
 8004924:	da17      	bge.n	8004956 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004926:	78fb      	ldrb	r3, [r7, #3]
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4413      	add	r3, r2
 800492e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	78fa      	ldrb	r2, [r7, #3]
 8004936:	0151      	lsls	r1, r2, #5
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	440a      	add	r2, r1
 800493c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004940:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004944:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004946:	e006      	b.n	8004956 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	75fb      	strb	r3, [r7, #23]
      break;
 800494c:	e004      	b.n	8004958 <USB_HC_Init+0x14c>
      break;
 800494e:	bf00      	nop
 8004950:	e002      	b.n	8004958 <USB_HC_Init+0x14c>
      break;
 8004952:	bf00      	nop
 8004954:	e000      	b.n	8004958 <USB_HC_Init+0x14c>
      break;
 8004956:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800495e:	699a      	ldr	r2, [r3, #24]
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	f003 030f 	and.w	r3, r3, #15
 8004966:	2101      	movs	r1, #1
 8004968:	fa01 f303 	lsl.w	r3, r1, r3
 800496c:	68b9      	ldr	r1, [r7, #8]
 800496e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004972:	4313      	orrs	r3, r2
 8004974:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004982:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004986:	2b00      	cmp	r3, #0
 8004988:	da03      	bge.n	8004992 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800498a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800498e:	613b      	str	r3, [r7, #16]
 8004990:	e001      	b.n	8004996 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8004996:	f897 3020 	ldrb.w	r3, [r7, #32]
 800499a:	2b02      	cmp	r3, #2
 800499c:	d103      	bne.n	80049a6 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800499e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	e001      	b.n	80049aa <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049aa:	787b      	ldrb	r3, [r7, #1]
 80049ac:	059b      	lsls	r3, r3, #22
 80049ae:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80049b2:	78bb      	ldrb	r3, [r7, #2]
 80049b4:	02db      	lsls	r3, r3, #11
 80049b6:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049ba:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80049bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80049c0:	049b      	lsls	r3, r3, #18
 80049c2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80049c6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80049c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80049ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80049ce:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049d4:	78fb      	ldrb	r3, [r7, #3]
 80049d6:	0159      	lsls	r1, r3, #5
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	440b      	add	r3, r1
 80049dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049e0:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80049e6:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80049e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d10f      	bne.n	8004a10 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80049f0:	78fb      	ldrb	r3, [r7, #3]
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	78fa      	ldrb	r2, [r7, #3]
 8004a00:	0151      	lsls	r1, r2, #5
 8004a02:	68ba      	ldr	r2, [r7, #8]
 8004a04:	440a      	add	r2, r1
 8004a06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a0a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a0e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	371c      	adds	r7, #28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop

08004a20 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b08c      	sub	sp, #48	; 0x30
 8004a24:	af02      	add	r7, sp, #8
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	785b      	ldrb	r3, [r3, #1]
 8004a36:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004a38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a3c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d028      	beq.n	8004a9c <USB_HC_StartXfer+0x7c>
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	791b      	ldrb	r3, [r3, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d124      	bne.n	8004a9c <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8004a52:	79fb      	ldrb	r3, [r7, #7]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10b      	bne.n	8004a70 <USB_HC_StartXfer+0x50>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	795b      	ldrb	r3, [r3, #5]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d107      	bne.n	8004a70 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	785b      	ldrb	r3, [r3, #1]
 8004a64:	4619      	mov	r1, r3
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 fa2e 	bl	8004ec8 <USB_DoPing>
      return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	e112      	b.n	8004c96 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8004a70:	79fb      	ldrb	r3, [r7, #7]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d112      	bne.n	8004a9c <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	015a      	lsls	r2, r3, #5
 8004a7a:	6a3b      	ldr	r3, [r7, #32]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	0151      	lsls	r1, r2, #5
 8004a88:	6a3a      	ldr	r2, [r7, #32]
 8004a8a:	440a      	add	r2, r1
 8004a8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a90:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004a94:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d018      	beq.n	8004ad6 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	8912      	ldrh	r2, [r2, #8]
 8004aac:	4413      	add	r3, r2
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	8912      	ldrh	r2, [r2, #8]
 8004ab4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ab8:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004aba:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004abc:	8b7b      	ldrh	r3, [r7, #26]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d90b      	bls.n	8004ada <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8004ac2:	8b7b      	ldrh	r3, [r7, #26]
 8004ac4:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004ac6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	8912      	ldrh	r2, [r2, #8]
 8004acc:	fb02 f203 	mul.w	r2, r2, r3
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	611a      	str	r2, [r3, #16]
 8004ad4:	e001      	b.n	8004ada <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	78db      	ldrb	r3, [r3, #3]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d006      	beq.n	8004af0 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004ae2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	8912      	ldrh	r2, [r2, #8]
 8004ae8:	fb02 f203 	mul.w	r2, r2, r3
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004af8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004afa:	04d9      	lsls	r1, r3, #19
 8004afc:	4b68      	ldr	r3, [pc, #416]	; (8004ca0 <USB_HC_StartXfer+0x280>)
 8004afe:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b00:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	7a9b      	ldrb	r3, [r3, #10]
 8004b06:	075b      	lsls	r3, r3, #29
 8004b08:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b0c:	69f9      	ldr	r1, [r7, #28]
 8004b0e:	0148      	lsls	r0, r1, #5
 8004b10:	6a39      	ldr	r1, [r7, #32]
 8004b12:	4401      	add	r1, r0
 8004b14:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004b18:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004b1a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004b1c:	79fb      	ldrb	r3, [r7, #7]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d009      	beq.n	8004b36 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	68d9      	ldr	r1, [r3, #12]
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	015a      	lsls	r2, r3, #5
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b32:	460a      	mov	r2, r1
 8004b34:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	bf0c      	ite	eq
 8004b46:	2301      	moveq	r3, #1
 8004b48:	2300      	movne	r3, #0
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	015a      	lsls	r2, r3, #5
 8004b52:	6a3b      	ldr	r3, [r7, #32]
 8004b54:	4413      	add	r3, r2
 8004b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	69fa      	ldr	r2, [r7, #28]
 8004b5e:	0151      	lsls	r1, r2, #5
 8004b60:	6a3a      	ldr	r2, [r7, #32]
 8004b62:	440a      	add	r2, r1
 8004b64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b68:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004b6c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	7e7b      	ldrb	r3, [r7, #25]
 8004b7e:	075b      	lsls	r3, r3, #29
 8004b80:	69f9      	ldr	r1, [r7, #28]
 8004b82:	0148      	lsls	r0, r1, #5
 8004b84:	6a39      	ldr	r1, [r7, #32]
 8004b86:	4401      	add	r1, r0
 8004b88:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	015a      	lsls	r2, r3, #5
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	4413      	add	r3, r2
 8004b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a41      	ldr	r2, [pc, #260]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004ba0:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ba2:	4b40      	ldr	r3, [pc, #256]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004baa:	4a3e      	ldr	r2, [pc, #248]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bac:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	78db      	ldrb	r3, [r3, #3]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d006      	beq.n	8004bc4 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004bb6:	4b3b      	ldr	r3, [pc, #236]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bbe:	4a39      	ldr	r2, [pc, #228]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bc0:	6013      	str	r3, [r2, #0]
 8004bc2:	e005      	b.n	8004bd0 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004bc4:	4b37      	ldr	r3, [pc, #220]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004bcc:	4a35      	ldr	r2, [pc, #212]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bce:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004bd0:	4b34      	ldr	r3, [pc, #208]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004bd8:	4a32      	ldr	r2, [pc, #200]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bda:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	015a      	lsls	r2, r3, #5
 8004be0:	6a3b      	ldr	r3, [r7, #32]
 8004be2:	4413      	add	r3, r2
 8004be4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004be8:	461a      	mov	r2, r3
 8004bea:	4b2e      	ldr	r3, [pc, #184]	; (8004ca4 <USB_HC_StartXfer+0x284>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d14e      	bne.n	8004c94 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	78db      	ldrb	r3, [r3, #3]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d14a      	bne.n	8004c94 <USB_HC_StartXfer+0x274>
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d046      	beq.n	8004c94 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	79db      	ldrb	r3, [r3, #7]
 8004c0a:	2b03      	cmp	r3, #3
 8004c0c:	d830      	bhi.n	8004c70 <USB_HC_StartXfer+0x250>
 8004c0e:	a201      	add	r2, pc, #4	; (adr r2, 8004c14 <USB_HC_StartXfer+0x1f4>)
 8004c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c14:	08004c25 	.word	0x08004c25
 8004c18:	08004c49 	.word	0x08004c49
 8004c1c:	08004c25 	.word	0x08004c25
 8004c20:	08004c49 	.word	0x08004c49
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	3303      	adds	r3, #3
 8004c2a:	089b      	lsrs	r3, r3, #2
 8004c2c:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004c2e:	8afa      	ldrh	r2, [r7, #22]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d91c      	bls.n	8004c74 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	f043 0220 	orr.w	r2, r3, #32
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	619a      	str	r2, [r3, #24]
          }
          break;
 8004c46:	e015      	b.n	8004c74 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	3303      	adds	r3, #3
 8004c4e:	089b      	lsrs	r3, r3, #2
 8004c50:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004c52:	8afa      	ldrh	r2, [r7, #22]
 8004c54:	6a3b      	ldr	r3, [r7, #32]
 8004c56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d90a      	bls.n	8004c78 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	619a      	str	r2, [r3, #24]
          }
          break;
 8004c6e:	e003      	b.n	8004c78 <USB_HC_StartXfer+0x258>

        default:
          break;
 8004c70:	bf00      	nop
 8004c72:	e002      	b.n	8004c7a <USB_HC_StartXfer+0x25a>
          break;
 8004c74:	bf00      	nop
 8004c76:	e000      	b.n	8004c7a <USB_HC_StartXfer+0x25a>
          break;
 8004c78:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	68d9      	ldr	r1, [r3, #12]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	785a      	ldrb	r2, [r3, #1]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	b298      	uxth	r0, r3
 8004c88:	2300      	movs	r3, #0
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f7ff fb86 	bl	80043a0 <USB_WritePacket>
    }
  }

  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3728      	adds	r7, #40	; 0x28
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	1ff80000 	.word	0x1ff80000
 8004ca4:	200000ac 	.word	0x200000ac

08004ca8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	b29b      	uxth	r3, r3
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b087      	sub	sp, #28
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8004cda:	78fb      	ldrb	r3, [r7, #3]
 8004cdc:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	015a      	lsls	r2, r3, #5
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	4413      	add	r3, r2
 8004cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	0c9b      	lsrs	r3, r3, #18
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <USB_HC_Halt+0x3a>
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d16c      	bne.n	8004dde <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	015a      	lsls	r2, r3, #5
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	0151      	lsls	r1, r2, #5
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	440a      	add	r2, r1
 8004d1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004d22:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d28:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d143      	bne.n	8004db8 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	0151      	lsls	r1, r2, #5
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	440a      	add	r2, r1
 8004d46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d4e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	015a      	lsls	r2, r3, #5
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	4413      	add	r3, r2
 8004d58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	0151      	lsls	r1, r2, #5
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	440a      	add	r2, r1
 8004d66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d6e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	015a      	lsls	r2, r3, #5
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4413      	add	r3, r2
 8004d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	0151      	lsls	r1, r2, #5
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	440a      	add	r2, r1
 8004d86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d8a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d8e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	3301      	adds	r3, #1
 8004d94:	617b      	str	r3, [r7, #20]
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d9c:	d81d      	bhi.n	8004dda <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	015a      	lsls	r2, r3, #5
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	4413      	add	r3, r2
 8004da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004db0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004db4:	d0ec      	beq.n	8004d90 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004db6:	e080      	b.n	8004eba <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	0151      	lsls	r1, r2, #5
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	440a      	add	r2, r1
 8004dce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004dd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004dd6:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004dd8:	e06f      	b.n	8004eba <USB_HC_Halt+0x1f0>
          break;
 8004dda:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004ddc:	e06d      	b.n	8004eba <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	015a      	lsls	r2, r3, #5
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	4413      	add	r3, r2
 8004de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	0151      	lsls	r1, r2, #5
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	440a      	add	r2, r1
 8004df4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004df8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004dfc:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d143      	bne.n	8004e96 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	015a      	lsls	r2, r3, #5
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	4413      	add	r3, r2
 8004e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	0151      	lsls	r1, r2, #5
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	440a      	add	r2, r1
 8004e24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e28:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e2c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	015a      	lsls	r2, r3, #5
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	4413      	add	r3, r2
 8004e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	0151      	lsls	r1, r2, #5
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	440a      	add	r2, r1
 8004e44:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e4c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	015a      	lsls	r2, r3, #5
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	4413      	add	r3, r2
 8004e56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	0151      	lsls	r1, r2, #5
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	440a      	add	r2, r1
 8004e64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e68:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004e6c:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	3301      	adds	r3, #1
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e7a:	d81d      	bhi.n	8004eb8 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	015a      	lsls	r2, r3, #5
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	4413      	add	r3, r2
 8004e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e92:	d0ec      	beq.n	8004e6e <USB_HC_Halt+0x1a4>
 8004e94:	e011      	b.n	8004eba <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	0151      	lsls	r1, r2, #5
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	440a      	add	r2, r1
 8004eac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004eb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004eb4:	6013      	str	r3, [r2, #0]
 8004eb6:	e000      	b.n	8004eba <USB_HC_Halt+0x1f0>
          break;
 8004eb8:	bf00      	nop
    }
  }

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	371c      	adds	r7, #28
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8004ed8:	78fb      	ldrb	r3, [r7, #3]
 8004eda:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8004edc:	2301      	movs	r3, #1
 8004ede:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	04da      	lsls	r2, r3, #19
 8004ee4:	4b15      	ldr	r3, [pc, #84]	; (8004f3c <USB_DoPing+0x74>)
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	0151      	lsls	r1, r2, #5
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	440a      	add	r2, r1
 8004ef0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ef4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ef8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f10:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f18:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	015a      	lsls	r2, r3, #5
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	4413      	add	r3, r2
 8004f22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f26:	461a      	mov	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	1ff80000 	.word	0x1ff80000

08004f40 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7ff f9a1 	bl	8004298 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8004f56:	2110      	movs	r1, #16
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7ff f9d9 	bl	8004310 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff f9fc 	bl	800435c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8004f64:	2300      	movs	r3, #0
 8004f66:	613b      	str	r3, [r7, #16]
 8004f68:	e01f      	b.n	8004faa <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	015a      	lsls	r2, r3, #5
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f80:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f88:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f90:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	015a      	lsls	r2, r3, #5
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4413      	add	r3, r2
 8004f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	2b0f      	cmp	r3, #15
 8004fae:	d9dc      	bls.n	8004f6a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	613b      	str	r3, [r7, #16]
 8004fb4:	e034      	b.n	8005020 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	015a      	lsls	r2, r3, #5
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fcc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fd4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004fdc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	015a      	lsls	r2, r3, #5
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fea:	461a      	mov	r2, r3
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	617b      	str	r3, [r7, #20]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ffc:	d80c      	bhi.n	8005018 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	015a      	lsls	r2, r3, #5
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	4413      	add	r3, r2
 8005006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005010:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005014:	d0ec      	beq.n	8004ff0 <USB_StopHost+0xb0>
 8005016:	e000      	b.n	800501a <USB_StopHost+0xda>
        break;
 8005018:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	3301      	adds	r3, #1
 800501e:	613b      	str	r3, [r7, #16]
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	2b0f      	cmp	r3, #15
 8005024:	d9c7      	bls.n	8004fb6 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800502c:	461a      	mov	r2, r3
 800502e:	f04f 33ff 	mov.w	r3, #4294967295
 8005032:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f04f 32ff 	mov.w	r2, #4294967295
 800503a:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f7ff f91a 	bl	8004276 <USB_EnableGlobalInt>

  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800504c:	b590      	push	{r4, r7, lr}
 800504e:	b089      	sub	sp, #36	; 0x24
 8005050:	af04      	add	r7, sp, #16
 8005052:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 8005054:	2302      	movs	r3, #2
 8005056:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8005058:	2301      	movs	r3, #1
 800505a:	2202      	movs	r2, #2
 800505c:	2102      	movs	r1, #2
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 fc3a 	bl	80058d8 <USBH_FindInterface>
 8005064:	4603      	mov	r3, r0
 8005066:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8005068:	7bbb      	ldrb	r3, [r7, #14]
 800506a:	2bff      	cmp	r3, #255	; 0xff
 800506c:	f000 812a 	beq.w	80052c4 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8005070:	7bbb      	ldrb	r3, [r7, #14]
 8005072:	4619      	mov	r1, r3
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 fc13 	bl	80058a0 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8005080:	2050      	movs	r0, #80	; 0x50
 8005082:	f002 fd13 	bl	8007aac <malloc>
 8005086:	4603      	mov	r3, r0
 8005088:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005094:	7bbb      	ldrb	r3, [r7, #14]
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	211a      	movs	r1, #26
 800509a:	fb01 f303 	mul.w	r3, r1, r3
 800509e:	4413      	add	r3, r2
 80050a0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	b25b      	sxtb	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	da15      	bge.n	80050d8 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80050ac:	7bbb      	ldrb	r3, [r7, #14]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	211a      	movs	r1, #26
 80050b2:	fb01 f303 	mul.w	r3, r1, r3
 80050b6:	4413      	add	r3, r2
 80050b8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80050c2:	7bbb      	ldrb	r3, [r7, #14]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	211a      	movs	r1, #26
 80050c8:	fb01 f303 	mul.w	r3, r1, r3
 80050cc:	4413      	add	r3, r2
 80050ce:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80050d2:	881a      	ldrh	r2, [r3, #0]
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	785b      	ldrb	r3, [r3, #1]
 80050dc:	4619      	mov	r1, r3
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f001 fd21 	bl	8006b26 <USBH_AllocPipe>
 80050e4:	4603      	mov	r3, r0
 80050e6:	461a      	mov	r2, r3
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	7819      	ldrb	r1, [r3, #0]
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	7858      	ldrb	r0, [r3, #1]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	8952      	ldrh	r2, [r2, #10]
 8005104:	9202      	str	r2, [sp, #8]
 8005106:	2203      	movs	r2, #3
 8005108:	9201      	str	r2, [sp, #4]
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	4623      	mov	r3, r4
 800510e:	4602      	mov	r2, r0
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f001 fcd9 	bl	8006ac8 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	2200      	movs	r2, #0
 800511c:	4619      	mov	r1, r3
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f002 fbea 	bl	80078f8 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8005124:	2300      	movs	r3, #0
 8005126:	2200      	movs	r2, #0
 8005128:	210a      	movs	r1, #10
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fbd4 	bl	80058d8 <USBH_FindInterface>
 8005130:	4603      	mov	r3, r0
 8005132:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8005134:	7bbb      	ldrb	r3, [r7, #14]
 8005136:	2bff      	cmp	r3, #255	; 0xff
 8005138:	f000 80c4 	beq.w	80052c4 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800513c:	7bbb      	ldrb	r3, [r7, #14]
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	211a      	movs	r1, #26
 8005142:	fb01 f303 	mul.w	r3, r1, r3
 8005146:	4413      	add	r3, r2
 8005148:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	b25b      	sxtb	r3, r3
 8005150:	2b00      	cmp	r3, #0
 8005152:	da16      	bge.n	8005182 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005154:	7bbb      	ldrb	r3, [r7, #14]
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	211a      	movs	r1, #26
 800515a:	fb01 f303 	mul.w	r3, r1, r3
 800515e:	4413      	add	r3, r2
 8005160:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005164:	781a      	ldrb	r2, [r3, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800516a:	7bbb      	ldrb	r3, [r7, #14]
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	211a      	movs	r1, #26
 8005170:	fb01 f303 	mul.w	r3, r1, r3
 8005174:	4413      	add	r3, r2
 8005176:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800517a:	881a      	ldrh	r2, [r3, #0]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	835a      	strh	r2, [r3, #26]
 8005180:	e015      	b.n	80051ae <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005182:	7bbb      	ldrb	r3, [r7, #14]
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	211a      	movs	r1, #26
 8005188:	fb01 f303 	mul.w	r3, r1, r3
 800518c:	4413      	add	r3, r2
 800518e:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005192:	781a      	ldrb	r2, [r3, #0]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005198:	7bbb      	ldrb	r3, [r7, #14]
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	211a      	movs	r1, #26
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	4413      	add	r3, r2
 80051a4:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80051a8:	881a      	ldrh	r2, [r3, #0]
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80051ae:	7bbb      	ldrb	r3, [r7, #14]
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	211a      	movs	r1, #26
 80051b4:	fb01 f303 	mul.w	r3, r1, r3
 80051b8:	4413      	add	r3, r2
 80051ba:	f203 3352 	addw	r3, r3, #850	; 0x352
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	b25b      	sxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da16      	bge.n	80051f4 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80051c6:	7bbb      	ldrb	r3, [r7, #14]
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	211a      	movs	r1, #26
 80051cc:	fb01 f303 	mul.w	r3, r1, r3
 80051d0:	4413      	add	r3, r2
 80051d2:	f203 3352 	addw	r3, r3, #850	; 0x352
 80051d6:	781a      	ldrb	r2, [r3, #0]
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80051dc:	7bbb      	ldrb	r3, [r7, #14]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	211a      	movs	r1, #26
 80051e2:	fb01 f303 	mul.w	r3, r1, r3
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 7355 	add.w	r3, r3, #852	; 0x354
 80051ec:	881a      	ldrh	r2, [r3, #0]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	835a      	strh	r2, [r3, #26]
 80051f2:	e015      	b.n	8005220 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80051f4:	7bbb      	ldrb	r3, [r7, #14]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	211a      	movs	r1, #26
 80051fa:	fb01 f303 	mul.w	r3, r1, r3
 80051fe:	4413      	add	r3, r2
 8005200:	f203 3352 	addw	r3, r3, #850	; 0x352
 8005204:	781a      	ldrb	r2, [r3, #0]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800520a:	7bbb      	ldrb	r3, [r7, #14]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	211a      	movs	r1, #26
 8005210:	fb01 f303 	mul.w	r3, r1, r3
 8005214:	4413      	add	r3, r2
 8005216:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800521a:	881a      	ldrh	r2, [r3, #0]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	7b9b      	ldrb	r3, [r3, #14]
 8005224:	4619      	mov	r1, r3
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f001 fc7d 	bl	8006b26 <USBH_AllocPipe>
 800522c:	4603      	mov	r3, r0
 800522e:	461a      	mov	r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	7bdb      	ldrb	r3, [r3, #15]
 8005238:	4619      	mov	r1, r3
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f001 fc73 	bl	8006b26 <USBH_AllocPipe>
 8005240:	4603      	mov	r3, r0
 8005242:	461a      	mov	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	7b59      	ldrb	r1, [r3, #13]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	7b98      	ldrb	r0, [r3, #14]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	8b12      	ldrh	r2, [r2, #24]
 8005260:	9202      	str	r2, [sp, #8]
 8005262:	2202      	movs	r2, #2
 8005264:	9201      	str	r2, [sp, #4]
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	4623      	mov	r3, r4
 800526a:	4602      	mov	r2, r0
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f001 fc2b 	bl	8006ac8 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	7b19      	ldrb	r1, [r3, #12]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	7bd8      	ldrb	r0, [r3, #15]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	8b52      	ldrh	r2, [r2, #26]
 800528a:	9202      	str	r2, [sp, #8]
 800528c:	2202      	movs	r2, #2
 800528e:	9201      	str	r2, [sp, #4]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	4623      	mov	r3, r4
 8005294:	4602      	mov	r2, r0
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f001 fc16 	bl	8006ac8 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	7b5b      	ldrb	r3, [r3, #13]
 80052a8:	2200      	movs	r2, #0
 80052aa:	4619      	mov	r1, r3
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f002 fb23 	bl	80078f8 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	7b1b      	ldrb	r3, [r3, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	4619      	mov	r1, r3
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f002 fb1c 	bl	80078f8 <USBH_LL_SetToggle>
      status = USBH_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd90      	pop	{r4, r7, pc}

080052ce <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b084      	sub	sp, #16
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00e      	beq.n	8005306 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	4619      	mov	r1, r3
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f001 fc09 	bl	8006b06 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	4619      	mov	r1, r3
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f001 fc31 	bl	8006b62 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	7b1b      	ldrb	r3, [r3, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00e      	beq.n	800532c <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	7b1b      	ldrb	r3, [r3, #12]
 8005312:	4619      	mov	r1, r3
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f001 fbf6 	bl	8006b06 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	7b1b      	ldrb	r3, [r3, #12]
 800531e:	4619      	mov	r1, r3
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f001 fc1e 	bl	8006b62 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	7b5b      	ldrb	r3, [r3, #13]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00e      	beq.n	8005352 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	7b5b      	ldrb	r3, [r3, #13]
 8005338:	4619      	mov	r1, r3
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f001 fbe3 	bl	8006b06 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	7b5b      	ldrb	r3, [r3, #13]
 8005344:	4619      	mov	r1, r3
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f001 fc0b 	bl	8006b62 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00b      	beq.n	8005376 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	4618      	mov	r0, r3
 8005368:	f002 fba8 	bl	8007abc <free>
    phost->pActiveClass->pData = 0U;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005372:	2200      	movs	r2, #0
 8005374:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8005388:	2302      	movs	r3, #2
 800538a:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005392:	69db      	ldr	r3, [r3, #28]
 8005394:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	3340      	adds	r3, #64	; 0x40
 800539a:	4619      	mov	r1, r3
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f8b2 	bl	8005506 <GetLineCoding>
 80053a2:	4603      	mov	r3, r0
 80053a4:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d105      	bne.n	80053b8 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80053b2:	2102      	movs	r1, #2
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	4798      	blx	r3
  }
  return status;
 80053b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
	...

080053c4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80053cc:	2301      	movs	r3, #1
 80053ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80053d0:	2300      	movs	r3, #0
 80053d2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80053e4:	2b04      	cmp	r3, #4
 80053e6:	d877      	bhi.n	80054d8 <USBH_CDC_Process+0x114>
 80053e8:	a201      	add	r2, pc, #4	; (adr r2, 80053f0 <USBH_CDC_Process+0x2c>)
 80053ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ee:	bf00      	nop
 80053f0:	08005405 	.word	0x08005405
 80053f4:	0800540b 	.word	0x0800540b
 80053f8:	0800543b 	.word	0x0800543b
 80053fc:	080054af 	.word	0x080054af
 8005400:	080054bd 	.word	0x080054bd
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8005404:	2300      	movs	r3, #0
 8005406:	73fb      	strb	r3, [r7, #15]
    break;
 8005408:	e06d      	b.n	80054e6 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800540e:	4619      	mov	r1, r3
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f897 	bl	8005544 <SetLineCoding>
 8005416:	4603      	mov	r3, r0
 8005418:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800541a:	7bbb      	ldrb	r3, [r7, #14]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d104      	bne.n	800542a <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8005428:	e058      	b.n	80054dc <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800542a:	7bbb      	ldrb	r3, [r7, #14]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d055      	beq.n	80054dc <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2204      	movs	r2, #4
 8005434:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8005438:	e050      	b.n	80054dc <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	3340      	adds	r3, #64	; 0x40
 800543e:	4619      	mov	r1, r3
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 f860 	bl	8005506 <GetLineCoding>
 8005446:	4603      	mov	r3, r0
 8005448:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800544a:	7bbb      	ldrb	r3, [r7, #14]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d126      	bne.n	800549e <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005462:	791b      	ldrb	r3, [r3, #4]
 8005464:	429a      	cmp	r2, r3
 8005466:	d13b      	bne.n	80054e0 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005472:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005474:	429a      	cmp	r2, r3
 8005476:	d133      	bne.n	80054e0 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005482:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005484:	429a      	cmp	r2, r3
 8005486:	d12b      	bne.n	80054e0 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005490:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005492:	429a      	cmp	r2, r3
 8005494:	d124      	bne.n	80054e0 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f95a 	bl	8005750 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800549c:	e020      	b.n	80054e0 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800549e:	7bbb      	ldrb	r3, [r7, #14]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d01d      	beq.n	80054e0 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	2204      	movs	r2, #4
 80054a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80054ac:	e018      	b.n	80054e0 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f867 	bl	8005582 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f8dc 	bl	8005672 <CDC_ProcessReception>
    break;
 80054ba:	e014      	b.n	80054e6 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 80054bc:	2100      	movs	r1, #0
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 fece 	bl	8006260 <USBH_ClrFeature>
 80054c4:	4603      	mov	r3, r0
 80054c6:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 80054c8:	7bbb      	ldrb	r3, [r7, #14]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10a      	bne.n	80054e4 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 80054d6:	e005      	b.n	80054e4 <USBH_CDC_Process+0x120>

  default:
    break;
 80054d8:	bf00      	nop
 80054da:	e004      	b.n	80054e6 <USBH_CDC_Process+0x122>
    break;
 80054dc:	bf00      	nop
 80054de:	e002      	b.n	80054e6 <USBH_CDC_Process+0x122>
    break;
 80054e0:	bf00      	nop
 80054e2:	e000      	b.n	80054e6 <USBH_CDC_Process+0x122>
    break;
 80054e4:	bf00      	nop

  }

  return status;
 80054e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	370c      	adds	r7, #12
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr

08005506 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b082      	sub	sp, #8
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
 800550e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	22a1      	movs	r2, #161	; 0xa1
 8005514:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2221      	movs	r2, #33	; 0x21
 800551a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2207      	movs	r2, #7
 800552c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	2207      	movs	r2, #7
 8005532:	4619      	mov	r1, r3
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f001 f873 	bl	8006620 <USBH_CtlReq>
 800553a:	4603      	mov	r3, r0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3708      	adds	r7, #8
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2221      	movs	r2, #33	; 0x21
 8005552:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2220      	movs	r2, #32
 8005558:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2207      	movs	r2, #7
 800556a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	2207      	movs	r2, #7
 8005570:	4619      	mov	r1, r3
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f001 f854 	bl	8006620 <USBH_CtlReq>
 8005578:	4603      	mov	r3, r0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3708      	adds	r7, #8
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}

08005582 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b086      	sub	sp, #24
 8005586:	af02      	add	r7, sp, #8
 8005588:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005590:	69db      	ldr	r3, [r3, #28]
 8005592:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005594:	2300      	movs	r3, #0
 8005596:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d002      	beq.n	80055a8 <CDC_ProcessTransmission+0x26>
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d025      	beq.n	80055f2 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 80055a6:	e060      	b.n	800566a <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	8b12      	ldrh	r2, [r2, #24]
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d90c      	bls.n	80055ce <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	69d9      	ldr	r1, [r3, #28]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8b1a      	ldrh	r2, [r3, #24]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	7b58      	ldrb	r0, [r3, #13]
 80055c0:	2301      	movs	r3, #1
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	4603      	mov	r3, r0
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f001 fa3b 	bl	8006a42 <USBH_BulkSendData>
 80055cc:	e00c      	b.n	80055e8 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	7b58      	ldrb	r0, [r3, #13]
 80055dc:	2301      	movs	r3, #1
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	4603      	mov	r3, r0
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f001 fa2d 	bl	8006a42 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80055f0:	e03b      	b.n	800566a <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	7b5b      	ldrb	r3, [r3, #13]
 80055f6:	4619      	mov	r1, r3
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f002 f953 	bl	80078a4 <USBH_LL_GetURBState>
 80055fe:	4603      	mov	r3, r0
 8005600:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8005602:	7afb      	ldrb	r3, [r7, #11]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d128      	bne.n	800565a <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	8b12      	ldrh	r2, [r2, #24]
 8005610:	4293      	cmp	r3, r2
 8005612:	d90e      	bls.n	8005632 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	8b12      	ldrh	r2, [r2, #24]
 800561c:	1a9a      	subs	r2, r3, r2
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	8b12      	ldrh	r2, [r2, #24]
 800562a:	441a      	add	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	61da      	str	r2, [r3, #28]
 8005630:	e002      	b.n	8005638 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	2b00      	cmp	r3, #0
 800563e:	d004      	beq.n	800564a <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005648:	e00e      	b.n	8005668 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f868 	bl	8005728 <USBH_CDC_TransmitCallback>
    break;
 8005658:	e006      	b.n	8005668 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800565a:	7afb      	ldrb	r3, [r7, #11]
 800565c:	2b02      	cmp	r3, #2
 800565e:	d103      	bne.n	8005668 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005668:	bf00      	nop
  }
}
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b086      	sub	sp, #24
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005680:	69db      	ldr	r3, [r3, #28]
 8005682:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005684:	2300      	movs	r3, #0
 8005686:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800568e:	2b03      	cmp	r3, #3
 8005690:	d002      	beq.n	8005698 <CDC_ProcessReception+0x26>
 8005692:	2b04      	cmp	r3, #4
 8005694:	d00e      	beq.n	80056b4 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8005696:	e043      	b.n	8005720 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	6a19      	ldr	r1, [r3, #32]
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	8b5a      	ldrh	r2, [r3, #26]
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	7b1b      	ldrb	r3, [r3, #12]
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f001 f9f1 	bl	8006a8c <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	2204      	movs	r2, #4
 80056ae:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 80056b2:	e035      	b.n	8005720 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	7b1b      	ldrb	r3, [r3, #12]
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f002 f8f2 	bl	80078a4 <USBH_LL_GetURBState>
 80056c0:	4603      	mov	r3, r0
 80056c2:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 80056c4:	7cfb      	ldrb	r3, [r7, #19]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d129      	bne.n	800571e <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	7b1b      	ldrb	r3, [r3, #12]
 80056ce:	4619      	mov	r1, r3
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f002 f855 	bl	8007780 <USBH_LL_GetLastXferSize>
 80056d6:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d016      	beq.n	8005710 <CDC_ProcessReception+0x9e>
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	8b5b      	ldrh	r3, [r3, #26]
 80056e6:	461a      	mov	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d910      	bls.n	8005710 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	1ad2      	subs	r2, r2, r3
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	6a1a      	ldr	r2, [r3, #32]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	441a      	add	r2, r3
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2203      	movs	r2, #3
 800570a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800570e:	e006      	b.n	800571e <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f80f 	bl	800573c <USBH_CDC_ReceiveCallback>
    break;
 800571e:	bf00      	nop
  }
}
 8005720:	bf00      	nop
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]

}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]

}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]

}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	4613      	mov	r3, r2
 8005770:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005778:	2302      	movs	r3, #2
 800577a:	e019      	b.n	80057b0 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	79fa      	ldrb	r2, [r7, #7]
 8005780:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 f80f 	bl	80057b8 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f001 ff37 	bl	800761c <USBH_LL_Init>

  return USBH_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3710      	adds	r7, #16
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80057c4:	e008      	b.n	80057d8 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	32e0      	adds	r2, #224	; 0xe0
 80057cc:	2100      	movs	r1, #0
 80057ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	3301      	adds	r3, #1
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2b0e      	cmp	r3, #14
 80057dc:	d9f3      	bls.n	80057c6 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
 80057e2:	e009      	b.n	80057f8 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80057ee:	2200      	movs	r2, #0
 80057f0:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	3301      	adds	r3, #1
 80057f6:	60fb      	str	r3, [r7, #12]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057fe:	d3f1      	bcc.n	80057e4 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2240      	movs	r2, #64	; 0x40
 8005824:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800584a:	b480      	push	{r7}
 800584c:	b085      	sub	sp, #20
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8005854:	2300      	movs	r3, #0
 8005856:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d017      	beq.n	800588e <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10f      	bne.n	8005888 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800586e:	1c59      	adds	r1, r3, #1
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	33dc      	adds	r3, #220	; 0xdc
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	73fb      	strb	r3, [r7, #15]
 8005886:	e004      	b.n	8005892 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005888:	2302      	movs	r3, #2
 800588a:	73fb      	strb	r3, [r7, #15]
 800588c:	e001      	b.n	8005892 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800588e:	2302      	movs	r3, #2
 8005890:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005892:	7bfb      	ldrb	r3, [r7, #15]
}
 8005894:	4618      	mov	r0, r3
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	460b      	mov	r3, r1
 80058aa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 80058ac:	2300      	movs	r3, #0
 80058ae:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 80058b6:	78fa      	ldrb	r2, [r7, #3]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d204      	bcs.n	80058c6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	78fa      	ldrb	r2, [r7, #3]
 80058c0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 80058c4:	e001      	b.n	80058ca <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 80058c6:	2302      	movs	r3, #2
 80058c8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3714      	adds	r7, #20
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80058d8:	b480      	push	{r7}
 80058da:	b087      	sub	sp, #28
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	4608      	mov	r0, r1
 80058e2:	4611      	mov	r1, r2
 80058e4:	461a      	mov	r2, r3
 80058e6:	4603      	mov	r3, r0
 80058e8:	70fb      	strb	r3, [r7, #3]
 80058ea:	460b      	mov	r3, r1
 80058ec:	70bb      	strb	r3, [r7, #2]
 80058ee:	4613      	mov	r3, r2
 80058f0:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80058f6:	2300      	movs	r3, #0
 80058f8:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8005900:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005902:	e025      	b.n	8005950 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005904:	7dfb      	ldrb	r3, [r7, #23]
 8005906:	221a      	movs	r2, #26
 8005908:	fb02 f303 	mul.w	r3, r2, r3
 800590c:	3308      	adds	r3, #8
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	4413      	add	r3, r2
 8005912:	3302      	adds	r3, #2
 8005914:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	795b      	ldrb	r3, [r3, #5]
 800591a:	78fa      	ldrb	r2, [r7, #3]
 800591c:	429a      	cmp	r2, r3
 800591e:	d002      	beq.n	8005926 <USBH_FindInterface+0x4e>
 8005920:	78fb      	ldrb	r3, [r7, #3]
 8005922:	2bff      	cmp	r3, #255	; 0xff
 8005924:	d111      	bne.n	800594a <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800592a:	78ba      	ldrb	r2, [r7, #2]
 800592c:	429a      	cmp	r2, r3
 800592e:	d002      	beq.n	8005936 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005930:	78bb      	ldrb	r3, [r7, #2]
 8005932:	2bff      	cmp	r3, #255	; 0xff
 8005934:	d109      	bne.n	800594a <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800593a:	787a      	ldrb	r2, [r7, #1]
 800593c:	429a      	cmp	r2, r3
 800593e:	d002      	beq.n	8005946 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005940:	787b      	ldrb	r3, [r7, #1]
 8005942:	2bff      	cmp	r3, #255	; 0xff
 8005944:	d101      	bne.n	800594a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005946:	7dfb      	ldrb	r3, [r7, #23]
 8005948:	e006      	b.n	8005958 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800594a:	7dfb      	ldrb	r3, [r7, #23]
 800594c:	3301      	adds	r3, #1
 800594e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005950:	7dfb      	ldrb	r3, [r7, #23]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d9d6      	bls.n	8005904 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005956:	23ff      	movs	r3, #255	; 0xff
}
 8005958:	4618      	mov	r0, r3
 800595a:	371c      	adds	r7, #28
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f001 fe91 	bl	8007694 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8005972:	2101      	movs	r1, #1
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f001 ffa8 	bl	80078ca <USBH_LL_DriverVBUS>

  return USBH_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3708      	adds	r7, #8
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b088      	sub	sp, #32
 8005988:	af04      	add	r7, sp, #16
 800598a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800598c:	2302      	movs	r3, #2
 800598e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005990:	2300      	movs	r3, #0
 8005992:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 faec 	bl	8005f72 <USBH_IsPortEnabled>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10c      	bne.n	80059ba <USBH_Process+0x36>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d007      	beq.n	80059ba <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b03      	cmp	r3, #3
 80059b2:	d002      	beq.n	80059ba <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2203      	movs	r2, #3
 80059b8:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	2b0b      	cmp	r3, #11
 80059c2:	f200 814c 	bhi.w	8005c5e <USBH_Process+0x2da>
 80059c6:	a201      	add	r2, pc, #4	; (adr r2, 80059cc <USBH_Process+0x48>)
 80059c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059cc:	080059fd 	.word	0x080059fd
 80059d0:	08005a1f 	.word	0x08005a1f
 80059d4:	08005a33 	.word	0x08005a33
 80059d8:	08005c39 	.word	0x08005c39
 80059dc:	08005c5f 	.word	0x08005c5f
 80059e0:	08005ac1 	.word	0x08005ac1
 80059e4:	08005bef 	.word	0x08005bef
 80059e8:	08005af1 	.word	0x08005af1
 80059ec:	08005b11 	.word	0x08005b11
 80059f0:	08005b31 	.word	0x08005b31
 80059f4:	08005b5f 	.word	0x08005b5f
 80059f8:	08005c21 	.word	0x08005c21
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f000 812c 	beq.w	8005c62 <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8005a10:	20c8      	movs	r0, #200	; 0xc8
 8005a12:	f001 ffa4 	bl	800795e <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f001 fe97 	bl	800774a <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005a1c:	e121      	b.n	8005c62 <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	f040 811e 	bne.w	8005c66 <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	701a      	strb	r2, [r3, #0]
    }
    break;
 8005a30:	e119      	b.n	8005c66 <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8005a32:	2064      	movs	r0, #100	; 0x64
 8005a34:	f001 ff93 	bl	800795e <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f001 fe61 	bl	8007700 <USBH_LL_GetSpeed>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	461a      	mov	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2205      	movs	r2, #5
 8005a4c:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8005a4e:	2100      	movs	r1, #0
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f001 f868 	bl	8006b26 <USBH_AllocPipe>
 8005a56:	4603      	mov	r3, r0
 8005a58:	461a      	mov	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8005a5e:	2180      	movs	r1, #128	; 0x80
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f001 f860 	bl	8006b26 <USBH_AllocPipe>
 8005a66:	4603      	mov	r3, r0
 8005a68:	461a      	mov	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	7919      	ldrb	r1, [r3, #4]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8005a82:	b292      	uxth	r2, r2
 8005a84:	9202      	str	r2, [sp, #8]
 8005a86:	2200      	movs	r2, #0
 8005a88:	9201      	str	r2, [sp, #4]
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2280      	movs	r2, #128	; 0x80
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f001 f819 	bl	8006ac8 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	7959      	ldrb	r1, [r3, #5]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8005aaa:	b292      	uxth	r2, r2
 8005aac:	9202      	str	r2, [sp, #8]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	9201      	str	r2, [sp, #4]
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f001 f805 	bl	8006ac8 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005abe:	e0e3      	b.n	8005c88 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f000 f8e7 	bl	8005c94 <USBH_HandleEnum>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f040 80ce 	bne.w	8005c6a <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d103      	bne.n	8005ae8 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2208      	movs	r2, #8
 8005ae4:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8005ae6:	e0c0      	b.n	8005c6a <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2207      	movs	r2, #7
 8005aec:	701a      	strb	r2, [r3, #0]
    break;
 8005aee:	e0bc      	b.n	8005c6a <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f000 80b9 	beq.w	8005c6e <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005b02:	2101      	movs	r1, #1
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2208      	movs	r2, #8
 8005b0c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005b0e:	e0ae      	b.n	8005c6e <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	4619      	mov	r1, r3
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fb59 	bl	80061d2 <USBH_SetCfg>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f040 80a5 	bne.w	8005c72 <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2209      	movs	r2, #9
 8005b2c:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005b2e:	e0a0      	b.n	8005c72 <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 8005b36:	f003 0320 	and.w	r3, r3, #32
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00b      	beq.n	8005b56 <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8005b3e:	2101      	movs	r1, #1
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fb69 	bl	8006218 <USBH_SetFeature>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f040 8094 	bne.w	8005c76 <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	220a      	movs	r2, #10
 8005b52:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005b54:	e08f      	b.n	8005c76 <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	220a      	movs	r2, #10
 8005b5a:	701a      	strb	r2, [r3, #0]
    break;
 8005b5c:	e08b      	b.n	8005c76 <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8088 	beq.w	8005c7a <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005b72:	2300      	movs	r3, #0
 8005b74:	73fb      	strb	r3, [r7, #15]
 8005b76:	e017      	b.n	8005ba8 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005b78:	7bfb      	ldrb	r3, [r7, #15]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	33dc      	adds	r3, #220	; 0xdc
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	791a      	ldrb	r2, [r3, #4]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d108      	bne.n	8005ba2 <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 8005b90:	7bfb      	ldrb	r3, [r7, #15]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	33dc      	adds	r3, #220	; 0xdc
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005ba2:	7bfb      	ldrb	r3, [r7, #15]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
 8005ba8:	7bfb      	ldrb	r3, [r7, #15]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d0e4      	beq.n	8005b78 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d016      	beq.n	8005be6 <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	4798      	blx	r3
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d109      	bne.n	8005bde <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2206      	movs	r2, #6
 8005bce:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005bd6:	2103      	movs	r1, #3
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005bdc:	e04d      	b.n	8005c7a <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	220d      	movs	r2, #13
 8005be2:	701a      	strb	r2, [r3, #0]
    break;
 8005be4:	e049      	b.n	8005c7a <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	220d      	movs	r2, #13
 8005bea:	701a      	strb	r2, [r3, #0]
    break;
 8005bec:	e045      	b.n	8005c7a <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00f      	beq.n	8005c18 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	4798      	blx	r3
 8005c04:	4603      	mov	r3, r0
 8005c06:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8005c08:	7bbb      	ldrb	r3, [r7, #14]
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d136      	bne.n	8005c7e <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	220b      	movs	r2, #11
 8005c14:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8005c16:	e032      	b.n	8005c7e <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	220d      	movs	r2, #13
 8005c1c:	701a      	strb	r2, [r3, #0]
    break;
 8005c1e:	e02e      	b.n	8005c7e <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d02b      	beq.n	8005c82 <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	4798      	blx	r3
    }
    break;
 8005c36:	e024      	b.n	8005c82 <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7ff fdbd 	bl	80057b8 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d01e      	beq.n	8005c86 <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 8005c5c:	e013      	b.n	8005c86 <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 8005c5e:	bf00      	nop
 8005c60:	e012      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c62:	bf00      	nop
 8005c64:	e010      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c66:	bf00      	nop
 8005c68:	e00e      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c6a:	bf00      	nop
 8005c6c:	e00c      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c6e:	bf00      	nop
 8005c70:	e00a      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c72:	bf00      	nop
 8005c74:	e008      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c76:	bf00      	nop
 8005c78:	e006      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c7a:	bf00      	nop
 8005c7c:	e004      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c7e:	bf00      	nop
 8005c80:	e002      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c82:	bf00      	nop
 8005c84:	e000      	b.n	8005c88 <USBH_Process+0x304>
    break;
 8005c86:	bf00      	nop
  }
 return USBH_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop

08005c94 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af04      	add	r7, sp, #16
 8005c9a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	785b      	ldrb	r3, [r3, #1]
 8005ca4:	2b07      	cmp	r3, #7
 8005ca6:	f200 80f8 	bhi.w	8005e9a <USBH_HandleEnum+0x206>
 8005caa:	a201      	add	r2, pc, #4	; (adr r2, 8005cb0 <USBH_HandleEnum+0x1c>)
 8005cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb0:	08005cd1 	.word	0x08005cd1
 8005cb4:	08005d43 	.word	0x08005d43
 8005cb8:	08005d5b 	.word	0x08005d5b
 8005cbc:	08005dd1 	.word	0x08005dd1
 8005cc0:	08005de7 	.word	0x08005de7
 8005cc4:	08005e03 	.word	0x08005e03
 8005cc8:	08005e37 	.word	0x08005e37
 8005ccc:	08005e6b 	.word	0x08005e6b
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8005cd0:	2108      	movs	r1, #8
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f9ad 	bl	8006032 <USBH_Get_DevDesc>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	f040 80df 	bne.w	8005e9e <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2201      	movs	r2, #1
 8005cee:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	7919      	ldrb	r1, [r3, #4]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005d04:	b292      	uxth	r2, r2
 8005d06:	9202      	str	r2, [sp, #8]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	9201      	str	r2, [sp, #4]
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2280      	movs	r2, #128	; 0x80
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fed8 	bl	8006ac8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	7959      	ldrb	r1, [r3, #5]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005d2c:	b292      	uxth	r2, r2
 8005d2e:	9202      	str	r2, [sp, #8]
 8005d30:	2200      	movs	r2, #0
 8005d32:	9201      	str	r2, [sp, #4]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	4603      	mov	r3, r0
 8005d38:	2200      	movs	r2, #0
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 fec4 	bl	8006ac8 <USBH_OpenPipe>

    }
    break;
 8005d40:	e0ad      	b.n	8005e9e <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 8005d42:	2112      	movs	r1, #18
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f974 	bl	8006032 <USBH_Get_DevDesc>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f040 80a8 	bne.w	8005ea2 <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2202      	movs	r2, #2
 8005d56:	705a      	strb	r2, [r3, #1]

    }
    break;
 8005d58:	e0a3      	b.n	8005ea2 <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 fa14 	bl	800618a <USBH_SetAddress>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f040 809e 	bne.w	8005ea6 <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 8005d6a:	2002      	movs	r0, #2
 8005d6c:	f001 fdf7 	bl	800795e <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	7919      	ldrb	r1, [r3, #4]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005d92:	b292      	uxth	r2, r2
 8005d94:	9202      	str	r2, [sp, #8]
 8005d96:	2200      	movs	r2, #0
 8005d98:	9201      	str	r2, [sp, #4]
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2280      	movs	r2, #128	; 0x80
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 fe91 	bl	8006ac8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	7959      	ldrb	r1, [r3, #5]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005dba:	b292      	uxth	r2, r2
 8005dbc:	9202      	str	r2, [sp, #8]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	9201      	str	r2, [sp, #4]
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 fe7d 	bl	8006ac8 <USBH_OpenPipe>
    }
    break;
 8005dce:	e06a      	b.n	8005ea6 <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8005dd0:	2109      	movs	r1, #9
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f955 	bl	8006082 <USBH_Get_CfgDesc>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d165      	bne.n	8005eaa <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2204      	movs	r2, #4
 8005de2:	705a      	strb	r2, [r3, #1]
    }
    break;
 8005de4:	e061      	b.n	8005eaa <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8005dec:	4619      	mov	r1, r3
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f947 	bl	8006082 <USBH_Get_CfgDesc>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d159      	bne.n	8005eae <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2205      	movs	r2, #5
 8005dfe:	705a      	strb	r2, [r3, #1]
    }
    break;
 8005e00:	e055      	b.n	8005eae <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d010      	beq.n	8005e2e <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005e18:	23ff      	movs	r3, #255	; 0xff
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f955 	bl	80060ca <USBH_Get_StringDesc>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d145      	bne.n	8005eb2 <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2206      	movs	r2, #6
 8005e2a:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005e2c:	e041      	b.n	8005eb2 <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2206      	movs	r2, #6
 8005e32:	705a      	strb	r2, [r3, #1]
    break;
 8005e34:	e03d      	b.n	8005eb2 <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d010      	beq.n	8005e62 <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005e4c:	23ff      	movs	r3, #255	; 0xff
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f93b 	bl	80060ca <USBH_Get_StringDesc>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d12d      	bne.n	8005eb6 <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2207      	movs	r2, #7
 8005e5e:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005e60:	e029      	b.n	8005eb6 <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2207      	movs	r2, #7
 8005e66:	705a      	strb	r2, [r3, #1]
    break;
 8005e68:	e025      	b.n	8005eb6 <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00f      	beq.n	8005e94 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005e80:	23ff      	movs	r3, #255	; 0xff
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f921 	bl	80060ca <USBH_Get_StringDesc>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d115      	bne.n	8005eba <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005e92:	e012      	b.n	8005eba <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 8005e94:	2300      	movs	r3, #0
 8005e96:	73fb      	strb	r3, [r7, #15]
    break;
 8005e98:	e00f      	b.n	8005eba <USBH_HandleEnum+0x226>

  default:
    break;
 8005e9a:	bf00      	nop
 8005e9c:	e00e      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005e9e:	bf00      	nop
 8005ea0:	e00c      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005ea2:	bf00      	nop
 8005ea4:	e00a      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005ea6:	bf00      	nop
 8005ea8:	e008      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005eaa:	bf00      	nop
 8005eac:	e006      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005eae:	bf00      	nop
 8005eb0:	e004      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005eb2:	bf00      	nop
 8005eb4:	e002      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005eb6:	bf00      	nop
 8005eb8:	e000      	b.n	8005ebc <USBH_HandleEnum+0x228>
    break;
 8005eba:	bf00      	nop
  }
  return Status;
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop

08005ec8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8005ee6:	b580      	push	{r7, lr}
 8005ee8:	b082      	sub	sp, #8
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f000 f804 	bl	8005f0a <USBH_HandleSof>
}
 8005f02:	bf00      	nop
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}

08005f0a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8005f0a:	b580      	push	{r7, lr}
 8005f0c:	b082      	sub	sp, #8
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b0b      	cmp	r3, #11
 8005f1a:	d10a      	bne.n	8005f32 <USBH_HandleSof+0x28>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	4798      	blx	r3
  }
}
 8005f32:	bf00      	nop
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b083      	sub	sp, #12
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8005f4a:	bf00      	nop
}
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr

08005f56 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8005f66:	bf00      	nop
}
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 8005f72:	b480      	push	{r7}
 8005f74:	b083      	sub	sp, #12
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10f      	bne.n	8005fbe <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00e      	beq.n	8005fce <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005fb6:	2104      	movs	r1, #4
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	4798      	blx	r3
 8005fbc:	e007      	b.n	8005fce <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d102      	bne.n	8005fce <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3708      	adds	r7, #8
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f001 fb72 	bl	80076ca <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	791b      	ldrb	r3, [r3, #4]
 8005fea:	4619      	mov	r1, r3
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 fdb8 	bl	8006b62 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	795b      	ldrb	r3, [r3, #5]
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 fdb2 	bl	8006b62 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800600c:	2b00      	cmp	r3, #0
 800600e:	d005      	beq.n	800601c <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006016:	2105      	movs	r1, #5
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f001 fb39 	bl	8007694 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2203      	movs	r2, #3
 8006026:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b086      	sub	sp, #24
 8006036:	af02      	add	r7, sp, #8
 8006038:	6078      	str	r0, [r7, #4]
 800603a:	460b      	mov	r3, r1
 800603c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	b29b      	uxth	r3, r3
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	4613      	mov	r3, r2
 800604c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006050:	2100      	movs	r1, #0
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 f864 	bl	8006120 <USBH_GetDescriptor>
 8006058:	4603      	mov	r3, r0
 800605a:	73fb      	strb	r3, [r7, #15]
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10a      	bne.n	8006078 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f203 3022 	addw	r0, r3, #802	; 0x322
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800606e:	78fa      	ldrb	r2, [r7, #3]
 8006070:	b292      	uxth	r2, r2
 8006072:	4619      	mov	r1, r3
 8006074:	f000 f918 	bl	80062a8 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 8006078:	7bfb      	ldrb	r3, [r7, #15]
}
 800607a:	4618      	mov	r0, r3
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 8006082:	b580      	push	{r7, lr}
 8006084:	b086      	sub	sp, #24
 8006086:	af02      	add	r7, sp, #8
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	460b      	mov	r3, r1
 800608c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	331c      	adds	r3, #28
 8006092:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 8006094:	887b      	ldrh	r3, [r7, #2]
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800609e:	2100      	movs	r1, #0
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f83d 	bl	8006120 <USBH_GetDescriptor>
 80060a6:	4603      	mov	r3, r0
 80060a8:	72fb      	strb	r3, [r7, #11]
 80060aa:	7afb      	ldrb	r3, [r7, #11]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d107      	bne.n	80060c0 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80060b6:	887a      	ldrh	r2, [r7, #2]
 80060b8:	68f9      	ldr	r1, [r7, #12]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 f964 	bl	8006388 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 80060c0:	7afb      	ldrb	r3, [r7, #11]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b088      	sub	sp, #32
 80060ce:	af02      	add	r7, sp, #8
 80060d0:	60f8      	str	r0, [r7, #12]
 80060d2:	607a      	str	r2, [r7, #4]
 80060d4:	461a      	mov	r2, r3
 80060d6:	460b      	mov	r3, r1
 80060d8:	72fb      	strb	r3, [r7, #11]
 80060da:	4613      	mov	r3, r2
 80060dc:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 80060de:	7afb      	ldrb	r3, [r7, #11]
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80060e6:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 80060ee:	893b      	ldrh	r3, [r7, #8]
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	460b      	mov	r3, r1
 80060f4:	2100      	movs	r1, #0
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 f812 	bl	8006120 <USBH_GetDescriptor>
 80060fc:	4603      	mov	r3, r0
 80060fe:	75fb      	strb	r3, [r7, #23]
 8006100:	7dfb      	ldrb	r3, [r7, #23]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d107      	bne.n	8006116 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800610c:	893a      	ldrh	r2, [r7, #8]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4618      	mov	r0, r3
 8006112:	f000 fa37 	bl	8006584 <USBH_ParseStringDesc>
  }
  return status;
 8006116:	7dfb      	ldrb	r3, [r7, #23]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3718      	adds	r7, #24
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	607b      	str	r3, [r7, #4]
 800612a:	460b      	mov	r3, r1
 800612c:	72fb      	strb	r3, [r7, #11]
 800612e:	4613      	mov	r3, r2
 8006130:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	789b      	ldrb	r3, [r3, #2]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d11c      	bne.n	8006174 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800613a:	7afb      	ldrb	r3, [r7, #11]
 800613c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006140:	b2da      	uxtb	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2206      	movs	r2, #6
 800614a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	893a      	ldrh	r2, [r7, #8]
 8006150:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006152:	893b      	ldrh	r3, [r7, #8]
 8006154:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006158:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800615c:	d104      	bne.n	8006168 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f240 4209 	movw	r2, #1033	; 0x409
 8006164:	829a      	strh	r2, [r3, #20]
 8006166:	e002      	b.n	800616e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	8b3a      	ldrh	r2, [r7, #24]
 8006172:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 8006174:	8b3b      	ldrh	r3, [r7, #24]
 8006176:	461a      	mov	r2, r3
 8006178:	6879      	ldr	r1, [r7, #4]
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f000 fa50 	bl	8006620 <USBH_CtlReq>
 8006180:	4603      	mov	r3, r0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b082      	sub	sp, #8
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
 8006192:	460b      	mov	r3, r1
 8006194:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	789b      	ldrb	r3, [r3, #2]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d10f      	bne.n	80061be <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2205      	movs	r2, #5
 80061a8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80061aa:	78fb      	ldrb	r3, [r7, #3]
 80061ac:	b29a      	uxth	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80061be:	2200      	movs	r2, #0
 80061c0:	2100      	movs	r1, #0
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fa2c 	bl	8006620 <USBH_CtlReq>
 80061c8:	4603      	mov	r3, r0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
 80061da:	460b      	mov	r3, r1
 80061dc:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	789b      	ldrb	r3, [r3, #2]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d10e      	bne.n	8006204 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2209      	movs	r2, #9
 80061f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	887a      	ldrh	r2, [r7, #2]
 80061f6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8006204:	2200      	movs	r2, #0
 8006206:	2100      	movs	r1, #0
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fa09 	bl	8006620 <USBH_CtlReq>
 800620e:	4603      	mov	r3, r0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	789b      	ldrb	r3, [r3, #2]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d10f      	bne.n	800624c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2203      	movs	r2, #3
 8006236:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006238:	78fb      	ldrb	r3, [r7, #3]
 800623a:	b29a      	uxth	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800624c:	2200      	movs	r2, #0
 800624e:	2100      	movs	r1, #0
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 f9e5 	bl	8006620 <USBH_CtlReq>
 8006256:	4603      	mov	r3, r0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	789b      	ldrb	r3, [r3, #2]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d10f      	bne.n	8006294 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006286:	78fb      	ldrb	r3, [r7, #3]
 8006288:	b29a      	uxth	r2, r3
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8006294:	2200      	movs	r2, #0
 8006296:	2100      	movs	r1, #0
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f9c1 	bl	8006620 <USBH_CtlReq>
 800629e:	4603      	mov	r3, r0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	4613      	mov	r3, r2
 80062b4:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	781a      	ldrb	r2, [r3, #0]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	785a      	ldrb	r2, [r3, #1]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	3302      	adds	r3, #2
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	3303      	adds	r3, #3
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	021b      	lsls	r3, r3, #8
 80062d8:	b29b      	uxth	r3, r3
 80062da:	4313      	orrs	r3, r2
 80062dc:	b29a      	uxth	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	791a      	ldrb	r2, [r3, #4]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	795a      	ldrb	r2, [r3, #5]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	799a      	ldrb	r2, [r3, #6]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	79da      	ldrb	r2, [r3, #7]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006302:	88fb      	ldrh	r3, [r7, #6]
 8006304:	2b08      	cmp	r3, #8
 8006306:	d939      	bls.n	800637c <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	3308      	adds	r3, #8
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	b29a      	uxth	r2, r3
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	3309      	adds	r3, #9
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	b29b      	uxth	r3, r3
 8006318:	021b      	lsls	r3, r3, #8
 800631a:	b29b      	uxth	r3, r3
 800631c:	4313      	orrs	r3, r2
 800631e:	b29a      	uxth	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	330a      	adds	r3, #10
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	b29a      	uxth	r2, r3
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	330b      	adds	r3, #11
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	b29b      	uxth	r3, r3
 8006334:	021b      	lsls	r3, r3, #8
 8006336:	b29b      	uxth	r3, r3
 8006338:	4313      	orrs	r3, r2
 800633a:	b29a      	uxth	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	330c      	adds	r3, #12
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	b29a      	uxth	r2, r3
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	330d      	adds	r3, #13
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	b29b      	uxth	r3, r3
 8006350:	021b      	lsls	r3, r3, #8
 8006352:	b29b      	uxth	r3, r3
 8006354:	4313      	orrs	r3, r2
 8006356:	b29a      	uxth	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	7b9a      	ldrb	r2, [r3, #14]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	7bda      	ldrb	r2, [r3, #15]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	7c1a      	ldrb	r2, [r3, #16]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	7c5a      	ldrb	r2, [r3, #17]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	745a      	strb	r2, [r3, #17]
  }
}
 800637c:	bf00      	nop
 800637e:	3714      	adds	r7, #20
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b08a      	sub	sp, #40	; 0x28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	4613      	mov	r3, r2
 8006394:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800639a:	2300      	movs	r3, #0
 800639c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	781a      	ldrb	r2, [r3, #0]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	785a      	ldrb	r2, [r3, #1]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	3302      	adds	r3, #2
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	3303      	adds	r3, #3
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	021b      	lsls	r3, r3, #8
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	4313      	orrs	r3, r2
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	791a      	ldrb	r2, [r3, #4]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	795a      	ldrb	r2, [r3, #5]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	799a      	ldrb	r2, [r3, #6]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	79da      	ldrb	r2, [r3, #7]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	7a1a      	ldrb	r2, [r3, #8]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 80063fe:	88fb      	ldrh	r3, [r7, #6]
 8006400:	2b09      	cmp	r3, #9
 8006402:	d95f      	bls.n	80064c4 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006404:	2309      	movs	r3, #9
 8006406:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006408:	2300      	movs	r3, #0
 800640a:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800640c:	e051      	b.n	80064b2 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800640e:	f107 0316 	add.w	r3, r7, #22
 8006412:	4619      	mov	r1, r3
 8006414:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006416:	f000 f8e8 	bl	80065ea <USBH_GetNextDesc>
 800641a:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	785b      	ldrb	r3, [r3, #1]
 8006420:	2b04      	cmp	r3, #4
 8006422:	d146      	bne.n	80064b2 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006424:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006428:	221a      	movs	r2, #26
 800642a:	fb02 f303 	mul.w	r3, r2, r3
 800642e:	3308      	adds	r3, #8
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	4413      	add	r3, r2
 8006434:	3302      	adds	r3, #2
 8006436:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8006438:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800643a:	69f8      	ldr	r0, [r7, #28]
 800643c:	f000 f846 	bl	80064cc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006446:	2300      	movs	r3, #0
 8006448:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800644a:	e022      	b.n	8006492 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800644c:	f107 0316 	add.w	r3, r7, #22
 8006450:	4619      	mov	r1, r3
 8006452:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006454:	f000 f8c9 	bl	80065ea <USBH_GetNextDesc>
 8006458:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800645a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645c:	785b      	ldrb	r3, [r3, #1]
 800645e:	2b05      	cmp	r3, #5
 8006460:	d117      	bne.n	8006492 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006462:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006466:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800646a:	3201      	adds	r2, #1
 800646c:	00d2      	lsls	r2, r2, #3
 800646e:	211a      	movs	r1, #26
 8006470:	fb01 f303 	mul.w	r3, r1, r3
 8006474:	4413      	add	r3, r2
 8006476:	3308      	adds	r3, #8
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4413      	add	r3, r2
 800647c:	3304      	adds	r3, #4
 800647e:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8006480:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006482:	69b8      	ldr	r0, [r7, #24]
 8006484:	f000 f851 	bl	800652a <USBH_ParseEPDesc>
            ep_ix++;
 8006488:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800648c:	3301      	adds	r3, #1
 800648e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	791b      	ldrb	r3, [r3, #4]
 8006496:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800649a:	429a      	cmp	r2, r3
 800649c:	d204      	bcs.n	80064a8 <USBH_ParseCfgDesc+0x120>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	885a      	ldrh	r2, [r3, #2]
 80064a2:	8afb      	ldrh	r3, [r7, #22]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d8d1      	bhi.n	800644c <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80064a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064ac:	3301      	adds	r3, #1
 80064ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80064b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d804      	bhi.n	80064c4 <USBH_ParseCfgDesc+0x13c>
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	885a      	ldrh	r2, [r3, #2]
 80064be:	8afb      	ldrh	r3, [r7, #22]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d8a4      	bhi.n	800640e <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 80064c4:	bf00      	nop
 80064c6:	3728      	adds	r7, #40	; 0x28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781a      	ldrb	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	785a      	ldrb	r2, [r3, #1]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	789a      	ldrb	r2, [r3, #2]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	78da      	ldrb	r2, [r3, #3]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	791a      	ldrb	r2, [r3, #4]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	795a      	ldrb	r2, [r3, #5]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	799a      	ldrb	r2, [r3, #6]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	79da      	ldrb	r2, [r3, #7]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	7a1a      	ldrb	r2, [r3, #8]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	721a      	strb	r2, [r3, #8]
}
 800651e:	bf00      	nop
 8006520:	370c      	adds	r7, #12
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr

0800652a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800652a:	b480      	push	{r7}
 800652c:	b083      	sub	sp, #12
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	781a      	ldrb	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	785a      	ldrb	r2, [r3, #1]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	789a      	ldrb	r2, [r3, #2]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	78da      	ldrb	r2, [r3, #3]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	3304      	adds	r3, #4
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	b29a      	uxth	r2, r3
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	3305      	adds	r3, #5
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	b29b      	uxth	r3, r3
 8006564:	021b      	lsls	r3, r3, #8
 8006566:	b29b      	uxth	r3, r3
 8006568:	4313      	orrs	r3, r2
 800656a:	b29a      	uxth	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	799a      	ldrb	r2, [r3, #6]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	719a      	strb	r2, [r3, #6]
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8006584:	b480      	push	{r7}
 8006586:	b087      	sub	sp, #28
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	4613      	mov	r3, r2
 8006590:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	3301      	adds	r3, #1
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	2b03      	cmp	r3, #3
 800659a:	d120      	bne.n	80065de <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	1e9a      	subs	r2, r3, #2
 80065a2:	88fb      	ldrh	r3, [r7, #6]
 80065a4:	4293      	cmp	r3, r2
 80065a6:	bf28      	it	cs
 80065a8:	4613      	movcs	r3, r2
 80065aa:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	3302      	adds	r3, #2
 80065b0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80065b2:	2300      	movs	r3, #0
 80065b4:	82fb      	strh	r3, [r7, #22]
 80065b6:	e00b      	b.n	80065d0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80065b8:	8afb      	ldrh	r3, [r7, #22]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4413      	add	r3, r2
 80065be:	781a      	ldrb	r2, [r3, #0]
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	3301      	adds	r3, #1
 80065c8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80065ca:	8afb      	ldrh	r3, [r7, #22]
 80065cc:	3302      	adds	r3, #2
 80065ce:	82fb      	strh	r3, [r7, #22]
 80065d0:	8afa      	ldrh	r2, [r7, #22]
 80065d2:	8abb      	ldrh	r3, [r7, #20]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d3ef      	bcc.n	80065b8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2200      	movs	r2, #0
 80065dc:	701a      	strb	r2, [r3, #0]
  }
}
 80065de:	bf00      	nop
 80065e0:	371c      	adds	r7, #28
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b085      	sub	sp, #20
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	881a      	ldrh	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	4413      	add	r3, r2
 8006600:	b29a      	uxth	r2, r3
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4413      	add	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]

  return(pnext);
 8006612:	68fb      	ldr	r3, [r7, #12]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3714      	adds	r7, #20
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	4613      	mov	r3, r2
 800662c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800662e:	2301      	movs	r3, #1
 8006630:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	789b      	ldrb	r3, [r3, #2]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d002      	beq.n	8006640 <USBH_CtlReq+0x20>
 800663a:	2b02      	cmp	r3, #2
 800663c:	d00f      	beq.n	800665e <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800663e:	e034      	b.n	80066aa <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	88fa      	ldrh	r2, [r7, #6]
 800664a:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2201      	movs	r2, #1
 8006650:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2202      	movs	r2, #2
 8006656:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8006658:	2301      	movs	r3, #1
 800665a:	75fb      	strb	r3, [r7, #23]
    break;
 800665c:	e025      	b.n	80066aa <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 f828 	bl	80066b4 <USBH_HandleControl>
 8006664:	4603      	mov	r3, r0
 8006666:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8006668:	7dfb      	ldrb	r3, [r7, #23]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d108      	bne.n	8006680 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800667a:	2300      	movs	r3, #0
 800667c:	75fb      	strb	r3, [r7, #23]
    break;
 800667e:	e013      	b.n	80066a8 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8006680:	7dfb      	ldrb	r3, [r7, #23]
 8006682:	2b03      	cmp	r3, #3
 8006684:	d108      	bne.n	8006698 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2201      	movs	r2, #1
 800668a:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006692:	2303      	movs	r3, #3
 8006694:	75fb      	strb	r3, [r7, #23]
    break;
 8006696:	e007      	b.n	80066a8 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8006698:	7dfb      	ldrb	r3, [r7, #23]
 800669a:	2b02      	cmp	r3, #2
 800669c:	d104      	bne.n	80066a8 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2201      	movs	r2, #1
 80066a2:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 80066a4:	2302      	movs	r3, #2
 80066a6:	75fb      	strb	r3, [r7, #23]
    break;
 80066a8:	bf00      	nop
  }
  return status;
 80066aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3718      	adds	r7, #24
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80066bc:	2301      	movs	r3, #1
 80066be:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80066c0:	2300      	movs	r3, #0
 80066c2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	7e1b      	ldrb	r3, [r3, #24]
 80066c8:	3b01      	subs	r3, #1
 80066ca:	2b0a      	cmp	r3, #10
 80066cc:	f200 814c 	bhi.w	8006968 <USBH_HandleControl+0x2b4>
 80066d0:	a201      	add	r2, pc, #4	; (adr r2, 80066d8 <USBH_HandleControl+0x24>)
 80066d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d6:	bf00      	nop
 80066d8:	08006705 	.word	0x08006705
 80066dc:	0800671f 	.word	0x0800671f
 80066e0:	08006789 	.word	0x08006789
 80066e4:	080067af 	.word	0x080067af
 80066e8:	080067e7 	.word	0x080067e7
 80066ec:	08006813 	.word	0x08006813
 80066f0:	08006865 	.word	0x08006865
 80066f4:	08006887 	.word	0x08006887
 80066f8:	080068c3 	.word	0x080068c3
 80066fc:	080068eb 	.word	0x080068eb
 8006700:	08006929 	.word	0x08006929
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f103 0110 	add.w	r1, r3, #16
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	795b      	ldrb	r3, [r3, #5]
 800670e:	461a      	mov	r2, r3
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 f939 	bl	8006988 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2202      	movs	r2, #2
 800671a:	761a      	strb	r2, [r3, #24]
    break;
 800671c:	e12f      	b.n	800697e <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	795b      	ldrb	r3, [r3, #5]
 8006722:	4619      	mov	r1, r3
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f001 f8bd 	bl	80078a4 <USBH_LL_GetURBState>
 800672a:	4603      	mov	r3, r0
 800672c:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800672e:	7bbb      	ldrb	r3, [r7, #14]
 8006730:	2b01      	cmp	r3, #1
 8006732:	d11e      	bne.n	8006772 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	7c1b      	ldrb	r3, [r3, #16]
 8006738:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800673c:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	8adb      	ldrh	r3, [r3, #22]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00a      	beq.n	800675c <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8006746:	7b7b      	ldrb	r3, [r7, #13]
 8006748:	2b80      	cmp	r3, #128	; 0x80
 800674a:	d103      	bne.n	8006754 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2203      	movs	r2, #3
 8006750:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006752:	e10b      	b.n	800696c <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2205      	movs	r2, #5
 8006758:	761a      	strb	r2, [r3, #24]
    break;
 800675a:	e107      	b.n	800696c <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800675c:	7b7b      	ldrb	r3, [r7, #13]
 800675e:	2b80      	cmp	r3, #128	; 0x80
 8006760:	d103      	bne.n	800676a <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2209      	movs	r2, #9
 8006766:	761a      	strb	r2, [r3, #24]
    break;
 8006768:	e100      	b.n	800696c <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2207      	movs	r2, #7
 800676e:	761a      	strb	r2, [r3, #24]
    break;
 8006770:	e0fc      	b.n	800696c <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006772:	7bbb      	ldrb	r3, [r7, #14]
 8006774:	2b04      	cmp	r3, #4
 8006776:	d003      	beq.n	8006780 <USBH_HandleControl+0xcc>
 8006778:	7bbb      	ldrb	r3, [r7, #14]
 800677a:	2b02      	cmp	r3, #2
 800677c:	f040 80f6 	bne.w	800696c <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	220b      	movs	r2, #11
 8006784:	761a      	strb	r2, [r3, #24]
    break;
 8006786:	e0f1      	b.n	800696c <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800678e:	b29a      	uxth	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6899      	ldr	r1, [r3, #8]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	899a      	ldrh	r2, [r3, #12]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	791b      	ldrb	r3, [r3, #4]
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f930 	bl	8006a06 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2204      	movs	r2, #4
 80067aa:	761a      	strb	r2, [r3, #24]
    break;
 80067ac:	e0e7      	b.n	800697e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	791b      	ldrb	r3, [r3, #4]
 80067b2:	4619      	mov	r1, r3
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f001 f875 	bl	80078a4 <USBH_LL_GetURBState>
 80067ba:	4603      	mov	r3, r0
 80067bc:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 80067be:	7bbb      	ldrb	r3, [r7, #14]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d102      	bne.n	80067ca <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2209      	movs	r2, #9
 80067c8:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 80067ca:	7bbb      	ldrb	r3, [r7, #14]
 80067cc:	2b05      	cmp	r3, #5
 80067ce:	d102      	bne.n	80067d6 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 80067d0:	2303      	movs	r3, #3
 80067d2:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80067d4:	e0cc      	b.n	8006970 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 80067d6:	7bbb      	ldrb	r3, [r7, #14]
 80067d8:	2b04      	cmp	r3, #4
 80067da:	f040 80c9 	bne.w	8006970 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	220b      	movs	r2, #11
 80067e2:	761a      	strb	r2, [r3, #24]
    break;
 80067e4:	e0c4      	b.n	8006970 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6899      	ldr	r1, [r3, #8]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	899a      	ldrh	r2, [r3, #12]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	7958      	ldrb	r0, [r3, #5]
 80067f2:	2301      	movs	r3, #1
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	4603      	mov	r3, r0
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f8df 	bl	80069bc <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006804:	b29a      	uxth	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2206      	movs	r2, #6
 800680e:	761a      	strb	r2, [r3, #24]
    break;
 8006810:	e0b5      	b.n	800697e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	795b      	ldrb	r3, [r3, #5]
 8006816:	4619      	mov	r1, r3
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f001 f843 	bl	80078a4 <USBH_LL_GetURBState>
 800681e:	4603      	mov	r3, r0
 8006820:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8006822:	7bbb      	ldrb	r3, [r7, #14]
 8006824:	2b01      	cmp	r3, #1
 8006826:	d103      	bne.n	8006830 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2207      	movs	r2, #7
 800682c:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800682e:	e0a1      	b.n	8006974 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8006830:	7bbb      	ldrb	r3, [r7, #14]
 8006832:	2b05      	cmp	r3, #5
 8006834:	d105      	bne.n	8006842 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	220c      	movs	r2, #12
 800683a:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800683c:	2303      	movs	r3, #3
 800683e:	73fb      	strb	r3, [r7, #15]
    break;
 8006840:	e098      	b.n	8006974 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8006842:	7bbb      	ldrb	r3, [r7, #14]
 8006844:	2b02      	cmp	r3, #2
 8006846:	d103      	bne.n	8006850 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2205      	movs	r2, #5
 800684c:	761a      	strb	r2, [r3, #24]
    break;
 800684e:	e091      	b.n	8006974 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8006850:	7bbb      	ldrb	r3, [r7, #14]
 8006852:	2b04      	cmp	r3, #4
 8006854:	f040 808e 	bne.w	8006974 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	220b      	movs	r2, #11
 800685c:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800685e:	2302      	movs	r3, #2
 8006860:	73fb      	strb	r3, [r7, #15]
    break;
 8006862:	e087      	b.n	8006974 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	791b      	ldrb	r3, [r3, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	2100      	movs	r1, #0
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f8ca 	bl	8006a06 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006878:	b29a      	uxth	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2208      	movs	r2, #8
 8006882:	761a      	strb	r2, [r3, #24]

    break;
 8006884:	e07b      	b.n	800697e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	791b      	ldrb	r3, [r3, #4]
 800688a:	4619      	mov	r1, r3
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f001 f809 	bl	80078a4 <USBH_LL_GetURBState>
 8006892:	4603      	mov	r3, r0
 8006894:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8006896:	7bbb      	ldrb	r3, [r7, #14]
 8006898:	2b01      	cmp	r3, #1
 800689a:	d105      	bne.n	80068a8 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	220d      	movs	r2, #13
 80068a0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80068a2:	2300      	movs	r3, #0
 80068a4:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80068a6:	e067      	b.n	8006978 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 80068a8:	7bbb      	ldrb	r3, [r7, #14]
 80068aa:	2b04      	cmp	r3, #4
 80068ac:	d103      	bne.n	80068b6 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	220b      	movs	r2, #11
 80068b2:	761a      	strb	r2, [r3, #24]
    break;
 80068b4:	e060      	b.n	8006978 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 80068b6:	7bbb      	ldrb	r3, [r7, #14]
 80068b8:	2b05      	cmp	r3, #5
 80068ba:	d15d      	bne.n	8006978 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 80068bc:	2303      	movs	r3, #3
 80068be:	73fb      	strb	r3, [r7, #15]
    break;
 80068c0:	e05a      	b.n	8006978 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	795a      	ldrb	r2, [r3, #5]
 80068c6:	2301      	movs	r3, #1
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	4613      	mov	r3, r2
 80068cc:	2200      	movs	r2, #0
 80068ce:	2100      	movs	r1, #0
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f873 	bl	80069bc <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80068dc:	b29a      	uxth	r2, r3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	220a      	movs	r2, #10
 80068e6:	761a      	strb	r2, [r3, #24]
    break;
 80068e8:	e049      	b.n	800697e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	795b      	ldrb	r3, [r3, #5]
 80068ee:	4619      	mov	r1, r3
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 ffd7 	bl	80078a4 <USBH_LL_GetURBState>
 80068f6:	4603      	mov	r3, r0
 80068f8:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 80068fa:	7bbb      	ldrb	r3, [r7, #14]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d105      	bne.n	800690c <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8006900:	2300      	movs	r3, #0
 8006902:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	220d      	movs	r2, #13
 8006908:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800690a:	e037      	b.n	800697c <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800690c:	7bbb      	ldrb	r3, [r7, #14]
 800690e:	2b02      	cmp	r3, #2
 8006910:	d103      	bne.n	800691a <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2209      	movs	r2, #9
 8006916:	761a      	strb	r2, [r3, #24]
    break;
 8006918:	e030      	b.n	800697c <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800691a:	7bbb      	ldrb	r3, [r7, #14]
 800691c:	2b04      	cmp	r3, #4
 800691e:	d12d      	bne.n	800697c <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	220b      	movs	r2, #11
 8006924:	761a      	strb	r2, [r3, #24]
    break;
 8006926:	e029      	b.n	800697c <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	7e5b      	ldrb	r3, [r3, #25]
 800692c:	3301      	adds	r3, #1
 800692e:	b2da      	uxtb	r2, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	765a      	strb	r2, [r3, #25]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	7e5b      	ldrb	r3, [r3, #25]
 8006938:	2b02      	cmp	r3, #2
 800693a:	d809      	bhi.n	8006950 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 fec4 	bl	80076ca <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800694e:	e016      	b.n	800697e <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006956:	2106      	movs	r1, #6
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8006962:	2302      	movs	r3, #2
 8006964:	73fb      	strb	r3, [r7, #15]
    break;
 8006966:	e00a      	b.n	800697e <USBH_HandleControl+0x2ca>

  default:
    break;
 8006968:	bf00      	nop
 800696a:	e008      	b.n	800697e <USBH_HandleControl+0x2ca>
    break;
 800696c:	bf00      	nop
 800696e:	e006      	b.n	800697e <USBH_HandleControl+0x2ca>
    break;
 8006970:	bf00      	nop
 8006972:	e004      	b.n	800697e <USBH_HandleControl+0x2ca>
    break;
 8006974:	bf00      	nop
 8006976:	e002      	b.n	800697e <USBH_HandleControl+0x2ca>
    break;
 8006978:	bf00      	nop
 800697a:	e000      	b.n	800697e <USBH_HandleControl+0x2ca>
    break;
 800697c:	bf00      	nop
  }
  return status;
 800697e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006980:	4618      	mov	r0, r3
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b088      	sub	sp, #32
 800698c:	af04      	add	r7, sp, #16
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	4613      	mov	r3, r2
 8006994:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006996:	79f9      	ldrb	r1, [r7, #7]
 8006998:	2300      	movs	r3, #0
 800699a:	9303      	str	r3, [sp, #12]
 800699c:	2308      	movs	r3, #8
 800699e:	9302      	str	r3, [sp, #8]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	9301      	str	r3, [sp, #4]
 80069a4:	2300      	movs	r3, #0
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	2300      	movs	r3, #0
 80069aa:	2200      	movs	r2, #0
 80069ac:	68f8      	ldr	r0, [r7, #12]
 80069ae:	f000 ff48 	bl	8007842 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80069b2:	2300      	movs	r3, #0
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b088      	sub	sp, #32
 80069c0:	af04      	add	r7, sp, #16
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	4611      	mov	r1, r2
 80069c8:	461a      	mov	r2, r3
 80069ca:	460b      	mov	r3, r1
 80069cc:	80fb      	strh	r3, [r7, #6]
 80069ce:	4613      	mov	r3, r2
 80069d0:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d001      	beq.n	80069e0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80069dc:	2300      	movs	r3, #0
 80069de:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80069e0:	7979      	ldrb	r1, [r7, #5]
 80069e2:	7e3b      	ldrb	r3, [r7, #24]
 80069e4:	9303      	str	r3, [sp, #12]
 80069e6:	88fb      	ldrh	r3, [r7, #6]
 80069e8:	9302      	str	r3, [sp, #8]
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	9301      	str	r3, [sp, #4]
 80069ee:	2301      	movs	r3, #1
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	2300      	movs	r3, #0
 80069f4:	2200      	movs	r2, #0
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f000 ff23 	bl	8007842 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b088      	sub	sp, #32
 8006a0a:	af04      	add	r7, sp, #16
 8006a0c:	60f8      	str	r0, [r7, #12]
 8006a0e:	60b9      	str	r1, [r7, #8]
 8006a10:	4611      	mov	r1, r2
 8006a12:	461a      	mov	r2, r3
 8006a14:	460b      	mov	r3, r1
 8006a16:	80fb      	strh	r3, [r7, #6]
 8006a18:	4613      	mov	r3, r2
 8006a1a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006a1c:	7979      	ldrb	r1, [r7, #5]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	9303      	str	r3, [sp, #12]
 8006a22:	88fb      	ldrh	r3, [r7, #6]
 8006a24:	9302      	str	r3, [sp, #8]
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	9301      	str	r3, [sp, #4]
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	2201      	movs	r2, #1
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f000 ff05 	bl	8007842 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006a38:	2300      	movs	r3, #0

}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b088      	sub	sp, #32
 8006a46:	af04      	add	r7, sp, #16
 8006a48:	60f8      	str	r0, [r7, #12]
 8006a4a:	60b9      	str	r1, [r7, #8]
 8006a4c:	4611      	mov	r1, r2
 8006a4e:	461a      	mov	r2, r3
 8006a50:	460b      	mov	r3, r1
 8006a52:	80fb      	strh	r3, [r7, #6]
 8006a54:	4613      	mov	r3, r2
 8006a56:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006a66:	7979      	ldrb	r1, [r7, #5]
 8006a68:	7e3b      	ldrb	r3, [r7, #24]
 8006a6a:	9303      	str	r3, [sp, #12]
 8006a6c:	88fb      	ldrh	r3, [r7, #6]
 8006a6e:	9302      	str	r3, [sp, #8]
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	9301      	str	r3, [sp, #4]
 8006a74:	2301      	movs	r3, #1
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	2302      	movs	r3, #2
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 fee0 	bl	8007842 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3710      	adds	r7, #16
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b088      	sub	sp, #32
 8006a90:	af04      	add	r7, sp, #16
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	4611      	mov	r1, r2
 8006a98:	461a      	mov	r2, r3
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	80fb      	strh	r3, [r7, #6]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006aa2:	7979      	ldrb	r1, [r7, #5]
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	9303      	str	r3, [sp, #12]
 8006aa8:	88fb      	ldrh	r3, [r7, #6]
 8006aaa:	9302      	str	r3, [sp, #8]
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 fec2 	bl	8007842 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3710      	adds	r7, #16
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af04      	add	r7, sp, #16
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	4608      	mov	r0, r1
 8006ad2:	4611      	mov	r1, r2
 8006ad4:	461a      	mov	r2, r3
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	70fb      	strb	r3, [r7, #3]
 8006ada:	460b      	mov	r3, r1
 8006adc:	70bb      	strb	r3, [r7, #2]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8006ae2:	7878      	ldrb	r0, [r7, #1]
 8006ae4:	78ba      	ldrb	r2, [r7, #2]
 8006ae6:	78f9      	ldrb	r1, [r7, #3]
 8006ae8:	8b3b      	ldrh	r3, [r7, #24]
 8006aea:	9302      	str	r3, [sp, #8]
 8006aec:	7d3b      	ldrb	r3, [r7, #20]
 8006aee:	9301      	str	r3, [sp, #4]
 8006af0:	7c3b      	ldrb	r3, [r7, #16]
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	4603      	mov	r3, r0
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 fe55 	bl	80077a6 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8006afc:	2300      	movs	r3, #0

}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3708      	adds	r7, #8
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b082      	sub	sp, #8
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
 8006b0e:	460b      	mov	r3, r1
 8006b10:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8006b12:	78fb      	ldrb	r3, [r7, #3]
 8006b14:	4619      	mov	r1, r3
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 fe74 	bl	8007804 <USBH_LL_ClosePipe>

  return USBH_OK;
 8006b1c:	2300      	movs	r3, #0

}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3708      	adds	r7, #8
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8006b26:	b580      	push	{r7, lr}
 8006b28:	b084      	sub	sp, #16
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
 8006b2e:	460b      	mov	r3, r1
 8006b30:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f831 	bl	8006b9a <USBH_GetFreePipe>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8006b3c:	89fb      	ldrh	r3, [r7, #14]
 8006b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d007      	beq.n	8006b56 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8006b46:	78fb      	ldrb	r3, [r7, #3]
 8006b48:	89fa      	ldrh	r2, [r7, #14]
 8006b4a:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	32e0      	adds	r2, #224	; 0xe0
 8006b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8006b56:	89fb      	ldrh	r3, [r7, #14]
 8006b58:	b2db      	uxtb	r3, r3
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8006b6e:	78fb      	ldrb	r3, [r7, #3]
 8006b70:	2b0a      	cmp	r3, #10
 8006b72:	d80b      	bhi.n	8006b8c <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8006b74:	78fa      	ldrb	r2, [r7, #3]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	32e0      	adds	r2, #224	; 0xe0
 8006b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b7e:	78fa      	ldrb	r2, [r7, #3]
 8006b80:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	32e0      	adds	r2, #224	; 0xe0
 8006b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	73fb      	strb	r3, [r7, #15]
 8006baa:	e00e      	b.n	8006bca <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8006bac:	7bfa      	ldrb	r2, [r7, #15]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	32e0      	adds	r2, #224	; 0xe0
 8006bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d102      	bne.n	8006bc4 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8006bbe:	7bfb      	ldrb	r3, [r7, #15]
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	e007      	b.n	8006bd4 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8006bc4:	7bfb      	ldrb	r3, [r7, #15]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	73fb      	strb	r3, [r7, #15]
 8006bca:	7bfb      	ldrb	r3, [r7, #15]
 8006bcc:	2b0a      	cmp	r3, #10
 8006bce:	d9ed      	bls.n	8006bac <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8006bd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3714      	adds	r7, #20
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006be6:	f7f9 fc6f 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006bea:	f000 f82d 	bl	8006c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006bee:	f000 f941 	bl	8006e74 <MX_GPIO_Init>
  MX_I2C1_Init();
 8006bf2:	f000 f8ab 	bl	8006d4c <MX_I2C1_Init>
  MX_I2S3_Init();
 8006bf6:	f000 f8d7 	bl	8006da8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8006bfa:	f000 f905 	bl	8006e08 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8006bfe:	f000 fbf9 	bl	80073f4 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8006c02:	f000 fc1d 	bl	8007440 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
	    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) {
 8006c06:	2101      	movs	r1, #1
 8006c08:	480b      	ldr	r0, [pc, #44]	; (8006c38 <main+0x58>)
 8006c0a:	f7f9 ff9d 	bl	8000b48 <HAL_GPIO_ReadPin>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d0f6      	beq.n	8006c02 <main+0x22>
	    	HAL_Delay(200);
 8006c14:	20c8      	movs	r0, #200	; 0xc8
 8006c16:	f7f9 fcc9 	bl	80005ac <HAL_Delay>
	    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8006c1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c1e:	4807      	ldr	r0, [pc, #28]	; (8006c3c <main+0x5c>)
 8006c20:	f7f9 ffc3 	bl	8000baa <HAL_GPIO_TogglePin>
	    	HAL_I2C_Master_Transmit(&hi2c1, 0, "A", 1, HAL_MAX_DELAY);
 8006c24:	f04f 33ff 	mov.w	r3, #4294967295
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	4a04      	ldr	r2, [pc, #16]	; (8006c40 <main+0x60>)
 8006c2e:	2100      	movs	r1, #0
 8006c30:	4804      	ldr	r0, [pc, #16]	; (8006c44 <main+0x64>)
 8006c32:	f7fb fd65 	bl	8002700 <HAL_I2C_Master_Transmit>
    MX_USB_HOST_Process();
 8006c36:	e7e4      	b.n	8006c02 <main+0x22>
 8006c38:	40020000 	.word	0x40020000
 8006c3c:	40020c00 	.word	0x40020c00
 8006c40:	08007c6c 	.word	0x08007c6c
 8006c44:	200000c4 	.word	0x200000c4

08006c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b098      	sub	sp, #96	; 0x60
 8006c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c52:	2230      	movs	r2, #48	; 0x30
 8006c54:	2100      	movs	r1, #0
 8006c56:	4618      	mov	r0, r3
 8006c58:	f000 ff38 	bl	8007acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c5c:	f107 031c 	add.w	r3, r7, #28
 8006c60:	2200      	movs	r2, #0
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	605a      	str	r2, [r3, #4]
 8006c66:	609a      	str	r2, [r3, #8]
 8006c68:	60da      	str	r2, [r3, #12]
 8006c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006c6c:	f107 030c 	add.w	r3, r7, #12
 8006c70:	2200      	movs	r2, #0
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	605a      	str	r2, [r3, #4]
 8006c76:	609a      	str	r2, [r3, #8]
 8006c78:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60bb      	str	r3, [r7, #8]
 8006c7e:	4b31      	ldr	r3, [pc, #196]	; (8006d44 <SystemClock_Config+0xfc>)
 8006c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c82:	4a30      	ldr	r2, [pc, #192]	; (8006d44 <SystemClock_Config+0xfc>)
 8006c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c88:	6413      	str	r3, [r2, #64]	; 0x40
 8006c8a:	4b2e      	ldr	r3, [pc, #184]	; (8006d44 <SystemClock_Config+0xfc>)
 8006c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c92:	60bb      	str	r3, [r7, #8]
 8006c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c96:	2300      	movs	r3, #0
 8006c98:	607b      	str	r3, [r7, #4]
 8006c9a:	4b2b      	ldr	r3, [pc, #172]	; (8006d48 <SystemClock_Config+0x100>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a2a      	ldr	r2, [pc, #168]	; (8006d48 <SystemClock_Config+0x100>)
 8006ca0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	4b28      	ldr	r3, [pc, #160]	; (8006d48 <SystemClock_Config+0x100>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006cae:	607b      	str	r3, [r7, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006cb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006cc0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006cc6:	2308      	movs	r3, #8
 8006cc8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8006cca:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006cce:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8006cd4:	2307      	movs	r3, #7
 8006cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006cd8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7fc fcab 	bl	8003638 <HAL_RCC_OscConfig>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8006ce8:	f000 f9c2 	bl	8007070 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006cec:	230f      	movs	r3, #15
 8006cee:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006cf8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006cfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d02:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006d04:	f107 031c 	add.w	r3, r7, #28
 8006d08:	2105      	movs	r1, #5
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fc fed6 	bl	8003abc <HAL_RCC_ClockConfig>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d001      	beq.n	8006d1a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8006d16:	f000 f9ab 	bl	8007070 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8006d1e:	23c0      	movs	r3, #192	; 0xc0
 8006d20:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8006d22:	2302      	movs	r3, #2
 8006d24:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006d26:	f107 030c 	add.w	r3, r7, #12
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fd f8a0 	bl	8003e70 <HAL_RCCEx_PeriphCLKConfig>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8006d36:	f000 f99b 	bl	8007070 <Error_Handler>
  }
}
 8006d3a:	bf00      	nop
 8006d3c:	3760      	adds	r7, #96	; 0x60
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	40023800 	.word	0x40023800
 8006d48:	40007000 	.word	0x40007000

08006d4c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006d50:	4b12      	ldr	r3, [pc, #72]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d52:	4a13      	ldr	r2, [pc, #76]	; (8006da0 <MX_I2C1_Init+0x54>)
 8006d54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006d56:	4b11      	ldr	r3, [pc, #68]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d58:	4a12      	ldr	r2, [pc, #72]	; (8006da4 <MX_I2C1_Init+0x58>)
 8006d5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006d5c:	4b0f      	ldr	r3, [pc, #60]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006d62:	4b0e      	ldr	r3, [pc, #56]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006d68:	4b0c      	ldr	r3, [pc, #48]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006d6e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006d70:	4b0a      	ldr	r3, [pc, #40]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006d76:	4b09      	ldr	r3, [pc, #36]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006d7c:	4b07      	ldr	r3, [pc, #28]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d7e:	2200      	movs	r2, #0
 8006d80:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006d82:	4b06      	ldr	r3, [pc, #24]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006d88:	4804      	ldr	r0, [pc, #16]	; (8006d9c <MX_I2C1_Init+0x50>)
 8006d8a:	f7fb fb91 	bl	80024b0 <HAL_I2C_Init>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006d94:	f000 f96c 	bl	8007070 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006d98:	bf00      	nop
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	200000c4 	.word	0x200000c4
 8006da0:	40005400 	.word	0x40005400
 8006da4:	000186a0 	.word	0x000186a0

08006da8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8006dac:	4b13      	ldr	r3, [pc, #76]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006dae:	4a14      	ldr	r2, [pc, #80]	; (8006e00 <MX_I2S3_Init+0x58>)
 8006db0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8006db2:	4b12      	ldr	r3, [pc, #72]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006db4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006db8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8006dba:	4b10      	ldr	r3, [pc, #64]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8006dc0:	4b0e      	ldr	r3, [pc, #56]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8006dc6:	4b0d      	ldr	r3, [pc, #52]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dcc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8006dce:	4b0b      	ldr	r3, [pc, #44]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006dd0:	4a0c      	ldr	r2, [pc, #48]	; (8006e04 <MX_I2S3_Init+0x5c>)
 8006dd2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8006dd4:	4b09      	ldr	r3, [pc, #36]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8006dda:	4b08      	ldr	r3, [pc, #32]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8006de0:	4b06      	ldr	r3, [pc, #24]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006de2:	2200      	movs	r2, #0
 8006de4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8006de6:	4805      	ldr	r0, [pc, #20]	; (8006dfc <MX_I2S3_Init+0x54>)
 8006de8:	f7fb ff86 	bl	8002cf8 <HAL_I2S_Init>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d001      	beq.n	8006df6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8006df2:	f000 f93d 	bl	8007070 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8006df6:	bf00      	nop
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	20000170 	.word	0x20000170
 8006e00:	40003c00 	.word	0x40003c00
 8006e04:	00017700 	.word	0x00017700

08006e08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8006e0c:	4b17      	ldr	r3, [pc, #92]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e0e:	4a18      	ldr	r2, [pc, #96]	; (8006e70 <MX_SPI1_Init+0x68>)
 8006e10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006e12:	4b16      	ldr	r3, [pc, #88]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006e18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006e1a:	4b14      	ldr	r3, [pc, #80]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006e20:	4b12      	ldr	r3, [pc, #72]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e26:	4b11      	ldr	r3, [pc, #68]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e28:	2200      	movs	r2, #0
 8006e2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006e2c:	4b0f      	ldr	r3, [pc, #60]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e2e:	2200      	movs	r2, #0
 8006e30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006e32:	4b0e      	ldr	r3, [pc, #56]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e3a:	4b0c      	ldr	r3, [pc, #48]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006e40:	4b0a      	ldr	r3, [pc, #40]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006e46:	4b09      	ldr	r3, [pc, #36]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e4c:	4b07      	ldr	r3, [pc, #28]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e4e:	2200      	movs	r2, #0
 8006e50:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006e52:	4b06      	ldr	r3, [pc, #24]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e54:	220a      	movs	r2, #10
 8006e56:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006e58:	4804      	ldr	r0, [pc, #16]	; (8006e6c <MX_SPI1_Init+0x64>)
 8006e5a:	f7fd f947 	bl	80040ec <HAL_SPI_Init>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d001      	beq.n	8006e68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006e64:	f000 f904 	bl	8007070 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006e68:	bf00      	nop
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	20000118 	.word	0x20000118
 8006e70:	40013000 	.word	0x40013000

08006e74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08c      	sub	sp, #48	; 0x30
 8006e78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e7a:	f107 031c 	add.w	r3, r7, #28
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]
 8006e82:	605a      	str	r2, [r3, #4]
 8006e84:	609a      	str	r2, [r3, #8]
 8006e86:	60da      	str	r2, [r3, #12]
 8006e88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	4b71      	ldr	r3, [pc, #452]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e92:	4a70      	ldr	r2, [pc, #448]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006e94:	f043 0310 	orr.w	r3, r3, #16
 8006e98:	6313      	str	r3, [r2, #48]	; 0x30
 8006e9a:	4b6e      	ldr	r3, [pc, #440]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e9e:	f003 0310 	and.w	r3, r3, #16
 8006ea2:	61bb      	str	r3, [r7, #24]
 8006ea4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
 8006eaa:	4b6a      	ldr	r3, [pc, #424]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eae:	4a69      	ldr	r2, [pc, #420]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006eb0:	f043 0304 	orr.w	r3, r3, #4
 8006eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8006eb6:	4b67      	ldr	r3, [pc, #412]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	617b      	str	r3, [r7, #20]
 8006ec0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	4b63      	ldr	r3, [pc, #396]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eca:	4a62      	ldr	r2, [pc, #392]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ed2:	4b60      	ldr	r3, [pc, #384]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eda:	613b      	str	r3, [r7, #16]
 8006edc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ede:	2300      	movs	r3, #0
 8006ee0:	60fb      	str	r3, [r7, #12]
 8006ee2:	4b5c      	ldr	r3, [pc, #368]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee6:	4a5b      	ldr	r2, [pc, #364]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006ee8:	f043 0301 	orr.w	r3, r3, #1
 8006eec:	6313      	str	r3, [r2, #48]	; 0x30
 8006eee:	4b59      	ldr	r3, [pc, #356]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	60fb      	str	r3, [r7, #12]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006efa:	2300      	movs	r3, #0
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	4b55      	ldr	r3, [pc, #340]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f02:	4a54      	ldr	r2, [pc, #336]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006f04:	f043 0302 	orr.w	r3, r3, #2
 8006f08:	6313      	str	r3, [r2, #48]	; 0x30
 8006f0a:	4b52      	ldr	r3, [pc, #328]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	60bb      	str	r3, [r7, #8]
 8006f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006f16:	2300      	movs	r3, #0
 8006f18:	607b      	str	r3, [r7, #4]
 8006f1a:	4b4e      	ldr	r3, [pc, #312]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f1e:	4a4d      	ldr	r2, [pc, #308]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006f20:	f043 0308 	orr.w	r3, r3, #8
 8006f24:	6313      	str	r3, [r2, #48]	; 0x30
 8006f26:	4b4b      	ldr	r3, [pc, #300]	; (8007054 <MX_GPIO_Init+0x1e0>)
 8006f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f2a:	f003 0308 	and.w	r3, r3, #8
 8006f2e:	607b      	str	r3, [r7, #4]
 8006f30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8006f32:	2200      	movs	r2, #0
 8006f34:	2108      	movs	r1, #8
 8006f36:	4848      	ldr	r0, [pc, #288]	; (8007058 <MX_GPIO_Init+0x1e4>)
 8006f38:	f7f9 fe1e 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	2101      	movs	r1, #1
 8006f40:	4846      	ldr	r0, [pc, #280]	; (800705c <MX_GPIO_Init+0x1e8>)
 8006f42:	f7f9 fe19 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006f46:	2200      	movs	r2, #0
 8006f48:	f24f 0110 	movw	r1, #61456	; 0xf010
 8006f4c:	4844      	ldr	r0, [pc, #272]	; (8007060 <MX_GPIO_Init+0x1ec>)
 8006f4e:	f7f9 fe13 	bl	8000b78 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8006f52:	2308      	movs	r3, #8
 8006f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f56:	2301      	movs	r3, #1
 8006f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8006f62:	f107 031c 	add.w	r3, r7, #28
 8006f66:	4619      	mov	r1, r3
 8006f68:	483b      	ldr	r0, [pc, #236]	; (8007058 <MX_GPIO_Init+0x1e4>)
 8006f6a:	f7f9 fc53 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f72:	2301      	movs	r3, #1
 8006f74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f76:	2300      	movs	r3, #0
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8006f7e:	f107 031c 	add.w	r3, r7, #28
 8006f82:	4619      	mov	r1, r3
 8006f84:	4835      	ldr	r0, [pc, #212]	; (800705c <MX_GPIO_Init+0x1e8>)
 8006f86:	f7f9 fc45 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8006f8a:	2308      	movs	r3, #8
 8006f8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f8e:	2302      	movs	r3, #2
 8006f90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f96:	2300      	movs	r3, #0
 8006f98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006f9a:	2305      	movs	r3, #5
 8006f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8006f9e:	f107 031c 	add.w	r3, r7, #28
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	482d      	ldr	r0, [pc, #180]	; (800705c <MX_GPIO_Init+0x1e8>)
 8006fa6:	f7f9 fc35 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8006faa:	2301      	movs	r3, #1
 8006fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8006fae:	4b2d      	ldr	r3, [pc, #180]	; (8007064 <MX_GPIO_Init+0x1f0>)
 8006fb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006fb6:	f107 031c 	add.w	r3, r7, #28
 8006fba:	4619      	mov	r1, r3
 8006fbc:	482a      	ldr	r0, [pc, #168]	; (8007068 <MX_GPIO_Init+0x1f4>)
 8006fbe:	f7f9 fc29 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8006fc2:	2304      	movs	r3, #4
 8006fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8006fce:	f107 031c 	add.w	r3, r7, #28
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	4825      	ldr	r0, [pc, #148]	; (800706c <MX_GPIO_Init+0x1f8>)
 8006fd6:	f7f9 fc1d 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8006fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006fec:	2305      	movs	r3, #5
 8006fee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8006ff0:	f107 031c 	add.w	r3, r7, #28
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	481d      	ldr	r0, [pc, #116]	; (800706c <MX_GPIO_Init+0x1f8>)
 8006ff8:	f7f9 fc0c 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006ffc:	f24f 0310 	movw	r3, #61456	; 0xf010
 8007000:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007002:	2301      	movs	r3, #1
 8007004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007006:	2300      	movs	r3, #0
 8007008:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800700a:	2300      	movs	r3, #0
 800700c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800700e:	f107 031c 	add.w	r3, r7, #28
 8007012:	4619      	mov	r1, r3
 8007014:	4812      	ldr	r0, [pc, #72]	; (8007060 <MX_GPIO_Init+0x1ec>)
 8007016:	f7f9 fbfd 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800701a:	2320      	movs	r3, #32
 800701c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800701e:	2300      	movs	r3, #0
 8007020:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007022:	2300      	movs	r3, #0
 8007024:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8007026:	f107 031c 	add.w	r3, r7, #28
 800702a:	4619      	mov	r1, r3
 800702c:	480c      	ldr	r0, [pc, #48]	; (8007060 <MX_GPIO_Init+0x1ec>)
 800702e:	f7f9 fbf1 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8007032:	2302      	movs	r3, #2
 8007034:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007036:	4b0b      	ldr	r3, [pc, #44]	; (8007064 <MX_GPIO_Init+0x1f0>)
 8007038:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800703a:	2300      	movs	r3, #0
 800703c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800703e:	f107 031c 	add.w	r3, r7, #28
 8007042:	4619      	mov	r1, r3
 8007044:	4804      	ldr	r0, [pc, #16]	; (8007058 <MX_GPIO_Init+0x1e4>)
 8007046:	f7f9 fbe5 	bl	8000814 <HAL_GPIO_Init>

}
 800704a:	bf00      	nop
 800704c:	3730      	adds	r7, #48	; 0x30
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	40023800 	.word	0x40023800
 8007058:	40021000 	.word	0x40021000
 800705c:	40020800 	.word	0x40020800
 8007060:	40020c00 	.word	0x40020c00
 8007064:	10120000 	.word	0x10120000
 8007068:	40020000 	.word	0x40020000
 800706c:	40020400 	.word	0x40020400

08007070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007070:	b480      	push	{r7}
 8007072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007074:	bf00      	nop
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
	...

08007080 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007086:	2300      	movs	r3, #0
 8007088:	607b      	str	r3, [r7, #4]
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <HAL_MspInit+0x4c>)
 800708c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800708e:	4a0f      	ldr	r2, [pc, #60]	; (80070cc <HAL_MspInit+0x4c>)
 8007090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007094:	6453      	str	r3, [r2, #68]	; 0x44
 8007096:	4b0d      	ldr	r3, [pc, #52]	; (80070cc <HAL_MspInit+0x4c>)
 8007098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800709a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800709e:	607b      	str	r3, [r7, #4]
 80070a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80070a2:	2300      	movs	r3, #0
 80070a4:	603b      	str	r3, [r7, #0]
 80070a6:	4b09      	ldr	r3, [pc, #36]	; (80070cc <HAL_MspInit+0x4c>)
 80070a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070aa:	4a08      	ldr	r2, [pc, #32]	; (80070cc <HAL_MspInit+0x4c>)
 80070ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070b0:	6413      	str	r3, [r2, #64]	; 0x40
 80070b2:	4b06      	ldr	r3, [pc, #24]	; (80070cc <HAL_MspInit+0x4c>)
 80070b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ba:	603b      	str	r3, [r7, #0]
 80070bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80070be:	2007      	movs	r0, #7
 80070c0:	f7f9 fb66 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80070c4:	bf00      	nop
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	40023800 	.word	0x40023800

080070d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b08a      	sub	sp, #40	; 0x28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070d8:	f107 0314 	add.w	r3, r7, #20
 80070dc:	2200      	movs	r2, #0
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	605a      	str	r2, [r3, #4]
 80070e2:	609a      	str	r2, [r3, #8]
 80070e4:	60da      	str	r2, [r3, #12]
 80070e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a19      	ldr	r2, [pc, #100]	; (8007154 <HAL_I2C_MspInit+0x84>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d12c      	bne.n	800714c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80070f2:	2300      	movs	r3, #0
 80070f4:	613b      	str	r3, [r7, #16]
 80070f6:	4b18      	ldr	r3, [pc, #96]	; (8007158 <HAL_I2C_MspInit+0x88>)
 80070f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fa:	4a17      	ldr	r2, [pc, #92]	; (8007158 <HAL_I2C_MspInit+0x88>)
 80070fc:	f043 0302 	orr.w	r3, r3, #2
 8007100:	6313      	str	r3, [r2, #48]	; 0x30
 8007102:	4b15      	ldr	r3, [pc, #84]	; (8007158 <HAL_I2C_MspInit+0x88>)
 8007104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007106:	f003 0302 	and.w	r3, r3, #2
 800710a:	613b      	str	r3, [r7, #16]
 800710c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800710e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8007112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007114:	2312      	movs	r3, #18
 8007116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007118:	2301      	movs	r3, #1
 800711a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800711c:	2300      	movs	r3, #0
 800711e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007120:	2304      	movs	r3, #4
 8007122:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007124:	f107 0314 	add.w	r3, r7, #20
 8007128:	4619      	mov	r1, r3
 800712a:	480c      	ldr	r0, [pc, #48]	; (800715c <HAL_I2C_MspInit+0x8c>)
 800712c:	f7f9 fb72 	bl	8000814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007130:	2300      	movs	r3, #0
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	4b08      	ldr	r3, [pc, #32]	; (8007158 <HAL_I2C_MspInit+0x88>)
 8007136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007138:	4a07      	ldr	r2, [pc, #28]	; (8007158 <HAL_I2C_MspInit+0x88>)
 800713a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800713e:	6413      	str	r3, [r2, #64]	; 0x40
 8007140:	4b05      	ldr	r3, [pc, #20]	; (8007158 <HAL_I2C_MspInit+0x88>)
 8007142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007148:	60fb      	str	r3, [r7, #12]
 800714a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800714c:	bf00      	nop
 800714e:	3728      	adds	r7, #40	; 0x28
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}
 8007154:	40005400 	.word	0x40005400
 8007158:	40023800 	.word	0x40023800
 800715c:	40020400 	.word	0x40020400

08007160 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b08a      	sub	sp, #40	; 0x28
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007168:	f107 0314 	add.w	r3, r7, #20
 800716c:	2200      	movs	r2, #0
 800716e:	601a      	str	r2, [r3, #0]
 8007170:	605a      	str	r2, [r3, #4]
 8007172:	609a      	str	r2, [r3, #8]
 8007174:	60da      	str	r2, [r3, #12]
 8007176:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a28      	ldr	r2, [pc, #160]	; (8007220 <HAL_I2S_MspInit+0xc0>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d14a      	bne.n	8007218 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007182:	2300      	movs	r3, #0
 8007184:	613b      	str	r3, [r7, #16]
 8007186:	4b27      	ldr	r3, [pc, #156]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 8007188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718a:	4a26      	ldr	r2, [pc, #152]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 800718c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007190:	6413      	str	r3, [r2, #64]	; 0x40
 8007192:	4b24      	ldr	r3, [pc, #144]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 8007194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007196:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800719a:	613b      	str	r3, [r7, #16]
 800719c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800719e:	2300      	movs	r3, #0
 80071a0:	60fb      	str	r3, [r7, #12]
 80071a2:	4b20      	ldr	r3, [pc, #128]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 80071a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a6:	4a1f      	ldr	r2, [pc, #124]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 80071a8:	f043 0301 	orr.w	r3, r3, #1
 80071ac:	6313      	str	r3, [r2, #48]	; 0x30
 80071ae:	4b1d      	ldr	r3, [pc, #116]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 80071b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80071ba:	2300      	movs	r3, #0
 80071bc:	60bb      	str	r3, [r7, #8]
 80071be:	4b19      	ldr	r3, [pc, #100]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 80071c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c2:	4a18      	ldr	r2, [pc, #96]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 80071c4:	f043 0304 	orr.w	r3, r3, #4
 80071c8:	6313      	str	r3, [r2, #48]	; 0x30
 80071ca:	4b16      	ldr	r3, [pc, #88]	; (8007224 <HAL_I2S_MspInit+0xc4>)
 80071cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	60bb      	str	r3, [r7, #8]
 80071d4:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80071d6:	2310      	movs	r3, #16
 80071d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071da:	2302      	movs	r3, #2
 80071dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	2300      	movs	r3, #0
 80071e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071e2:	2300      	movs	r3, #0
 80071e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80071e6:	2306      	movs	r3, #6
 80071e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80071ea:	f107 0314 	add.w	r3, r7, #20
 80071ee:	4619      	mov	r1, r3
 80071f0:	480d      	ldr	r0, [pc, #52]	; (8007228 <HAL_I2S_MspInit+0xc8>)
 80071f2:	f7f9 fb0f 	bl	8000814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80071f6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80071fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071fc:	2302      	movs	r3, #2
 80071fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007200:	2300      	movs	r3, #0
 8007202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007204:	2300      	movs	r3, #0
 8007206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007208:	2306      	movs	r3, #6
 800720a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800720c:	f107 0314 	add.w	r3, r7, #20
 8007210:	4619      	mov	r1, r3
 8007212:	4806      	ldr	r0, [pc, #24]	; (800722c <HAL_I2S_MspInit+0xcc>)
 8007214:	f7f9 fafe 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007218:	bf00      	nop
 800721a:	3728      	adds	r7, #40	; 0x28
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	40003c00 	.word	0x40003c00
 8007224:	40023800 	.word	0x40023800
 8007228:	40020000 	.word	0x40020000
 800722c:	40020800 	.word	0x40020800

08007230 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b08a      	sub	sp, #40	; 0x28
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007238:	f107 0314 	add.w	r3, r7, #20
 800723c:	2200      	movs	r2, #0
 800723e:	601a      	str	r2, [r3, #0]
 8007240:	605a      	str	r2, [r3, #4]
 8007242:	609a      	str	r2, [r3, #8]
 8007244:	60da      	str	r2, [r3, #12]
 8007246:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a19      	ldr	r2, [pc, #100]	; (80072b4 <HAL_SPI_MspInit+0x84>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d12b      	bne.n	80072aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007252:	2300      	movs	r3, #0
 8007254:	613b      	str	r3, [r7, #16]
 8007256:	4b18      	ldr	r3, [pc, #96]	; (80072b8 <HAL_SPI_MspInit+0x88>)
 8007258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800725a:	4a17      	ldr	r2, [pc, #92]	; (80072b8 <HAL_SPI_MspInit+0x88>)
 800725c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007260:	6453      	str	r3, [r2, #68]	; 0x44
 8007262:	4b15      	ldr	r3, [pc, #84]	; (80072b8 <HAL_SPI_MspInit+0x88>)
 8007264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800726a:	613b      	str	r3, [r7, #16]
 800726c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800726e:	2300      	movs	r3, #0
 8007270:	60fb      	str	r3, [r7, #12]
 8007272:	4b11      	ldr	r3, [pc, #68]	; (80072b8 <HAL_SPI_MspInit+0x88>)
 8007274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007276:	4a10      	ldr	r2, [pc, #64]	; (80072b8 <HAL_SPI_MspInit+0x88>)
 8007278:	f043 0301 	orr.w	r3, r3, #1
 800727c:	6313      	str	r3, [r2, #48]	; 0x30
 800727e:	4b0e      	ldr	r3, [pc, #56]	; (80072b8 <HAL_SPI_MspInit+0x88>)
 8007280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	60fb      	str	r3, [r7, #12]
 8007288:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800728a:	23e0      	movs	r3, #224	; 0xe0
 800728c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800728e:	2302      	movs	r3, #2
 8007290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007292:	2300      	movs	r3, #0
 8007294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007296:	2300      	movs	r3, #0
 8007298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800729a:	2305      	movs	r3, #5
 800729c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800729e:	f107 0314 	add.w	r3, r7, #20
 80072a2:	4619      	mov	r1, r3
 80072a4:	4805      	ldr	r0, [pc, #20]	; (80072bc <HAL_SPI_MspInit+0x8c>)
 80072a6:	f7f9 fab5 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80072aa:	bf00      	nop
 80072ac:	3728      	adds	r7, #40	; 0x28
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	40013000 	.word	0x40013000
 80072b8:	40023800 	.word	0x40023800
 80072bc:	40020000 	.word	0x40020000

080072c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80072c0:	b480      	push	{r7}
 80072c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80072c4:	bf00      	nop
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80072ce:	b480      	push	{r7}
 80072d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80072d2:	e7fe      	b.n	80072d2 <HardFault_Handler+0x4>

080072d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80072d4:	b480      	push	{r7}
 80072d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80072d8:	e7fe      	b.n	80072d8 <MemManage_Handler+0x4>

080072da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80072da:	b480      	push	{r7}
 80072dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80072de:	e7fe      	b.n	80072de <BusFault_Handler+0x4>

080072e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80072e0:	b480      	push	{r7}
 80072e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80072e4:	e7fe      	b.n	80072e4 <UsageFault_Handler+0x4>

080072e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80072e6:	b480      	push	{r7}
 80072e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80072ea:	bf00      	nop
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80072f4:	b480      	push	{r7}
 80072f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80072f8:	bf00      	nop
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007302:	b480      	push	{r7}
 8007304:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007306:	bf00      	nop
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007314:	f7f9 f92a 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007318:	bf00      	nop
 800731a:	bd80      	pop	{r7, pc}

0800731c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8007320:	4802      	ldr	r0, [pc, #8]	; (800732c <OTG_FS_IRQHandler+0x10>)
 8007322:	f7f9 fee3 	bl	80010ec <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007326:	bf00      	nop
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	20000584 	.word	0x20000584

08007330 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007338:	4b11      	ldr	r3, [pc, #68]	; (8007380 <_sbrk+0x50>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d102      	bne.n	8007346 <_sbrk+0x16>
		heap_end = &end;
 8007340:	4b0f      	ldr	r3, [pc, #60]	; (8007380 <_sbrk+0x50>)
 8007342:	4a10      	ldr	r2, [pc, #64]	; (8007384 <_sbrk+0x54>)
 8007344:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007346:	4b0e      	ldr	r3, [pc, #56]	; (8007380 <_sbrk+0x50>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800734c:	4b0c      	ldr	r3, [pc, #48]	; (8007380 <_sbrk+0x50>)
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4413      	add	r3, r2
 8007354:	466a      	mov	r2, sp
 8007356:	4293      	cmp	r3, r2
 8007358:	d907      	bls.n	800736a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800735a:	f000 fb7d 	bl	8007a58 <__errno>
 800735e:	4602      	mov	r2, r0
 8007360:	230c      	movs	r3, #12
 8007362:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007364:	f04f 33ff 	mov.w	r3, #4294967295
 8007368:	e006      	b.n	8007378 <_sbrk+0x48>
	}

	heap_end += incr;
 800736a:	4b05      	ldr	r3, [pc, #20]	; (8007380 <_sbrk+0x50>)
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4413      	add	r3, r2
 8007372:	4a03      	ldr	r2, [pc, #12]	; (8007380 <_sbrk+0x50>)
 8007374:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007376:	68fb      	ldr	r3, [r7, #12]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	200000b0 	.word	0x200000b0
 8007384:	20000850 	.word	0x20000850

08007388 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007388:	b480      	push	{r7}
 800738a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800738c:	4b16      	ldr	r3, [pc, #88]	; (80073e8 <SystemInit+0x60>)
 800738e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007392:	4a15      	ldr	r2, [pc, #84]	; (80073e8 <SystemInit+0x60>)
 8007394:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007398:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800739c:	4b13      	ldr	r3, [pc, #76]	; (80073ec <SystemInit+0x64>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a12      	ldr	r2, [pc, #72]	; (80073ec <SystemInit+0x64>)
 80073a2:	f043 0301 	orr.w	r3, r3, #1
 80073a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80073a8:	4b10      	ldr	r3, [pc, #64]	; (80073ec <SystemInit+0x64>)
 80073aa:	2200      	movs	r2, #0
 80073ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80073ae:	4b0f      	ldr	r3, [pc, #60]	; (80073ec <SystemInit+0x64>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a0e      	ldr	r2, [pc, #56]	; (80073ec <SystemInit+0x64>)
 80073b4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80073b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80073be:	4b0b      	ldr	r3, [pc, #44]	; (80073ec <SystemInit+0x64>)
 80073c0:	4a0b      	ldr	r2, [pc, #44]	; (80073f0 <SystemInit+0x68>)
 80073c2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80073c4:	4b09      	ldr	r3, [pc, #36]	; (80073ec <SystemInit+0x64>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a08      	ldr	r2, [pc, #32]	; (80073ec <SystemInit+0x64>)
 80073ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80073d0:	4b06      	ldr	r3, [pc, #24]	; (80073ec <SystemInit+0x64>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80073d6:	4b04      	ldr	r3, [pc, #16]	; (80073e8 <SystemInit+0x60>)
 80073d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80073dc:	609a      	str	r2, [r3, #8]
#endif
}
 80073de:	bf00      	nop
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr
 80073e8:	e000ed00 	.word	0xe000ed00
 80073ec:	40023800 	.word	0x40023800
 80073f0:	24003010 	.word	0x24003010

080073f4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80073f8:	2201      	movs	r2, #1
 80073fa:	490e      	ldr	r1, [pc, #56]	; (8007434 <MX_USB_HOST_Init+0x40>)
 80073fc:	480e      	ldr	r0, [pc, #56]	; (8007438 <MX_USB_HOST_Init+0x44>)
 80073fe:	f7fe f9b1 	bl	8005764 <USBH_Init>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d001      	beq.n	800740c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007408:	f7ff fe32 	bl	8007070 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800740c:	490b      	ldr	r1, [pc, #44]	; (800743c <MX_USB_HOST_Init+0x48>)
 800740e:	480a      	ldr	r0, [pc, #40]	; (8007438 <MX_USB_HOST_Init+0x44>)
 8007410:	f7fe fa1b 	bl	800584a <USBH_RegisterClass>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800741a:	f7ff fe29 	bl	8007070 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800741e:	4806      	ldr	r0, [pc, #24]	; (8007438 <MX_USB_HOST_Init+0x44>)
 8007420:	f7fe faa0 	bl	8005964 <USBH_Start>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800742a:	f7ff fe21 	bl	8007070 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800742e:	bf00      	nop
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	08007455 	.word	0x08007455
 8007438:	200001b8 	.word	0x200001b8
 800743c:	20000008 	.word	0x20000008

08007440 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007444:	4802      	ldr	r0, [pc, #8]	; (8007450 <MX_USB_HOST_Process+0x10>)
 8007446:	f7fe fa9d 	bl	8005984 <USBH_Process>
}
 800744a:	bf00      	nop
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	200001b8 	.word	0x200001b8

08007454 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007460:	78fb      	ldrb	r3, [r7, #3]
 8007462:	3b01      	subs	r3, #1
 8007464:	2b04      	cmp	r3, #4
 8007466:	d819      	bhi.n	800749c <USBH_UserProcess+0x48>
 8007468:	a201      	add	r2, pc, #4	; (adr r2, 8007470 <USBH_UserProcess+0x1c>)
 800746a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800746e:	bf00      	nop
 8007470:	0800749d 	.word	0x0800749d
 8007474:	0800748d 	.word	0x0800748d
 8007478:	0800749d 	.word	0x0800749d
 800747c:	08007495 	.word	0x08007495
 8007480:	08007485 	.word	0x08007485
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007484:	4b09      	ldr	r3, [pc, #36]	; (80074ac <USBH_UserProcess+0x58>)
 8007486:	2203      	movs	r2, #3
 8007488:	701a      	strb	r2, [r3, #0]
  break;
 800748a:	e008      	b.n	800749e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800748c:	4b07      	ldr	r3, [pc, #28]	; (80074ac <USBH_UserProcess+0x58>)
 800748e:	2202      	movs	r2, #2
 8007490:	701a      	strb	r2, [r3, #0]
  break;
 8007492:	e004      	b.n	800749e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007494:	4b05      	ldr	r3, [pc, #20]	; (80074ac <USBH_UserProcess+0x58>)
 8007496:	2201      	movs	r2, #1
 8007498:	701a      	strb	r2, [r3, #0]
  break;
 800749a:	e000      	b.n	800749e <USBH_UserProcess+0x4a>

  default:
  break;
 800749c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800749e:	bf00      	nop
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	200000b4 	.word	0x200000b4

080074b0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b08a      	sub	sp, #40	; 0x28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074b8:	f107 0314 	add.w	r3, r7, #20
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]
 80074c0:	605a      	str	r2, [r3, #4]
 80074c2:	609a      	str	r2, [r3, #8]
 80074c4:	60da      	str	r2, [r3, #12]
 80074c6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074d0:	d147      	bne.n	8007562 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074d2:	2300      	movs	r3, #0
 80074d4:	613b      	str	r3, [r7, #16]
 80074d6:	4b25      	ldr	r3, [pc, #148]	; (800756c <HAL_HCD_MspInit+0xbc>)
 80074d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074da:	4a24      	ldr	r2, [pc, #144]	; (800756c <HAL_HCD_MspInit+0xbc>)
 80074dc:	f043 0301 	orr.w	r3, r3, #1
 80074e0:	6313      	str	r3, [r2, #48]	; 0x30
 80074e2:	4b22      	ldr	r3, [pc, #136]	; (800756c <HAL_HCD_MspInit+0xbc>)
 80074e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	613b      	str	r3, [r7, #16]
 80074ec:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80074ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074f8:	2300      	movs	r3, #0
 80074fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80074fc:	f107 0314 	add.w	r3, r7, #20
 8007500:	4619      	mov	r1, r3
 8007502:	481b      	ldr	r0, [pc, #108]	; (8007570 <HAL_HCD_MspInit+0xc0>)
 8007504:	f7f9 f986 	bl	8000814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007508:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800750c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800750e:	2302      	movs	r3, #2
 8007510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007512:	2300      	movs	r3, #0
 8007514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007516:	2300      	movs	r3, #0
 8007518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800751a:	230a      	movs	r3, #10
 800751c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800751e:	f107 0314 	add.w	r3, r7, #20
 8007522:	4619      	mov	r1, r3
 8007524:	4812      	ldr	r0, [pc, #72]	; (8007570 <HAL_HCD_MspInit+0xc0>)
 8007526:	f7f9 f975 	bl	8000814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800752a:	4b10      	ldr	r3, [pc, #64]	; (800756c <HAL_HCD_MspInit+0xbc>)
 800752c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800752e:	4a0f      	ldr	r2, [pc, #60]	; (800756c <HAL_HCD_MspInit+0xbc>)
 8007530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007534:	6353      	str	r3, [r2, #52]	; 0x34
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	4b0c      	ldr	r3, [pc, #48]	; (800756c <HAL_HCD_MspInit+0xbc>)
 800753c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753e:	4a0b      	ldr	r2, [pc, #44]	; (800756c <HAL_HCD_MspInit+0xbc>)
 8007540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007544:	6453      	str	r3, [r2, #68]	; 0x44
 8007546:	4b09      	ldr	r3, [pc, #36]	; (800756c <HAL_HCD_MspInit+0xbc>)
 8007548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800754a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007552:	2200      	movs	r2, #0
 8007554:	2100      	movs	r1, #0
 8007556:	2043      	movs	r0, #67	; 0x43
 8007558:	f7f9 f925 	bl	80007a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800755c:	2043      	movs	r0, #67	; 0x43
 800755e:	f7f9 f93e 	bl	80007de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007562:	bf00      	nop
 8007564:	3728      	adds	r7, #40	; 0x28
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	40023800 	.word	0x40023800
 8007570:	40020000 	.word	0x40020000

08007574 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b082      	sub	sp, #8
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007582:	4618      	mov	r0, r3
 8007584:	f7fe fcaf 	bl	8005ee6 <USBH_LL_IncTimer>
}
 8007588:	bf00      	nop
 800758a:	3708      	adds	r7, #8
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800759e:	4618      	mov	r0, r3
 80075a0:	f7fe fcf4 	bl	8005f8c <USBH_LL_Connect>
}
 80075a4:	bf00      	nop
 80075a6:	3708      	adds	r7, #8
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fe fd0c 	bl	8005fd8 <USBH_LL_Disconnect>
}
 80075c0:	bf00      	nop
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	70fb      	strb	r3, [r7, #3]
 80075d4:	4613      	mov	r3, r2
 80075d6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fe fca1 	bl	8005f3a <USBH_LL_PortEnabled>
} 
 80075f8:	bf00      	nop
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe fca1 	bl	8005f56 <USBH_LL_PortDisabled>
} 
 8007614:	bf00      	nop
 8007616:	3708      	adds	r7, #8
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800762a:	2b01      	cmp	r3, #1
 800762c:	d12a      	bne.n	8007684 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800762e:	4a18      	ldr	r2, [pc, #96]	; (8007690 <USBH_LL_Init+0x74>)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a15      	ldr	r2, [pc, #84]	; (8007690 <USBH_LL_Init+0x74>)
 800763a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800763e:	4b14      	ldr	r3, [pc, #80]	; (8007690 <USBH_LL_Init+0x74>)
 8007640:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007644:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007646:	4b12      	ldr	r3, [pc, #72]	; (8007690 <USBH_LL_Init+0x74>)
 8007648:	2208      	movs	r2, #8
 800764a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800764c:	4b10      	ldr	r3, [pc, #64]	; (8007690 <USBH_LL_Init+0x74>)
 800764e:	2201      	movs	r2, #1
 8007650:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007652:	4b0f      	ldr	r3, [pc, #60]	; (8007690 <USBH_LL_Init+0x74>)
 8007654:	2200      	movs	r2, #0
 8007656:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007658:	4b0d      	ldr	r3, [pc, #52]	; (8007690 <USBH_LL_Init+0x74>)
 800765a:	2202      	movs	r2, #2
 800765c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800765e:	4b0c      	ldr	r3, [pc, #48]	; (8007690 <USBH_LL_Init+0x74>)
 8007660:	2200      	movs	r2, #0
 8007662:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007664:	480a      	ldr	r0, [pc, #40]	; (8007690 <USBH_LL_Init+0x74>)
 8007666:	f7f9 fabb 	bl	8000be0 <HAL_HCD_Init>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d001      	beq.n	8007674 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007670:	f7ff fcfe 	bl	8007070 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007674:	4806      	ldr	r0, [pc, #24]	; (8007690 <USBH_LL_Init+0x74>)
 8007676:	f7f9 feb7 	bl	80013e8 <HAL_HCD_GetCurrentFrame>
 800767a:	4603      	mov	r3, r0
 800767c:	4619      	mov	r1, r3
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7fe fc22 	bl	8005ec8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3708      	adds	r7, #8
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	20000584 	.word	0x20000584

08007694 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7f9 fe24 	bl	80012f8 <HAL_HCD_Start>
 80076b0:	4603      	mov	r3, r0
 80076b2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
 80076b6:	4618      	mov	r0, r3
 80076b8:	f000 f95c 	bl	8007974 <USBH_Get_USB_Status>
 80076bc:	4603      	mov	r3, r0
 80076be:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80076c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b084      	sub	sp, #16
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076d2:	2300      	movs	r3, #0
 80076d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076d6:	2300      	movs	r3, #0
 80076d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7f9 fe2c 	bl	800133e <HAL_HCD_Stop>
 80076e6:	4603      	mov	r3, r0
 80076e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076ea:	7bfb      	ldrb	r3, [r7, #15]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 f941 	bl	8007974 <USBH_Get_USB_Status>
 80076f2:	4603      	mov	r3, r0
 80076f4:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 80076f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007708:	2301      	movs	r3, #1
 800770a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007712:	4618      	mov	r0, r3
 8007714:	f7f9 fe76 	bl	8001404 <HAL_HCD_GetCurrentSpeed>
 8007718:	4603      	mov	r3, r0
 800771a:	2b01      	cmp	r3, #1
 800771c:	d007      	beq.n	800772e <USBH_LL_GetSpeed+0x2e>
 800771e:	2b01      	cmp	r3, #1
 8007720:	d302      	bcc.n	8007728 <USBH_LL_GetSpeed+0x28>
 8007722:	2b02      	cmp	r3, #2
 8007724:	d006      	beq.n	8007734 <USBH_LL_GetSpeed+0x34>
 8007726:	e008      	b.n	800773a <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007728:	2300      	movs	r3, #0
 800772a:	73fb      	strb	r3, [r7, #15]
    break;
 800772c:	e008      	b.n	8007740 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800772e:	2301      	movs	r3, #1
 8007730:	73fb      	strb	r3, [r7, #15]
    break;
 8007732:	e005      	b.n	8007740 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007734:	2302      	movs	r3, #2
 8007736:	73fb      	strb	r3, [r7, #15]
    break;
 8007738:	e002      	b.n	8007740 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800773a:	2301      	movs	r3, #1
 800773c:	73fb      	strb	r3, [r7, #15]
    break;
 800773e:	bf00      	nop
  }
  return  speed;
 8007740:	7bfb      	ldrb	r3, [r7, #15]
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b084      	sub	sp, #16
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007756:	2300      	movs	r3, #0
 8007758:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007760:	4618      	mov	r0, r3
 8007762:	f7f9 fe09 	bl	8001378 <HAL_HCD_ResetPort>
 8007766:	4603      	mov	r3, r0
 8007768:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800776a:	7bfb      	ldrb	r3, [r7, #15]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 f901 	bl	8007974 <USBH_Get_USB_Status>
 8007772:	4603      	mov	r3, r0
 8007774:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007776:	7bbb      	ldrb	r3, [r7, #14]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007792:	78fa      	ldrb	r2, [r7, #3]
 8007794:	4611      	mov	r1, r2
 8007796:	4618      	mov	r0, r3
 8007798:	f7f9 fe11 	bl	80013be <HAL_HCD_HC_GetXferCount>
 800779c:	4603      	mov	r3, r0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3708      	adds	r7, #8
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80077a6:	b590      	push	{r4, r7, lr}
 80077a8:	b089      	sub	sp, #36	; 0x24
 80077aa:	af04      	add	r7, sp, #16
 80077ac:	6078      	str	r0, [r7, #4]
 80077ae:	4608      	mov	r0, r1
 80077b0:	4611      	mov	r1, r2
 80077b2:	461a      	mov	r2, r3
 80077b4:	4603      	mov	r3, r0
 80077b6:	70fb      	strb	r3, [r7, #3]
 80077b8:	460b      	mov	r3, r1
 80077ba:	70bb      	strb	r3, [r7, #2]
 80077bc:	4613      	mov	r3, r2
 80077be:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 80077ce:	787c      	ldrb	r4, [r7, #1]
 80077d0:	78ba      	ldrb	r2, [r7, #2]
 80077d2:	78f9      	ldrb	r1, [r7, #3]
 80077d4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077d6:	9302      	str	r3, [sp, #8]
 80077d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80077dc:	9301      	str	r3, [sp, #4]
 80077de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	4623      	mov	r3, r4
 80077e6:	f7f9 fa5d 	bl	8000ca4 <HAL_HCD_HC_Init>
 80077ea:	4603      	mov	r3, r0
 80077ec:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80077ee:	7bfb      	ldrb	r3, [r7, #15]
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 f8bf 	bl	8007974 <USBH_Get_USB_Status>
 80077f6:	4603      	mov	r3, r0
 80077f8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80077fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3714      	adds	r7, #20
 8007800:	46bd      	mov	sp, r7
 8007802:	bd90      	pop	{r4, r7, pc}

08007804 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007814:	2300      	movs	r3, #0
 8007816:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800781e:	78fa      	ldrb	r2, [r7, #3]
 8007820:	4611      	mov	r1, r2
 8007822:	4618      	mov	r0, r3
 8007824:	f7f9 fad6 	bl	8000dd4 <HAL_HCD_HC_Halt>
 8007828:	4603      	mov	r3, r0
 800782a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800782c:	7bfb      	ldrb	r3, [r7, #15]
 800782e:	4618      	mov	r0, r3
 8007830:	f000 f8a0 	bl	8007974 <USBH_Get_USB_Status>
 8007834:	4603      	mov	r3, r0
 8007836:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007838:	7bbb      	ldrb	r3, [r7, #14]
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007842:	b590      	push	{r4, r7, lr}
 8007844:	b089      	sub	sp, #36	; 0x24
 8007846:	af04      	add	r7, sp, #16
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	4608      	mov	r0, r1
 800784c:	4611      	mov	r1, r2
 800784e:	461a      	mov	r2, r3
 8007850:	4603      	mov	r3, r0
 8007852:	70fb      	strb	r3, [r7, #3]
 8007854:	460b      	mov	r3, r1
 8007856:	70bb      	strb	r3, [r7, #2]
 8007858:	4613      	mov	r3, r2
 800785a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007860:	2300      	movs	r3, #0
 8007862:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800786a:	787c      	ldrb	r4, [r7, #1]
 800786c:	78ba      	ldrb	r2, [r7, #2]
 800786e:	78f9      	ldrb	r1, [r7, #3]
 8007870:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007874:	9303      	str	r3, [sp, #12]
 8007876:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007878:	9302      	str	r3, [sp, #8]
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787c:	9301      	str	r3, [sp, #4]
 800787e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	4623      	mov	r3, r4
 8007886:	f7f9 fac9 	bl	8000e1c <HAL_HCD_HC_SubmitRequest>
 800788a:	4603      	mov	r3, r0
 800788c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800788e:	7bfb      	ldrb	r3, [r7, #15]
 8007890:	4618      	mov	r0, r3
 8007892:	f000 f86f 	bl	8007974 <USBH_Get_USB_Status>
 8007896:	4603      	mov	r3, r0
 8007898:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800789a:	7bbb      	ldrb	r3, [r7, #14]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd90      	pop	{r4, r7, pc}

080078a4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	460b      	mov	r3, r1
 80078ae:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078b6:	78fa      	ldrb	r2, [r7, #3]
 80078b8:	4611      	mov	r1, r2
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7f9 fd6a 	bl	8001394 <HAL_HCD_HC_GetURBState>
 80078c0:	4603      	mov	r3, r0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b082      	sub	sp, #8
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	460b      	mov	r3, r1
 80078d4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d103      	bne.n	80078e8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80078e0:	78fb      	ldrb	r3, [r7, #3]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f000 f872 	bl	80079cc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80078e8:	20c8      	movs	r0, #200	; 0xc8
 80078ea:	f7f8 fe5f 	bl	80005ac <HAL_Delay>
  return USBH_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3708      	adds	r7, #8
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	460b      	mov	r3, r1
 8007902:	70fb      	strb	r3, [r7, #3]
 8007904:	4613      	mov	r3, r2
 8007906:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800790e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007910:	78fa      	ldrb	r2, [r7, #3]
 8007912:	68f9      	ldr	r1, [r7, #12]
 8007914:	4613      	mov	r3, r2
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	4413      	add	r3, r2
 800791a:	00db      	lsls	r3, r3, #3
 800791c:	440b      	add	r3, r1
 800791e:	333b      	adds	r3, #59	; 0x3b
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00a      	beq.n	800793c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007926:	78fa      	ldrb	r2, [r7, #3]
 8007928:	68f9      	ldr	r1, [r7, #12]
 800792a:	4613      	mov	r3, r2
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	00db      	lsls	r3, r3, #3
 8007932:	440b      	add	r3, r1
 8007934:	3350      	adds	r3, #80	; 0x50
 8007936:	78ba      	ldrb	r2, [r7, #2]
 8007938:	701a      	strb	r2, [r3, #0]
 800793a:	e009      	b.n	8007950 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800793c:	78fa      	ldrb	r2, [r7, #3]
 800793e:	68f9      	ldr	r1, [r7, #12]
 8007940:	4613      	mov	r3, r2
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	00db      	lsls	r3, r3, #3
 8007948:	440b      	add	r3, r1
 800794a:	3351      	adds	r3, #81	; 0x51
 800794c:	78ba      	ldrb	r2, [r7, #2]
 800794e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr

0800795e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800795e:	b580      	push	{r7, lr}
 8007960:	b082      	sub	sp, #8
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7f8 fe20 	bl	80005ac <HAL_Delay>
}
 800796c:	bf00      	nop
 800796e:	3708      	adds	r7, #8
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	4603      	mov	r3, r0
 800797c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800797e:	2300      	movs	r3, #0
 8007980:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007982:	79fb      	ldrb	r3, [r7, #7]
 8007984:	2b03      	cmp	r3, #3
 8007986:	d817      	bhi.n	80079b8 <USBH_Get_USB_Status+0x44>
 8007988:	a201      	add	r2, pc, #4	; (adr r2, 8007990 <USBH_Get_USB_Status+0x1c>)
 800798a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798e:	bf00      	nop
 8007990:	080079a1 	.word	0x080079a1
 8007994:	080079a7 	.word	0x080079a7
 8007998:	080079ad 	.word	0x080079ad
 800799c:	080079b3 	.word	0x080079b3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	73fb      	strb	r3, [r7, #15]
    break;
 80079a4:	e00b      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80079a6:	2302      	movs	r3, #2
 80079a8:	73fb      	strb	r3, [r7, #15]
    break;
 80079aa:	e008      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80079ac:	2301      	movs	r3, #1
 80079ae:	73fb      	strb	r3, [r7, #15]
    break;
 80079b0:	e005      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80079b2:	2302      	movs	r3, #2
 80079b4:	73fb      	strb	r3, [r7, #15]
    break;
 80079b6:	e002      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80079b8:	2302      	movs	r3, #2
 80079ba:	73fb      	strb	r3, [r7, #15]
    break;
 80079bc:	bf00      	nop
  }
  return usb_status;
 80079be:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3714      	adds	r7, #20
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	4603      	mov	r3, r0
 80079d4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 80079d6:	79fb      	ldrb	r3, [r7, #7]
 80079d8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80079da:	79fb      	ldrb	r3, [r7, #7]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d102      	bne.n	80079e6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 80079e0:	2301      	movs	r3, #1
 80079e2:	73fb      	strb	r3, [r7, #15]
 80079e4:	e001      	b.n	80079ea <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80079e6:	2300      	movs	r3, #0
 80079e8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
 80079ec:	461a      	mov	r2, r3
 80079ee:	2101      	movs	r1, #1
 80079f0:	4803      	ldr	r0, [pc, #12]	; (8007a00 <MX_DriverVbusFS+0x34>)
 80079f2:	f7f9 f8c1 	bl	8000b78 <HAL_GPIO_WritePin>
}
 80079f6:	bf00      	nop
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop
 8007a00:	40020800 	.word	0x40020800

08007a04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007a04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007a3c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007a08:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007a0a:	e003      	b.n	8007a14 <LoopCopyDataInit>

08007a0c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007a0c:	4b0c      	ldr	r3, [pc, #48]	; (8007a40 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007a0e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007a10:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007a12:	3104      	adds	r1, #4

08007a14 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007a14:	480b      	ldr	r0, [pc, #44]	; (8007a44 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007a16:	4b0c      	ldr	r3, [pc, #48]	; (8007a48 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007a18:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007a1a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007a1c:	d3f6      	bcc.n	8007a0c <CopyDataInit>
  ldr  r2, =_sbss
 8007a1e:	4a0b      	ldr	r2, [pc, #44]	; (8007a4c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007a20:	e002      	b.n	8007a28 <LoopFillZerobss>

08007a22 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007a22:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007a24:	f842 3b04 	str.w	r3, [r2], #4

08007a28 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007a28:	4b09      	ldr	r3, [pc, #36]	; (8007a50 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007a2a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007a2c:	d3f9      	bcc.n	8007a22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007a2e:	f7ff fcab 	bl	8007388 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007a32:	f000 f817 	bl	8007a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007a36:	f7ff f8d3 	bl	8006be0 <main>
  bx  lr    
 8007a3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007a3c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007a40:	08007c98 	.word	0x08007c98
  ldr  r0, =_sdata
 8007a44:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007a48:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8007a4c:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8007a50:	2000084c 	.word	0x2000084c

08007a54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007a54:	e7fe      	b.n	8007a54 <ADC_IRQHandler>
	...

08007a58 <__errno>:
 8007a58:	4b01      	ldr	r3, [pc, #4]	; (8007a60 <__errno+0x8>)
 8007a5a:	6818      	ldr	r0, [r3, #0]
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	2000002c 	.word	0x2000002c

08007a64 <__libc_init_array>:
 8007a64:	b570      	push	{r4, r5, r6, lr}
 8007a66:	4e0d      	ldr	r6, [pc, #52]	; (8007a9c <__libc_init_array+0x38>)
 8007a68:	4c0d      	ldr	r4, [pc, #52]	; (8007aa0 <__libc_init_array+0x3c>)
 8007a6a:	1ba4      	subs	r4, r4, r6
 8007a6c:	10a4      	asrs	r4, r4, #2
 8007a6e:	2500      	movs	r5, #0
 8007a70:	42a5      	cmp	r5, r4
 8007a72:	d109      	bne.n	8007a88 <__libc_init_array+0x24>
 8007a74:	4e0b      	ldr	r6, [pc, #44]	; (8007aa4 <__libc_init_array+0x40>)
 8007a76:	4c0c      	ldr	r4, [pc, #48]	; (8007aa8 <__libc_init_array+0x44>)
 8007a78:	f000 f8ea 	bl	8007c50 <_init>
 8007a7c:	1ba4      	subs	r4, r4, r6
 8007a7e:	10a4      	asrs	r4, r4, #2
 8007a80:	2500      	movs	r5, #0
 8007a82:	42a5      	cmp	r5, r4
 8007a84:	d105      	bne.n	8007a92 <__libc_init_array+0x2e>
 8007a86:	bd70      	pop	{r4, r5, r6, pc}
 8007a88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a8c:	4798      	blx	r3
 8007a8e:	3501      	adds	r5, #1
 8007a90:	e7ee      	b.n	8007a70 <__libc_init_array+0xc>
 8007a92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a96:	4798      	blx	r3
 8007a98:	3501      	adds	r5, #1
 8007a9a:	e7f2      	b.n	8007a82 <__libc_init_array+0x1e>
 8007a9c:	08007c90 	.word	0x08007c90
 8007aa0:	08007c90 	.word	0x08007c90
 8007aa4:	08007c90 	.word	0x08007c90
 8007aa8:	08007c94 	.word	0x08007c94

08007aac <malloc>:
 8007aac:	4b02      	ldr	r3, [pc, #8]	; (8007ab8 <malloc+0xc>)
 8007aae:	4601      	mov	r1, r0
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	f000 b861 	b.w	8007b78 <_malloc_r>
 8007ab6:	bf00      	nop
 8007ab8:	2000002c 	.word	0x2000002c

08007abc <free>:
 8007abc:	4b02      	ldr	r3, [pc, #8]	; (8007ac8 <free+0xc>)
 8007abe:	4601      	mov	r1, r0
 8007ac0:	6818      	ldr	r0, [r3, #0]
 8007ac2:	f000 b80b 	b.w	8007adc <_free_r>
 8007ac6:	bf00      	nop
 8007ac8:	2000002c 	.word	0x2000002c

08007acc <memset>:
 8007acc:	4402      	add	r2, r0
 8007ace:	4603      	mov	r3, r0
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d100      	bne.n	8007ad6 <memset+0xa>
 8007ad4:	4770      	bx	lr
 8007ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8007ada:	e7f9      	b.n	8007ad0 <memset+0x4>

08007adc <_free_r>:
 8007adc:	b538      	push	{r3, r4, r5, lr}
 8007ade:	4605      	mov	r5, r0
 8007ae0:	2900      	cmp	r1, #0
 8007ae2:	d045      	beq.n	8007b70 <_free_r+0x94>
 8007ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ae8:	1f0c      	subs	r4, r1, #4
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	bfb8      	it	lt
 8007aee:	18e4      	addlt	r4, r4, r3
 8007af0:	f000 f8ac 	bl	8007c4c <__malloc_lock>
 8007af4:	4a1f      	ldr	r2, [pc, #124]	; (8007b74 <_free_r+0x98>)
 8007af6:	6813      	ldr	r3, [r2, #0]
 8007af8:	4610      	mov	r0, r2
 8007afa:	b933      	cbnz	r3, 8007b0a <_free_r+0x2e>
 8007afc:	6063      	str	r3, [r4, #4]
 8007afe:	6014      	str	r4, [r2, #0]
 8007b00:	4628      	mov	r0, r5
 8007b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b06:	f000 b8a2 	b.w	8007c4e <__malloc_unlock>
 8007b0a:	42a3      	cmp	r3, r4
 8007b0c:	d90c      	bls.n	8007b28 <_free_r+0x4c>
 8007b0e:	6821      	ldr	r1, [r4, #0]
 8007b10:	1862      	adds	r2, r4, r1
 8007b12:	4293      	cmp	r3, r2
 8007b14:	bf04      	itt	eq
 8007b16:	681a      	ldreq	r2, [r3, #0]
 8007b18:	685b      	ldreq	r3, [r3, #4]
 8007b1a:	6063      	str	r3, [r4, #4]
 8007b1c:	bf04      	itt	eq
 8007b1e:	1852      	addeq	r2, r2, r1
 8007b20:	6022      	streq	r2, [r4, #0]
 8007b22:	6004      	str	r4, [r0, #0]
 8007b24:	e7ec      	b.n	8007b00 <_free_r+0x24>
 8007b26:	4613      	mov	r3, r2
 8007b28:	685a      	ldr	r2, [r3, #4]
 8007b2a:	b10a      	cbz	r2, 8007b30 <_free_r+0x54>
 8007b2c:	42a2      	cmp	r2, r4
 8007b2e:	d9fa      	bls.n	8007b26 <_free_r+0x4a>
 8007b30:	6819      	ldr	r1, [r3, #0]
 8007b32:	1858      	adds	r0, r3, r1
 8007b34:	42a0      	cmp	r0, r4
 8007b36:	d10b      	bne.n	8007b50 <_free_r+0x74>
 8007b38:	6820      	ldr	r0, [r4, #0]
 8007b3a:	4401      	add	r1, r0
 8007b3c:	1858      	adds	r0, r3, r1
 8007b3e:	4282      	cmp	r2, r0
 8007b40:	6019      	str	r1, [r3, #0]
 8007b42:	d1dd      	bne.n	8007b00 <_free_r+0x24>
 8007b44:	6810      	ldr	r0, [r2, #0]
 8007b46:	6852      	ldr	r2, [r2, #4]
 8007b48:	605a      	str	r2, [r3, #4]
 8007b4a:	4401      	add	r1, r0
 8007b4c:	6019      	str	r1, [r3, #0]
 8007b4e:	e7d7      	b.n	8007b00 <_free_r+0x24>
 8007b50:	d902      	bls.n	8007b58 <_free_r+0x7c>
 8007b52:	230c      	movs	r3, #12
 8007b54:	602b      	str	r3, [r5, #0]
 8007b56:	e7d3      	b.n	8007b00 <_free_r+0x24>
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	1821      	adds	r1, r4, r0
 8007b5c:	428a      	cmp	r2, r1
 8007b5e:	bf04      	itt	eq
 8007b60:	6811      	ldreq	r1, [r2, #0]
 8007b62:	6852      	ldreq	r2, [r2, #4]
 8007b64:	6062      	str	r2, [r4, #4]
 8007b66:	bf04      	itt	eq
 8007b68:	1809      	addeq	r1, r1, r0
 8007b6a:	6021      	streq	r1, [r4, #0]
 8007b6c:	605c      	str	r4, [r3, #4]
 8007b6e:	e7c7      	b.n	8007b00 <_free_r+0x24>
 8007b70:	bd38      	pop	{r3, r4, r5, pc}
 8007b72:	bf00      	nop
 8007b74:	200000b8 	.word	0x200000b8

08007b78 <_malloc_r>:
 8007b78:	b570      	push	{r4, r5, r6, lr}
 8007b7a:	1ccd      	adds	r5, r1, #3
 8007b7c:	f025 0503 	bic.w	r5, r5, #3
 8007b80:	3508      	adds	r5, #8
 8007b82:	2d0c      	cmp	r5, #12
 8007b84:	bf38      	it	cc
 8007b86:	250c      	movcc	r5, #12
 8007b88:	2d00      	cmp	r5, #0
 8007b8a:	4606      	mov	r6, r0
 8007b8c:	db01      	blt.n	8007b92 <_malloc_r+0x1a>
 8007b8e:	42a9      	cmp	r1, r5
 8007b90:	d903      	bls.n	8007b9a <_malloc_r+0x22>
 8007b92:	230c      	movs	r3, #12
 8007b94:	6033      	str	r3, [r6, #0]
 8007b96:	2000      	movs	r0, #0
 8007b98:	bd70      	pop	{r4, r5, r6, pc}
 8007b9a:	f000 f857 	bl	8007c4c <__malloc_lock>
 8007b9e:	4a21      	ldr	r2, [pc, #132]	; (8007c24 <_malloc_r+0xac>)
 8007ba0:	6814      	ldr	r4, [r2, #0]
 8007ba2:	4621      	mov	r1, r4
 8007ba4:	b991      	cbnz	r1, 8007bcc <_malloc_r+0x54>
 8007ba6:	4c20      	ldr	r4, [pc, #128]	; (8007c28 <_malloc_r+0xb0>)
 8007ba8:	6823      	ldr	r3, [r4, #0]
 8007baa:	b91b      	cbnz	r3, 8007bb4 <_malloc_r+0x3c>
 8007bac:	4630      	mov	r0, r6
 8007bae:	f000 f83d 	bl	8007c2c <_sbrk_r>
 8007bb2:	6020      	str	r0, [r4, #0]
 8007bb4:	4629      	mov	r1, r5
 8007bb6:	4630      	mov	r0, r6
 8007bb8:	f000 f838 	bl	8007c2c <_sbrk_r>
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	d124      	bne.n	8007c0a <_malloc_r+0x92>
 8007bc0:	230c      	movs	r3, #12
 8007bc2:	6033      	str	r3, [r6, #0]
 8007bc4:	4630      	mov	r0, r6
 8007bc6:	f000 f842 	bl	8007c4e <__malloc_unlock>
 8007bca:	e7e4      	b.n	8007b96 <_malloc_r+0x1e>
 8007bcc:	680b      	ldr	r3, [r1, #0]
 8007bce:	1b5b      	subs	r3, r3, r5
 8007bd0:	d418      	bmi.n	8007c04 <_malloc_r+0x8c>
 8007bd2:	2b0b      	cmp	r3, #11
 8007bd4:	d90f      	bls.n	8007bf6 <_malloc_r+0x7e>
 8007bd6:	600b      	str	r3, [r1, #0]
 8007bd8:	50cd      	str	r5, [r1, r3]
 8007bda:	18cc      	adds	r4, r1, r3
 8007bdc:	4630      	mov	r0, r6
 8007bde:	f000 f836 	bl	8007c4e <__malloc_unlock>
 8007be2:	f104 000b 	add.w	r0, r4, #11
 8007be6:	1d23      	adds	r3, r4, #4
 8007be8:	f020 0007 	bic.w	r0, r0, #7
 8007bec:	1ac3      	subs	r3, r0, r3
 8007bee:	d0d3      	beq.n	8007b98 <_malloc_r+0x20>
 8007bf0:	425a      	negs	r2, r3
 8007bf2:	50e2      	str	r2, [r4, r3]
 8007bf4:	e7d0      	b.n	8007b98 <_malloc_r+0x20>
 8007bf6:	428c      	cmp	r4, r1
 8007bf8:	684b      	ldr	r3, [r1, #4]
 8007bfa:	bf16      	itet	ne
 8007bfc:	6063      	strne	r3, [r4, #4]
 8007bfe:	6013      	streq	r3, [r2, #0]
 8007c00:	460c      	movne	r4, r1
 8007c02:	e7eb      	b.n	8007bdc <_malloc_r+0x64>
 8007c04:	460c      	mov	r4, r1
 8007c06:	6849      	ldr	r1, [r1, #4]
 8007c08:	e7cc      	b.n	8007ba4 <_malloc_r+0x2c>
 8007c0a:	1cc4      	adds	r4, r0, #3
 8007c0c:	f024 0403 	bic.w	r4, r4, #3
 8007c10:	42a0      	cmp	r0, r4
 8007c12:	d005      	beq.n	8007c20 <_malloc_r+0xa8>
 8007c14:	1a21      	subs	r1, r4, r0
 8007c16:	4630      	mov	r0, r6
 8007c18:	f000 f808 	bl	8007c2c <_sbrk_r>
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	d0cf      	beq.n	8007bc0 <_malloc_r+0x48>
 8007c20:	6025      	str	r5, [r4, #0]
 8007c22:	e7db      	b.n	8007bdc <_malloc_r+0x64>
 8007c24:	200000b8 	.word	0x200000b8
 8007c28:	200000bc 	.word	0x200000bc

08007c2c <_sbrk_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	4c06      	ldr	r4, [pc, #24]	; (8007c48 <_sbrk_r+0x1c>)
 8007c30:	2300      	movs	r3, #0
 8007c32:	4605      	mov	r5, r0
 8007c34:	4608      	mov	r0, r1
 8007c36:	6023      	str	r3, [r4, #0]
 8007c38:	f7ff fb7a 	bl	8007330 <_sbrk>
 8007c3c:	1c43      	adds	r3, r0, #1
 8007c3e:	d102      	bne.n	8007c46 <_sbrk_r+0x1a>
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	b103      	cbz	r3, 8007c46 <_sbrk_r+0x1a>
 8007c44:	602b      	str	r3, [r5, #0]
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	20000848 	.word	0x20000848

08007c4c <__malloc_lock>:
 8007c4c:	4770      	bx	lr

08007c4e <__malloc_unlock>:
 8007c4e:	4770      	bx	lr

08007c50 <_init>:
 8007c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c52:	bf00      	nop
 8007c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c56:	bc08      	pop	{r3}
 8007c58:	469e      	mov	lr, r3
 8007c5a:	4770      	bx	lr

08007c5c <_fini>:
 8007c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5e:	bf00      	nop
 8007c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c62:	bc08      	pop	{r3}
 8007c64:	469e      	mov	lr, r3
 8007c66:	4770      	bx	lr
