[INFO]: Current run directory is /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/MSUCAP/tanvir.arafin/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 11
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/arafin_test2/results/synthesis/RISC_SPM.synthesis.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 12
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 13
[INFO]: Core area width: 429.64000000000004
[INFO]: Core area height: 429.76
[INFO]: Final Vertical PDN Offset: 16.32
[INFO]: Final Horizontal PDN Offset: 16.65
[INFO]: Final Vertical PDN Pitch: 153.6
[INFO]: Final Horizontal PDN Pitch: 153.18
[INFO]: Changing layout from 0 to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/floorplan/13-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 14
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/floorplan/13-verilog2def_openroad.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/floorplan/14-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 15
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/floorplan/14-ioPlacer.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/floorplan/RISC_SPM.floorplan.def
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 16
[INFO]: current step index: 17
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/floorplan/RISC_SPM.floorplan.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/floorplan/16-pdn.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 18
[INFO]: Global placement was successful
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/floorplan/16-pdn.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/18-replace.def
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/18-replace.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/18-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 19
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 20
[INFO]: Running Detailed Placement...
[INFO]: current step index: 21
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/18-resizer.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def
[INFO]: Running TritonCTS...
[INFO]: current step index: 22
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/cts/RISC_SPM.cts.def
[INFO]: Writing Verilog...
[INFO]: current step index: 23
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_optimized.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_cts.v
[INFO]: Running Resizer Timing Optimizations...
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/cts/RISC_SPM.cts.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/23-resizer_timing.def
[INFO]: Writing Verilog...
[INFO]: current step index: 24
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_cts.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 25
[INFO]: Routing...
[INFO]: Running Resizer Timing Optimizations...
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/23-resizer_timing.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/25-resizer_timing.def
[INFO]: Writing Verilog...
[INFO]: current step index: 26
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_optimized.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 27
[INFO]: Running Detailed Placement...
[INFO]: current step index: 28
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/placement/25-resizer_timing.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def
[INFO]: Running Global Routing...
[INFO]: current step index: 29
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/placement/RISC_SPM.placement.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.def
[INFO]: Changing layout from 0 to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.guide
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.def
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.guide to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.guide
[INFO]: Current Def is /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.def
[INFO]: Current Guide is /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.guide
[INFO]: Running Fill Insertion...
[INFO]: current step index: 30
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/29-fastroute.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/30-addspacers.def
[INFO]: Writing Verilog...
[INFO]: current step index: 31
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_optimized.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_preroute.v
[INFO]: Running Detailed Routing...
[INFO]: current step index: 32
[INFO]: No DRC violations after detailed routing.
[INFO]: Changing layout from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/30-addspacers.def to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/routing/31-RISC_SPM.def
[INFO]: Running SPEF Extraction...
[INFO]: current step index: 33
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 34
[INFO]: Calculating Runtime From the Start...
[INFO]: Routing completed for RISC_SPM/2021.12.08_16.43.47 in 0h11m10s
[INFO]: Writing Powered Verilog...
[INFO]: current step index: 35
[INFO]: Writing Verilog...
[INFO]: current step index: 36
[INFO]: Yosys won't attempt to rewrite verilog, and the OpenROAD output will be used as is.
[INFO]: Changing netlist from /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/synthesis/RISC_SPM.synthesis_preroute.v to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/lvs/RISC_SPM.lvs.powered.v
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS II...
[INFO]: current step index: 37
[INFO]: current step index: 38
[INFO]: current step index: 39
[INFO]: current step index: 40
[INFO]: Running Klayout to re-generate GDS-II...
[INFO]: Streaming out GDS II...
[INFO]: current step index: 41
[INFO]: Back-up GDS-II streamed out.
[INFO]: Running XOR on the layouts using Klayout...
[INFO]: current step index: 42
[INFO]: current step index: 43
[INFO]: Klayout XOR Complete
[INFO]: Running Magic Spice Export from LEF...
[INFO]: current step index: 44
[INFO]: No Illegal overlaps detected during extraction.
[INFO]: Running LEF LVS...
[INFO]: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/magic/RISC_SPM.spice against /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/lvs/RISC_SPM.lvs.powered.v
[INFO]: current step index: 45
[INFO]: No LVS mismatches.
[INFO]: Running Magic DRC...
[INFO]: current step index: 46
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: Converting DRC Violations to RDB Format...
[INFO]: Converted DRC Violations to RDB Format
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running Antenna Checks...
[INFO]: Running OpenROAD Antenna Rule Checker...
[INFO]: current step index: 47
[INFO]: current step index: 48
[INFO]: Running CVC
[INFO]: current step index: 49
[INFO]: Calculating Runtime From the Start...
[INFO]: flow completed for RISC_SPM/2021.12.08_16.43.47 in 0h14m18s
[INFO]: Saving Runtime Environment
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: RISC_SPM
Run Directory: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47
----------------------------------------

Magic DRC Summary:
Source: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/reports/magic/46-magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/lvs/RISC_SPM.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/reports/routing/48-antenna.rpt
Number of pins violated: 24
Number of nets violated: 22
[INFO]: check full report here: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/reports/final_summary_report.csv
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/reports/routing/33-spef_extraction_sta.slew.rpt
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow Completed Without Fatal Errors.
