

================================================================
== Vivado HLS Report for 'i_relu3'
================================================================
* Date:           Sun Oct 30 00:20:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5153|  5153|  5153|  5153|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  5152|  5152|       322|          -|          -|    16|    no    |
        | + Loop 1.1      |   320|   320|        32|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |    30|    30|         3|          -|          -|    10|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     130|    476|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U29  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln89_1_fu_157_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln89_2_fu_182_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln89_3_fu_204_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln89_fu_135_p2     |     +    |      0|  0|  15|           9|           9|
    |i_fu_105_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_147_p2            |     +    |      0|  0|  13|           4|           1|
    |k_fu_194_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln89_fu_248_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln86_fu_99_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln87_fu_141_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln88_fu_188_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln89_1_fu_238_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln89_fu_232_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln89_fu_244_p2      |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 157|         101|          64|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_60        |   9|          2|    5|         10|
    |input_r_address0  |  15|          3|   11|         33|
    |j_0_reg_71        |   9|          2|    4|          8|
    |k_0_reg_82        |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   25|         66|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln89_2_reg_275   |  11|   0|   12|          1|
    |add_ln89_reg_262     |   8|   0|    9|          1|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_60           |   5|   0|    5|          0|
    |i_reg_257            |   5|   0|    5|          0|
    |icmp_ln89_1_reg_303  |   1|   0|    1|          0|
    |icmp_ln89_reg_298    |   1|   0|    1|          0|
    |input_addr_reg_288   |  11|   0|   11|          0|
    |j_0_reg_71           |   4|   0|    4|          0|
    |j_reg_270            |   4|   0|    4|          0|
    |k_0_reg_82           |   4|   0|    4|          0|
    |k_reg_283            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  64|   0|   66|          2|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    i_relu3   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    i_relu3   | return value |
|input_r_address0  | out |   11|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

