# Generated by Yosys 0.7+436 (git sha1 9ac560f5, gcc 7.2.1 -march=x86-64 -mtune=generic -O2 -fstack-protector-strong -fPIC -Os)

.model uart_tx_8n1
.inputs clk txbyte[0] txbyte[1] txbyte[2] txbyte[3] txbyte[4] txbyte[5] txbyte[6] txbyte[7] senddata
.outputs txdone tx
.names $false
.names $true
1
.names $undef
.subckt SB_LUT4 I0=$abc$697$n77_1 I1=buf_tx[0] I2=$abc$697$n6 I3=$false O=$abc$697$n1
.subckt SB_LUT4 I0=$abc$697$n54 I1=$abc$697$n74 I2=$false I3=$false O=$abc$697$n6
.subckt SB_LUT4 I0=state[0] I1=$abc$697$n73 I2=state[1] I3=$abc$697$n72 O=$abc$697$n54
.subckt SB_LUT4 I0=state[2] I1=state[3] I2=$false I3=$false O=$abc$697$n72
.subckt SB_LUT4 I0=state[4] I1=state[5] I2=state[6] I3=state[7] O=$abc$697$n73
.subckt SB_LUT4 I0=$abc$697$n76_1 I1=$abc$697$n75_1 I2=$abc$697$n132 I3=$false O=$abc$697$n74
.subckt SB_LUT4 I0=bits_sent[4] I1=bits_sent[6] I2=bits_sent[7] I3=bits_sent[3] O=$abc$697$n75_1
.subckt SB_LUT4 I0=bits_sent[0] I1=bits_sent[1] I2=bits_sent[2] I3=bits_sent[5] O=$abc$697$n76_1
.subckt SB_LUT4 I0=$abc$697$n78_1 I1=$abc$697$n73 I2=state[0] I3=$false O=$abc$697$n77_1
.subckt SB_LUT4 I0=state[1] I1=state[2] I2=state[3] I3=$false O=$abc$697$n78_1
.subckt SB_LUT4 I0=$abc$697$n72 I1=$abc$697$n73 I2=state[1] I3=state[0] O=$0\txdone[0:0]
.subckt SB_LUT4 I0=state[1] I1=state[0] I2=$abc$697$n72 I3=$abc$697$n73 O=$abc$697$n49
.subckt SB_LUT4 I0=$abc$697$n6 I1=$abc$697$n82_1 I2=$false I3=$false O=$abc$697$n50
.subckt SB_LUT4 I0=state[0] I1=$abc$697$n73 I2=$abc$697$n78_1 I3=senddata O=$abc$697$n82_1
.subckt SB_LUT4 I0=bits_sent[0] I1=$abc$697$n74 I2=$abc$697$n54 I3=$false O=$abc$697$n55
.subckt SB_LUT4 I0=$abc$697$n86_1 I1=$abc$697$n77_1 I2=$abc$697$n82_1 I3=$false O=$abc$697$n65
.subckt SB_LUT4 I0=state[0] I1=$abc$697$n73 I2=$abc$697$n72 I3=$false O=$abc$697$n86_1
.subckt SB_LUT4 I0=txbyte[0] I1=buf_tx[1] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][0]
.subckt SB_LUT4 I0=txbyte[1] I1=buf_tx[2] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][1]
.subckt SB_LUT4 I0=txbyte[2] I1=buf_tx[3] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][2]
.subckt SB_LUT4 I0=txbyte[3] I1=buf_tx[4] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][3]
.subckt SB_LUT4 I0=txbyte[4] I1=buf_tx[5] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][4]
.subckt SB_LUT4 I0=txbyte[5] I1=buf_tx[6] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][5]
.subckt SB_LUT4 I0=txbyte[6] I1=buf_tx[7] I2=$abc$697$n6 I3=$false O=$0\buf_tx[7:0][6]
.subckt SB_LUT4 I0=$abc$697$n77_1 I1=$abc$697$n95_1 I2=$abc$697$n74 I3=$abc$697$n54 O=$abc$697$n122
.subckt SB_LUT4 I0=$abc$697$n82_1 I1=state[0] I2=$false I3=$false O=$abc$697$n95_1
.subckt SB_LUT4 I0=$abc$697$n77_1 I1=state[1] I2=$false I3=$false O=$abc$697$n123
.subckt SB_LUT4 I0=$abc$697$n2 I1=$false I2=$false I3=$false O=tx
.subckt SB_LUT4 I0=$abc$697$n6 I1=$false I2=$false I3=$false O=$abc$697$n7
.subckt SB_LUT4 I0=bits_sent[7] I1=$false I2=$false I3=$false O=$abc$697$n30
.subckt SB_LUT4 I0=bits_sent[6] I1=$false I2=$false I3=$false O=$abc$697$n31
.subckt SB_LUT4 I0=bits_sent[5] I1=$false I2=$false I3=$false O=$abc$697$n33
.subckt SB_LUT4 I0=bits_sent[4] I1=$false I2=$false I3=$false O=$abc$697$n34
.subckt SB_LUT4 I0=bits_sent[2] I1=$false I2=$false I3=$false O=$abc$697$n37
.subckt SB_LUT4 I0=bits_sent[1] I1=$false I2=$false I3=$false O=$abc$697$n39
.subckt SB_LUT4 I0=bits_sent[0] I1=$false I2=$false I3=$false O=$abc$697$n40
.subckt SB_LUT4 I0=bits_sent[3] I1=$false I2=$false I3=$false O=$abc$697$n137
.subckt SB_CARRY CI=$abc$697$n40 CO=$auto$alumacc.cc:474:replace_alu$77.C[2] I0=$false I1=$abc$697$n39
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$77.C[2] CO=$auto$alumacc.cc:474:replace_alu$77.C[3] I0=$false I1=$abc$697$n37
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$77.C[3] CO=$auto$alumacc.cc:474:replace_alu$77.C[4] I0=$true I1=$abc$697$n137
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$77.C[4] CO=$auto$alumacc.cc:474:replace_alu$77.C[5] I0=$false I1=$abc$697$n34
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$77.C[5] CO=$auto$alumacc.cc:474:replace_alu$77.C[6] I0=$false I1=$abc$697$n33
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$77.C[6] CO=$auto$alumacc.cc:474:replace_alu$77.C[7] I0=$false I1=$abc$697$n31
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$77.C[7] CO=$abc$697$n132 I0=$false I1=$abc$697$n30
.subckt SB_LUT4 I0=$false I1=$true I2=bits_sent[0] I3=$false O=$add$uart_trx.v:58$11_Y[0]
.subckt SB_CARRY CI=bits_sent[0] CO=$auto$alumacc.cc:474:replace_alu$88.C[2] I0=$false I1=bits_sent[1]
.subckt SB_LUT4 I0=$false I1=$false I2=bits_sent[2] I3=$auto$alumacc.cc:474:replace_alu$88.C[2] O=$add$uart_trx.v:58$11_Y[2]
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$88.C[2] CO=$auto$alumacc.cc:474:replace_alu$88.C[3] I0=$false I1=bits_sent[2]
.subckt SB_LUT4 I0=$false I1=$false I2=bits_sent[3] I3=$auto$alumacc.cc:474:replace_alu$88.C[3] O=$add$uart_trx.v:58$11_Y[3]
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$88.C[3] CO=$auto$alumacc.cc:474:replace_alu$88.C[4] I0=$false I1=bits_sent[3]
.subckt SB_LUT4 I0=$false I1=$false I2=bits_sent[4] I3=$auto$alumacc.cc:474:replace_alu$88.C[4] O=$add$uart_trx.v:58$11_Y[4]
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$88.C[4] CO=$auto$alumacc.cc:474:replace_alu$88.C[5] I0=$false I1=bits_sent[4]
.subckt SB_LUT4 I0=$false I1=$false I2=bits_sent[5] I3=$auto$alumacc.cc:474:replace_alu$88.C[5] O=$add$uart_trx.v:58$11_Y[5]
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$88.C[5] CO=$auto$alumacc.cc:474:replace_alu$88.C[6] I0=$false I1=bits_sent[5]
.subckt SB_LUT4 I0=$false I1=$false I2=bits_sent[6] I3=$auto$alumacc.cc:474:replace_alu$88.C[6] O=$add$uart_trx.v:58$11_Y[6]
.subckt SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$88.C[6] CO=$auto$alumacc.cc:474:replace_alu$88.C[7] I0=$false I1=bits_sent[6]
.subckt SB_LUT4 I0=$false I1=$false I2=bits_sent[7] I3=$auto$alumacc.cc:474:replace_alu$88.C[7] O=$add$uart_trx.v:58$11_Y[7]
.subckt SB_DFFE C=clk D=$0\txdone[0:0] E=$abc$697$n49 Q=txdone
.subckt SB_DFFSR C=clk D=$abc$697$n122 Q=state[0] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=$abc$697$n123 Q=state[1] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=state[2] Q=state[2] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=state[3] Q=state[3] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=state[4] Q=state[4] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=state[5] Q=state[5] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=state[6] Q=state[6] R=$0\txdone[0:0]
.subckt SB_DFFSR C=clk D=state[7] Q=state[7] R=$0\txdone[0:0]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][0] E=$abc$697$n50 Q=buf_tx[0]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][1] E=$abc$697$n50 Q=buf_tx[1]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][2] E=$abc$697$n50 Q=buf_tx[2]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][3] E=$abc$697$n50 Q=buf_tx[3]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][4] E=$abc$697$n50 Q=buf_tx[4]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][5] E=$abc$697$n50 Q=buf_tx[5]
.subckt SB_DFFE C=clk D=$0\buf_tx[7:0][6] E=$abc$697$n50 Q=buf_tx[6]
.subckt SB_DFFESR C=clk D=txbyte[7] E=$abc$697$n50 Q=buf_tx[7] R=$abc$697$n6
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[0] E=$abc$697$n54 Q=bits_sent[0] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$abc$697$n39 E=$abc$697$n55 Q=bits_sent[1] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[2] E=$abc$697$n54 Q=bits_sent[2] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[3] E=$abc$697$n54 Q=bits_sent[3] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[4] E=$abc$697$n54 Q=bits_sent[4] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[5] E=$abc$697$n54 Q=bits_sent[5] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[6] E=$abc$697$n54 Q=bits_sent[6] R=$abc$697$n7
.subckt SB_DFFESR C=clk D=$add$uart_trx.v:58$11_Y[7] E=$abc$697$n54 Q=bits_sent[7] R=$abc$697$n7
.subckt SB_DFFE C=clk D=$abc$697$n1 E=$abc$697$n65 Q=$abc$697$n2
.names tx txbit
1 1
.end
