{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718211701147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718211701148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:01:41 2024 " "Processing started: Wed Jun 12 14:01:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718211701148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211701148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morse -c morse " "Command: quartus_map --read_settings_files=on --write_settings_files=off morse -c morse" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211701148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718211701314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718211701314 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 morse2hex.v(38) " "Verilog HDL Expression warning at morse2hex.v(38): truncated literal to match 7 bits" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718211705582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(46) " "Verilog HDL syntax error at morse2hex.v(46) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705582 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(50) " "Verilog HDL Declaration error at morse2hex.v(50): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 50 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(50) " "Verilog HDL syntax error at morse2hex.v(50) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(54) " "Verilog HDL Declaration error at morse2hex.v(54): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 54 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(54) " "Verilog HDL syntax error at morse2hex.v(54) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(58) " "Verilog HDL Declaration error at morse2hex.v(58): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 58 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(58) " "Verilog HDL syntax error at morse2hex.v(58) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(62) " "Verilog HDL Declaration error at morse2hex.v(62): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 62 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(62) " "Verilog HDL syntax error at morse2hex.v(62) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(66) " "Verilog HDL Declaration error at morse2hex.v(66): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(66) " "Verilog HDL syntax error at morse2hex.v(66) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(70) " "Verilog HDL Declaration error at morse2hex.v(70): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 70 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(70) " "Verilog HDL syntax error at morse2hex.v(70) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(74) " "Verilog HDL Declaration error at morse2hex.v(74): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 74 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(74) " "Verilog HDL syntax error at morse2hex.v(74) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(78) " "Verilog HDL Declaration error at morse2hex.v(78): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 78 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(78) " "Verilog HDL syntax error at morse2hex.v(78) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hex_display1 morse2hex.v(82) " "Verilog HDL Declaration error at morse2hex.v(82): identifier \"hex_display1\" is already declared in the present scope" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 82 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"end\" morse2hex.v(82) " "Verilog HDL syntax error at morse2hex.v(82) near text: \"=\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse2hex.v 0 0 " "Found 0 design units, including 0 entities, in source file morse2hex.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image.v 1 1 " "Found 1 design units, including 1 entities, in source file image.v" { { "Info" "ISGN_ENTITY_NAME" "1 image " "Found entity 1: image" {  } { { "image.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/image.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.v 1 1 " "Found 1 design units, including 1 entities, in source file screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2display.V 1 1 " "Found 1 design units, including 1 entities, in source file bin2display.V" { { "Info" "ISGN_ENTITY_NAME" "1 bin2display " "Found entity 1: bin2display" {  } { { "bin2display.V" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/bin2display.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.v 1 1 " "Found 1 design units, including 1 entities, in source file timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Found entity 1: timing" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiving.v 1 1 " "Found 1 design units, including 1 entities, in source file receiving.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiving " "Found entity 1: receiving" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse.v 1 1 " "Found 1 design units, including 1 entities, in source file morse.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse " "Found entity 1: morse" {  } { { "morse.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211705616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718211705691 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 14:01:45 2024 " "Processing ended: Wed Jun 12 14:01:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718211705691 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718211705691 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718211705691 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705691 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 21 s 2 s " "Quartus Prime Flow was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211705746 ""}
