//R Type

//initial begin
//mem[0]= 32'b000000000101_00000_000_00010_0010011;  // ADDI x2, x0, 5
//mem[1]= 32'b000000000111_00000_000_00011_0010011; // ADDI x3, x0, 7
//mem[2]= 32'b0100000_00011_00010_000_00001_0110011;  // SUB x1, x2, x3
//mem[3]= 32'b0000000_00011_00010_001_00001_0110011;  // SLL x1, x2, x3
//mem[4]= 32'b0000000_00011_00010_010_00001_0110011;  // SLT x1, x2, x3
//mem[5]= 32'b0000000_00011_00010_011_00001_0110011;  // SLTU x1, x2, x3
//mem[6]= 32'b0000000_00011_00010_100_00001_0110011;  // XOR x1, x2, x3
//mem[7]= 32'b0000000_00011_00010_101_00001_0110011;  // SRL x1, x2, x3
//mem[8]= 32'b0100000_00011_00010_101_00001_0110011;  // SRA x1, x2, x3
//mem[9]= 32'b0000000_00011_00010_000_00001_0110011;  // ADD x1, x2, x3
//mem[10]= 32'b0000000_00011_00010_110_00001_0110011;  // OR x1, x2, x3
//mem[11]= 32'b0000000_00011_00010_111_00001_0110011;  // AND x1, x2, x3
//mem[12]= 32'b1111111_111111_11111_00001_1101111;  // JAL x1, -4
//end