// Seed: 2332389743
module module_0;
  always id_1 = (id_1 - "");
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = 1;
  reg id_3, id_4, id_5, id_6, id_7;
  module_0();
  assign id_4 = 1;
  assign id_7 = ~id_6;
  always_ff id_5 <= id_0;
endmodule
module module_2 (
    output supply1 id_0,
    input logic id_1,
    output supply0 id_2,
    input logic id_3,
    output supply0 id_4,
    input wor id_5
);
  logic id_7, id_8, id_9;
  module_0();
  always begin
    return id_5 + 1'b0;
  end
  id_10 :
  assert property (@(id_1) id_9) id_10 <= id_3;
endmodule
