INFO-FLOW: Workspace /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls opened at Sun Sep 08 19:23:27 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(6)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(7)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(8)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(9)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(10)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(11)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(12)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(13)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(14)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(15)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(16)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(17)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(18)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(19)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(20)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(25)
Execute     add_files -tb /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(21)
Execute     set_top multihart_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.21 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.33 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(4)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(22)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(23)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 1.4 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.29 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.43 seconds; current allocated memory: 340.145 MB.
Execute       set_directive_top multihart_ip -name=multihart_ip 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../wb.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../wb.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../type.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../type.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../print.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../print.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../new_cycle.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../new_cycle.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../new_cycle.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../multihart_ip.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../multihart_ip.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../multihart_ip.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../mem_access.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../mem_access.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../mem_access.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../mem.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../mem.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../issue.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../issue.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../issue.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../immediate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../immediate.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../fetch.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../fetch.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../execute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../execute.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../emulate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../emulate.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../disassemble.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../disassemble.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../decode.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../decode.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../compute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../compute.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 36.04 seconds. CPU system time: 7.63 seconds. Elapsed time: 43.72 seconds; current allocated memory: 342.816 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.g.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.38 sec.
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.61 sec.
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=multihart_ip -mllvm -hls-db-dir -mllvm /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,595 Compile/Link /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,595 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,176 Unroll/Inline (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,176 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,324 Unroll/Inline (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,324 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,313 Unroll/Inline (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,313 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,297 Unroll/Inline (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,297 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,274 Array/Struct (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,274 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,129 Array/Struct (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,129 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,129 Array/Struct (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,129 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,116 Array/Struct (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,116 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,121 Array/Struct (step 5) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,121 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,090 Performance (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,090 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,088 Performance (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,088 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,088 Performance (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,088 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,608 Performance (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,608 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,654 HW Transforms (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,654 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,629 HW Transforms (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,629 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'multihart_ip' (../../multihart_ip.cpp:116:9)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.215)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.210)' (../../fetch.cpp:115:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_d(ap_uint<2>, f_state_s*, from_f_to_d_s*) (.211)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.210)' (../../fetch.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, f_state_s*, unsigned int*) (.212)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.210)' (../../fetch.cpp:135:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(from_e_to_f_s, f_state_s*) (.213)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.210)' (../../fetch.cpp:123:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_f_s, f_state_s*) (.214)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.210)' (../../fetch.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.188)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.189)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.190)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.191)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.184)' into 'decode_instruction(unsigned int, decoded_instruction_s*) (.183)' (../../decode.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.144)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.142)' (../../decode.cpp:85:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.155)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.142)' (../../decode.cpp:84:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.158)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.142)' (../../decode.cpp:83:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.170)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.142)' (../../decode.cpp:82:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.171)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.142)' (../../decode.cpp:81:24)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.142)' into 'stage_job(ap_uint<2>, d_state_s*) (.135)' (../../decode.cpp:104:3)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*) (.183)' into 'stage_job(ap_uint<2>, d_state_s*) (.135)' (../../decode.cpp:103:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.26.209)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.132)' (../../decode.cpp:196:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_i(ap_uint<2>, d_state_s*, from_d_to_i_s*) (.133)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.132)' (../../decode.cpp:225:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<2>, d_state_s*, from_d_to_f_s*) (.134)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.132)' (../../decode.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, d_state_s*) (.135)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.132)' (../../decode.cpp:209:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_f(from_f_to_d_s, d_state_s*) (.208)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.132)' (../../decode.cpp:200:5)
INFO: [HLS 214-131] Inlining function 'select_hart(i_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1> (*) [32], ap_uint<1>*, ap_uint<2>*) (.131)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.127)' (../../issue.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_e(ap_uint<2>, i_state_s*, from_i_to_e_s*) (.128)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.127)' (../../issue.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, i_state_s*, int (*) [32]) (.129)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.127)' (../../issue.cpp:219:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_i_s, ap_uint<1> (*) [32], i_state_s*) (.130)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.127)' (../../issue.cpp:203:5)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, decoded_instruction_s, int) (.91)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.90)' (../../execute.cpp:53:18)
INFO: [HLS 214-131] Inlining function 'compute_result(int, ap_uint<15>, decoded_instruction_s) (.101)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.90)' (../../execute.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s) (.114)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.90)' (../../execute.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.124)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.90)' (../../execute.cpp:41:12)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.21.126)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' (../../execute.cpp:181:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_m(ap_uint<2>, int, int, ap_uint<15>, e_state_s*, from_e_to_m_s*) (.79)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' (../../execute.cpp:209:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<2>, e_state_s*, from_e_to_f_s*) (.86)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' (../../execute.cpp:208:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, e_state_s*, ap_uint<1>, ap_uint<15>) (.87)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' (../../execute.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.90)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' (../../execute.cpp:194:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_i(from_i_to_e_s, e_state_s*) (.125)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' (../../execute.cpp:185:5)
INFO: [HLS 214-131] Inlining function 'mem_store(ap_uint<2>, int (*) [8192], ap_uint<17>, int, ap_uint<2>) (.23)' into 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<17>, ap_uint<3>, int (*) [8192], int*) (.22)' (../../mem_access.cpp:53:5)
INFO: [HLS 214-131] Inlining function 'mem_load(ap_uint<2>, int (*) [8192], ap_uint<17>, ap_uint<3>) (.57)' into 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<17>, ap_uint<3>, int (*) [8192], int*) (.22)' (../../mem_access.cpp:51:14)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.77)' into 'mem_access(from_e_to_m_s, ap_uint<1>*, int (*) [8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.20)' (../../mem_access.cpp:137:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_w(ap_uint<2>, m_state_s*, from_m_to_w_s*) (.21)' into 'mem_access(from_e_to_m_s, ap_uint<1>*, int (*) [8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.20)' (../../mem_access.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<17>, ap_uint<3>, int (*) [8192], int*) (.22)' into 'mem_access(from_e_to_m_s, ap_uint<1>*, int (*) [8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.20)' (../../mem_access.cpp:150:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(from_e_to_m_s, m_state_s*) (.67)' into 'mem_access(from_e_to_m_s, ap_uint<1>*, int (*) [8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.20)' (../../mem_access.cpp:141:5)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.16)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.11)' (../../wb.cpp:115:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, w_state_s*, int (*) [32], ap_uint<1>*) (.12)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.11)' (../../wb.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_m(from_m_to_w_s, w_state_s*) (.15)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.11)' (../../wb.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'lock_unlock_update(ap_uint<1>, ap_uint<2>, ap_uint<5>, ap_uint<1>, ap_uint<2>, ap_uint<5>, ap_uint<1> (*) [32]) (.2)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.11)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:221:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, ap_uint<1>*, int (*) [8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.20)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:219:5)
INFO: [HLS 214-131] Inlining function 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.78)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:214:5)
INFO: [HLS 214-131] Inlining function 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.127)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.132)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:209:5)
INFO: [HLS 214-131] Inlining function 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.210)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:207:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>*, ap_uint<1>*) (.216)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(from_i_to_e_s, counter_s) (.225)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:205:15)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_d_s, from_d_to_f_s, from_d_to_i_s, from_i_to_e_s, from_e_to_f_s, from_e_to_m_s, from_m_to_w_s, from_d_to_f_s*, from_e_to_f_s*, from_f_to_d_s*, from_d_to_i_s*, from_i_to_e_s*, from_e_to_m_s*, from_m_to_w_s*) (.226)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:202:2)
INFO: [HLS 214-131] Inlining function 'init_file(int (*) [32], ap_uint<1> (*) [32]) (.227)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:183:3)
INFO: [HLS 214-131] Inlining function 'init_w_state(ap_uint<1>*) (.237)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:182:3)
INFO: [HLS 214-131] Inlining function 'init_m_state(ap_uint<1>*) (.238)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:181:3)
INFO: [HLS 214-131] Inlining function 'init_e_state(ap_uint<1>*) (.239)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'init_i_state(ap_uint<1>*) (.240)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'init_d_state(ap_uint<1>*) (.241)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'init_f_state(ap_uint<4>, unsigned int*, f_state_s*, ap_uint<1>*) (.242)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:176:3)
INFO: [HLS 214-131] Inlining function 'init_exit(ap_uint<4>, ap_uint<1>*) (.249)' into 'multihart_ip(unsigned int, unsigned int*, unsigned int*, int (*) [8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:175:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (../../multihart_ip.cpp:66:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (../../multihart_ip.cpp:66:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (../../multihart_ip.cpp:30:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (../../multihart_ip.cpp:33:22) in function 'multihart_ip' completely with a factor of 32 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../../wb.cpp:17:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../../mem_access.cpp:13:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../execute.cpp:14:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../../issue.cpp:11:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../decode.cpp:14:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (../../fetch.cpp:16:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (../../multihart_ip.cpp:52:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:117:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:119:8)
INFO: [HLS 214-248] Applying array_partition to 'f_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:123:9)
INFO: [HLS 214-248] Applying array_partition to 'f_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:125:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:129:9)
INFO: [HLS 214-248] Applying array_partition to 'd_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:131:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:131:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:131:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:131:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:136:9)
INFO: [HLS 214-248] Applying array_partition to 'i_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.opcode': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_op_imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.wait_12': Complete partitioning on dimension 1. (../../multihart_ip.cpp:138:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:142:9)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.is_target': Complete partitioning on dimension 1. (../../multihart_ip.cpp:144:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:149:9)
INFO: [HLS 214-248] Applying array_partition to 'm_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.address': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_h': Complete partitioning on dimension 1. (../../multihart_ip.cpp:151:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:155:9)
INFO: [HLS 214-248] Applying array_partition to 'w_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:157:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:157:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:157:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:157:12)
INFO: [HLS 214-248] Applying array_partition to 'has_exited': Complete partitioning on dimension 1. (../../multihart_ip.cpp:159:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:127:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:45:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:44:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:45:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:99:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:99:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:95:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:95:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:93:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:93:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:202:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:33:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:30:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:106:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:103:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:98:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:95:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:87:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:84:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:77:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:74:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:134:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:122:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:118:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:208:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:199:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:131:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:128:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:127:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:204:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:213:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:207:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:193:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:184:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:149:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:140:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:189:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:118:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:145:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.19 seconds. CPU system time: 0.51 seconds. Elapsed time: 14.11 seconds; current allocated memory: 346.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.992 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top multihart_ip -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.0.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.5 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 362.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.prechk.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 374.969 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc to /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 2.35 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.tmp.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:194:9) to (../../decode.cpp:203:17) in function 'multihart_ip'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:208:5) to (../../decode.cpp:78:3) in function 'multihart_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:129:9) to (../../mem_access.cpp:144:17) in function 'multihart_ip'... converting 98 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:102:24) to (../../decode.cpp:229:42) in function 'multihart_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem_access.cpp:149:5) to (../../mem_access.cpp:50:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:149:9) to (../../wb.cpp:131:7) in function 'multihart_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem.cpp:7:11) to (../../mem_access.cpp:51:12) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../wb.cpp:132:35) to (../../wb.cpp:44:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multihart_ip' (../../multihart_ip.cpp:4:44)...28 expression(s) balanced.
Command         transform done; 1.33 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.68 seconds; current allocated memory: 428.730 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.2.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 3.41 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.69 seconds; current allocated memory: 433.871 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.37 sec.
Command     elaborate done; 66.21 sec.
Execute     ap_eval exec zip -j /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'multihart_ip' ...
Execute       ap_set_top_model multihart_ip 
Execute       get_model_list multihart_ip -filter all-wo-channel -topdown 
Execute       preproc_iomode -model multihart_ip 
Execute       preproc_iomode -model multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Model list for configure: multihart_ip_Pipeline_VITIS_LOOP_193_1 multihart_ip
INFO-FLOW: Configuring Module : multihart_ip_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       apply_spec_resource_limit multihart_ip_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Configuring Module : multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       apply_spec_resource_limit multihart_ip 
INFO-FLOW: Model list for preprocess: multihart_ip_Pipeline_VITIS_LOOP_193_1 multihart_ip
INFO-FLOW: Preprocessing Module: multihart_ip_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       cdfg_preprocess -model multihart_ip_Pipeline_VITIS_LOOP_193_1 
Command       cdfg_preprocess done; 1.39 sec.
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Preprocessing Module: multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       cdfg_preprocess -model multihart_ip 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for synthesis: multihart_ip_Pipeline_VITIS_LOOP_193_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       schedule -model multihart_ip_Pipeline_VITIS_LOOP_193_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_193_1'
WARNING: [HLS 200-871] Estimated clock period (18.680 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip_Pipeline_VITIS_LOOP_193_1' consists of the following:
	'load' operation 1 bit ('is_reg_computed') on local variable 'is_reg_computed', ../../multihart_ip.cpp:119 [981]  (0.000 ns)
	'sparsemux' operation 1 bit ('tmp_20', ../../issue.cpp:33->../../issue.cpp:203->../../multihart_ip.cpp:211) [1899]  (3.205 ns)
	'sparsemux' operation 1 bit ('tmp_21', ../../issue.cpp:33->../../issue.cpp:203->../../multihart_ip.cpp:211) [1900]  (1.827 ns)
	'and' operation 1 bit ('is_locked_2', ../../issue.cpp:33->../../issue.cpp:203->../../multihart_ip.cpp:211) [1901]  (0.000 ns)
	'or' operation 1 bit ('i_state.wait_12', ../../issue.cpp:35->../../issue.cpp:203->../../multihart_ip.cpp:211) [1902]  (0.978 ns)
	'select' operation 1 bit ('i_state.wait_12', ../../issue.cpp:34->../../issue.cpp:203->../../multihart_ip.cpp:211) [1906]  (0.993 ns)
	'sparsemux' operation 1 bit ('tmp_23', ../../issue.cpp:208->../../multihart_ip.cpp:211) [2003]  (1.827 ns)
	'and' operation 1 bit ('and_ln208', ../../issue.cpp:208->../../multihart_ip.cpp:211) [2014]  (0.978 ns)
	'select' operation 2 bit ('conv_i32_i4116432', ../../issue.cpp:208->../../multihart_ip.cpp:211) [2016]  (0.993 ns)
	'sparsemux' operation 5 bit ('tmp_26', ../../issue.cpp:215->../../multihart_ip.cpp:211) [2020]  (1.827 ns)
	'sparsemux' operation 5 bit ('i_destination', ../../issue.cpp:207->../../multihart_ip.cpp:211) [2073]  (1.588 ns)
	'icmp' operation 1 bit ('icmp_ln96_1', ../../multihart_ip.cpp:96->../../multihart_ip.cpp:224) [3251]  (1.780 ns)
	'or' operation 1 bit ('or_ln96', ../../multihart_ip.cpp:96->../../multihart_ip.cpp:224) [3252]  (0.978 ns)
	blocking operation 1.7073 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 68.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68.87 seconds. CPU system time: 1.24 seconds. Elapsed time: 70.25 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.sched.adb -f 
Command       db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling multihart_ip_Pipeline_VITIS_LOOP_193_1.
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       bind -model multihart_ip_Pipeline_VITIS_LOOP_193_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.bind.adb -f 
Command       db_write done; 0.36 sec.
INFO-FLOW: Finish binding multihart_ip_Pipeline_VITIS_LOOP_193_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip 
Execute       schedule -model multihart_ip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.sched.adb -f 
INFO-FLOW: Finish scheduling multihart_ip.
Execute       set_default_model multihart_ip 
Execute       bind -model multihart_ip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.bind.adb -f 
INFO-FLOW: Finish binding multihart_ip.
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for RTL generation: multihart_ip_Pipeline_VITIS_LOOP_193_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multihart_ip_Pipeline_VITIS_LOOP_193_1 -top_prefix multihart_ip_ -sub_prefix multihart_ip_ -mg_file /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multihart_ip_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_15_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_1_1_1': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_3_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_5_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip_Pipeline_VITIS_LOOP_193_1'.
Command       create_rtl_model done; 1.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.991 GB.
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vhdl -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/vhdl/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vlog -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/verilog/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1 
Execute       syn_report -csynth -model multihart_ip_Pipeline_VITIS_LOOP_193_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_Pipeline_VITIS_LOOP_193_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model multihart_ip_Pipeline_VITIS_LOOP_193_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_Pipeline_VITIS_LOOP_193_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model multihart_ip_Pipeline_VITIS_LOOP_193_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_193_1 -f -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.adb 
Command       db_write done; 0.4 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_193_1 -bindview -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info multihart_ip_Pipeline_VITIS_LOOP_193_1 -p /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multihart_ip -top_prefix  -sub_prefix multihart_ip_ -mg_file /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/running_hart_set' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/start_pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multihart_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'running_hart_set', 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.991 GB.
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vhdl -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/vhdl/multihart_ip 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vlog -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/verilog/multihart_ip 
Execute       syn_report -csynth -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model multihart_ip -f -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.adb 
Execute       db_write -model multihart_ip -bindview -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multihart_ip -p /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip 
Execute       export_constraint_db -f -tool general -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute       syn_report -designview -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.design.xml 
Execute       syn_report -csynthDesign -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth.rpt -MHOut /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.protoinst 
Execute       sc_get_clocks multihart_ip 
Execute       sc_get_portdomain multihart_ip 
INFO-FLOW: Model list for RTL component generation: multihart_ip_Pipeline_VITIS_LOOP_193_1 multihart_ip
INFO-FLOW: Handling components in module [multihart_ip_Pipeline_VITIS_LOOP_193_1] ... 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_15_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_15_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_65_5_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_65_5_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_5_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_5_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_2_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_2_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_5_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_3_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_3_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_6_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_6_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_20_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_20_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_2_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_2_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_65_5_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_65_5_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_7_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_7_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_15_6_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_15_6_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_17_7_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_17_7_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_13_5_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_13_5_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_3_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_3_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_3_8_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_3_8_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_13_3_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_13_3_32_1_1
INFO-FLOW: Found component multihart_ip_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [multihart_ip] ... 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
INFO-FLOW: Found component multihart_ip_control_s_axi.
INFO-FLOW: Append model multihart_ip_control_s_axi
INFO-FLOW: Append model multihart_ip_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: Append model multihart_ip
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: multihart_ip_sparsemux_9_2_1_1_1 multihart_ip_sparsemux_7_2_1_1_1 multihart_ip_sparsemux_9_2_15_1_1 multihart_ip_sparsemux_9_2_32_1_1 multihart_ip_sparsemux_65_5_1_1_1 multihart_ip_sparsemux_9_2_5_1_1 multihart_ip_sparsemux_7_2_2_1_1 multihart_ip_sparsemux_7_2_5_1_1 multihart_ip_sparsemux_9_2_3_1_1 multihart_ip_sparsemux_9_2_6_1_1 multihart_ip_sparsemux_9_2_20_1_1 multihart_ip_sparsemux_9_2_2_1_1 multihart_ip_sparsemux_65_5_32_1_1 multihart_ip_sparsemux_9_2_7_1_1 multihart_ip_sparsemux_15_6_1_1_1 multihart_ip_sparsemux_17_7_32_1_1 multihart_ip_sparsemux_13_5_32_1_1 multihart_ip_sparsemux_9_3_32_1_1 multihart_ip_sparsemux_7_2_1_1_1 multihart_ip_sparsemux_9_3_8_1_1 multihart_ip_sparsemux_13_3_32_1_1 multihart_ip_flow_control_loop_pipe_sequential_init multihart_ip_control_s_axi multihart_ip_Pipeline_VITIS_LOOP_193_1 multihart_ip
INFO-FLOW: Generating /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_15_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_65_5_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_5_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_2_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_3_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_6_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_20_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_2_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_65_5_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_7_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_15_6_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_17_7_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_13_5_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_3_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_3_8_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_13_3_32_1_1
INFO-FLOW: To file: write model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multihart_ip_control_s_axi
INFO-FLOW: To file: write model multihart_ip_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: To file: write model multihart_ip
INFO-FLOW: Generating /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/vhdl' dstVlogDir='/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/vlog' tclDir='/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db' modelList='multihart_ip_sparsemux_9_2_1_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_9_2_15_1_1
multihart_ip_sparsemux_9_2_32_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_9_2_5_1_1
multihart_ip_sparsemux_7_2_2_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_9_2_3_1_1
multihart_ip_sparsemux_9_2_6_1_1
multihart_ip_sparsemux_9_2_20_1_1
multihart_ip_sparsemux_9_2_2_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_9_2_7_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_9_3_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_193_1
multihart_ip
' expOnly='0'
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.991 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='multihart_ip_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='multihart_ip_sparsemux_9_2_1_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_9_2_15_1_1
multihart_ip_sparsemux_9_2_32_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_9_2_5_1_1
multihart_ip_sparsemux_7_2_2_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_9_2_3_1_1
multihart_ip_sparsemux_9_2_6_1_1
multihart_ip_sparsemux_9_2_20_1_1
multihart_ip_sparsemux_9_2_2_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_9_2_7_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_9_3_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_193_1
multihart_ip
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute       sc_get_clocks multihart_ip 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 128 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST multihart_ip MODULE2INSTS {multihart_ip multihart_ip multihart_ip_Pipeline_VITIS_LOOP_193_1 grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149} INST2MODULE {multihart_ip multihart_ip grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 multihart_ip_Pipeline_VITIS_LOOP_193_1} INSTDATA {multihart_ip {DEPTH 1 CHILDREN grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149} grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149 {DEPTH 2 CHILDREN {}}} MODULEDATA {multihart_ip_Pipeline_VITIS_LOOP_193_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_nbi_out SOURCE ../../multihart_ip.cpp:77 VARIABLE c_nbi LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_nbc_out SOURCE ../../multihart_ip.cpp:78 VARIABLE c_nbc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_7360_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_7366_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_7372_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_7378_p2 SOURCE ../../fetch.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_fu_7384_p2 SOURCE ../../fetch.cpp:55 VARIABLE c LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_fu_7390_p2 SOURCE ../../fetch.cpp:57 VARIABLE xor_ln57 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_24_fu_7396_p2 SOURCE ../../fetch.cpp:57 VARIABLE c_24 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln60_fu_7402_p2 SOURCE ../../fetch.cpp:60 VARIABLE xor_ln60 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_25_fu_7408_p2 SOURCE ../../fetch.cpp:60 VARIABLE c_25 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln61_fu_7414_p2 SOURCE ../../fetch.cpp:61 VARIABLE xor_ln61 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_26_fu_7420_p2 SOURCE ../../fetch.cpp:61 VARIABLE c_26 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln78_fu_7426_p2 SOURCE ../../fetch.cpp:78 VARIABLE xor_ln78 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_fu_7432_p2 SOURCE ../../fetch.cpp:78 VARIABLE h01 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_fu_7442_p2 SOURCE ../../fetch.cpp:79 VARIABLE c01 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_fu_7448_p3 SOURCE ../../fetch.cpp:80 VARIABLE h23 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_fu_7456_p3 SOURCE ../../fetch.cpp:82 VARIABLE selected_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln83_fu_7464_p2 SOURCE ../../fetch.cpp:83 VARIABLE or_ln83 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_fu_7470_p2 SOURCE ../../fetch.cpp:83 VARIABLE is_selected LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_fu_7476_p2 SOURCE ../../fetch.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_1_fu_7482_p2 SOURCE ../../fetch.cpp:118 VARIABLE icmp_ln118_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_2_fu_7488_p2 SOURCE ../../fetch.cpp:118 VARIABLE icmp_ln118_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp3_fu_7494_p2 SOURCE ../../decode.cpp:229 VARIABLE sel_tmp3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_fu_7500_p2 SOURCE ../../fetch.cpp:118 VARIABLE or_ln118 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_1_fu_7506_p2 SOURCE ../../fetch.cpp:118 VARIABLE or_ln118_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_2_fu_7512_p2 SOURCE ../../fetch.cpp:118 VARIABLE or_ln118_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_9_fu_7518_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_fu_7526_p2 SOURCE ../../fetch.cpp:118 VARIABLE and_ln118 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_10_fu_7532_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_1_fu_7540_p2 SOURCE ../../fetch.cpp:118 VARIABLE and_ln118_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_12_fu_7546_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_2_fu_7554_p2 SOURCE ../../fetch.cpp:118 VARIABLE and_ln118_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_11_fu_7560_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp6_fu_15101_p2 SOURCE ../../fetch.cpp:118 VARIABLE not_sel_tmp6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_7_fu_15106_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_6_fu_15112_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_5_fu_15117_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_4_fu_15122_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_7568_p2 SOURCE ../../fetch.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_1_fu_7574_p2 SOURCE ../../fetch.cpp:122 VARIABLE icmp_ln122_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_2_fu_7580_p2 SOURCE ../../fetch.cpp:122 VARIABLE icmp_ln122_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp37_fu_7586_p2 SOURCE ../../execute.cpp:189 VARIABLE sel_tmp37 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_fu_7592_p2 SOURCE ../../fetch.cpp:122 VARIABLE or_ln122 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_1_fu_7598_p2 SOURCE ../../fetch.cpp:122 VARIABLE or_ln122_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_2_fu_7604_p2 SOURCE ../../fetch.cpp:122 VARIABLE or_ln122_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_2_fu_7806_p8 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_14 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_fu_7618_p2 SOURCE ../../fetch.cpp:122 VARIABLE and_ln122 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_2_fu_7806_p6 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_15 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_1_fu_7632_p2 SOURCE ../../fetch.cpp:122 VARIABLE and_ln122_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_2_fu_7806_p4 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_16 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_2_fu_7646_p2 SOURCE ../../fetch.cpp:122 VARIABLE and_ln122_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_2_fu_7806_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_17 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp40_fu_15127_p2 SOURCE ../../fetch.cpp:122 VARIABLE not_sel_tmp40 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_11_fu_15132_p2 SOURCE ../../fetch.cpp:134 VARIABLE f_state_is_full_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_10_fu_15138_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_9_fu_15143_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_8_fu_15148_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U1 SOURCE ../../fetch.cpp:127 VARIABLE tmp LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln127_fu_7684_p2 SOURCE ../../fetch.cpp:127 VARIABLE xor_ln127 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_fu_7690_p2 SOURCE ../../fetch.cpp:127 VARIABLE or_ln127 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U2 SOURCE ../../fetch.cpp:128 VARIABLE tmp_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME p_ph_fu_7752_p6 SOURCE ../../fetch.cpp:128 VARIABLE xor_ln128 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln127_fu_7726_p2 SOURCE ../../fetch.cpp:127 VARIABLE and_ln127 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp71_demorgan_fu_7732_p2 SOURCE ../../decode.cpp:229 VARIABLE sel_tmp71_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp71_fu_7738_p2 SOURCE ../../decode.cpp:229 VARIABLE sel_tmp71 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U3 SOURCE ../../fetch.cpp:127 VARIABLE p_ph LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME fetching_hart_fu_7772_p3 SOURCE ../../fetch.cpp:83 VARIABLE fetching_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_fu_7780_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_1_fu_7786_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_fu_7792_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_2_fu_7806_p10 SOURCE ../../fetch.cpp:131 VARIABLE cond_lvalue44_i63086367 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_15153_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_1_fu_15158_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_2_fu_15163_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln134_fu_15168_p2 SOURCE ../../fetch.cpp:134 VARIABLE or_ln134 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln134_1_fu_15174_p2 SOURCE ../../fetch.cpp:134 VARIABLE or_ln134_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U4 SOURCE ../../fetch.cpp:39 VARIABLE f_to_d_fetch_pc_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_1_fu_7835_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_1_fu_7841_p2 SOURCE ../../fetch.cpp:83 VARIABLE xor_ln83_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_2_fu_7847_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_3_fu_7853_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_2_fu_7859_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp102_fu_15180_p2 SOURCE ../../fetch.cpp:131 VARIABLE not_sel_tmp102 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_19_fu_15185_p2 SOURCE ../../fetch.cpp:134 VARIABLE f_state_is_full_19 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_12_fu_15191_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_18_demorgan_fu_15197_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_18_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME f_state_is_full_18_fu_15202_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_18 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_13_fu_15208_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_13 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_17_demorgan_fu_15214_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_17_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME f_state_is_full_17_fu_15219_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_17 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_14_fu_15225_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_14 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_16_demorgan_fu_15231_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_16_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME f_state_is_full_16_fu_15236_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_16 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_15_fu_15242_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_15 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_hart_1_fu_15248_p3 SOURCE ../../fetch.cpp:131 VARIABLE f_to_d_hart_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_1_fu_15253_p3 SOURCE ../../fetch.cpp:131 VARIABLE f_to_d_fetch_pc_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_instruction_1_fu_15259_p3 SOURCE ../../fetch.cpp:131 VARIABLE f_to_d_instruction_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln137_fu_7865_p2 SOURCE ../../decode.cpp:137 VARIABLE xor_ln137 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_27_fu_7871_p2 SOURCE ../../decode.cpp:137 VARIABLE c_27 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln139_fu_7877_p2 SOURCE ../../decode.cpp:139 VARIABLE xor_ln139 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_28_fu_7883_p2 SOURCE ../../decode.cpp:139 VARIABLE c_28 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln142_fu_7889_p2 SOURCE ../../decode.cpp:142 VARIABLE xor_ln142 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_29_fu_7895_p2 SOURCE ../../decode.cpp:142 VARIABLE c_29 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_fu_7901_p2 SOURCE ../../decode.cpp:143 VARIABLE xor_ln143 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_30_fu_7907_p2 SOURCE ../../decode.cpp:143 VARIABLE c_30 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_1_fu_7913_p2 SOURCE ../../decode.cpp:160 VARIABLE h01_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_1_fu_7923_p2 SOURCE ../../decode.cpp:161 VARIABLE c01_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_1_fu_7929_p3 SOURCE ../../decode.cpp:162 VARIABLE h23_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_1_fu_7937_p3 SOURCE ../../decode.cpp:164 VARIABLE selected_hart_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln165_fu_7945_p2 SOURCE ../../decode.cpp:165 VARIABLE or_ln165 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_6_fu_7951_p2 SOURCE ../../decode.cpp:165 VARIABLE is_selected_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln199_fu_7957_p2 SOURCE ../../decode.cpp:199 VARIABLE icmp_ln199 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln199_1_fu_7963_p2 SOURCE ../../decode.cpp:199 VARIABLE icmp_ln199_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln199_2_fu_7969_p2 SOURCE ../../decode.cpp:199 VARIABLE icmp_ln199_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp184_fu_7975_p2 SOURCE ../../fetch.cpp:131 VARIABLE sel_tmp184 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln199_fu_7981_p2 SOURCE ../../decode.cpp:199 VARIABLE or_ln199 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln199_1_fu_7987_p2 SOURCE ../../decode.cpp:199 VARIABLE or_ln199_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln199_2_fu_7993_p2 SOURCE ../../decode.cpp:199 VARIABLE or_ln199_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_8157_p8 SOURCE ../../decode.cpp:199 VARIABLE d_state_instruction_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln199_fu_8007_p2 SOURCE ../../decode.cpp:199 VARIABLE and_ln199 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_8157_p6 SOURCE ../../decode.cpp:199 VARIABLE d_state_instruction_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln199_1_fu_8021_p2 SOURCE ../../decode.cpp:199 VARIABLE and_ln199_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_8157_p4 SOURCE ../../decode.cpp:199 VARIABLE d_state_instruction_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln199_2_fu_8035_p2 SOURCE ../../decode.cpp:199 VARIABLE and_ln199_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_8157_p2 SOURCE ../../decode.cpp:199 VARIABLE d_state_instruction_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_6_fu_15602_p8 SOURCE ../../decode.cpp:199 VARIABLE d_state_fetch_pc_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_6_fu_15602_p6 SOURCE ../../decode.cpp:199 VARIABLE d_state_fetch_pc_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_6_fu_15602_p4 SOURCE ../../decode.cpp:199 VARIABLE d_state_fetch_pc_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_6_fu_15602_p2 SOURCE ../../decode.cpp:199 VARIABLE d_state_fetch_pc_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp187_fu_8049_p2 SOURCE ../../decode.cpp:199 VARIABLE not_sel_tmp187 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_7_fu_8055_p2 SOURCE ../../decode.cpp:199 VARIABLE d_state_is_full_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_6_fu_8061_p2 SOURCE ../../decode.cpp:199 VARIABLE d_state_is_full_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_5_fu_8067_p2 SOURCE ../../decode.cpp:199 VARIABLE d_state_is_full_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_4_fu_8073_p2 SOURCE ../../decode.cpp:199 VARIABLE d_state_is_full_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln203_fu_8079_p2 SOURCE ../../decode.cpp:203 VARIABLE or_ln203 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_8157_p10 SOURCE ../../decode.cpp:205 VARIABLE decoding_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U5 SOURCE ../../decode.cpp:204 VARIABLE tmp_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U6 SOURCE ../../decode.cpp:103 VARIABLE instruction_assign LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_lui_fu_15361_p2 SOURCE ../../decode.cpp:34 VARIABLE d_i_is_lui LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_jal_fu_15366_p2 SOURCE ../../decode.cpp:36 VARIABLE d_i_is_jal LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_jalr_fu_15371_p2 SOURCE ../../decode.cpp:37 VARIABLE d_i_is_jalr LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_load_1_fu_15376_p2 SOURCE ../../decode.cpp:38 VARIABLE d_i_is_load_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_store_fu_15381_p2 SOURCE ../../decode.cpp:39 VARIABLE d_i_is_store LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_15386_p2 SOURCE ../../decode.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln102_fu_15391_p2 SOURCE ../../multihart_ip.cpp:102 VARIABLE or_ln102 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln102_1_fu_15397_p2 SOURCE ../../multihart_ip.cpp:102 VARIABLE or_ln102_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln50_fu_15403_p2 SOURCE ../../decode.cpp:50 VARIABLE icmp_ln50 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_15427_p2 SOURCE ../../decode.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_fu_15433_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_1_fu_15439_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_2_fu_15445_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_3_fu_15451_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln54_fu_15457_p2 SOURCE ../../decode.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln51_fu_15462_p2 SOURCE ../../decode.cpp:51 VARIABLE xor_ln51 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME d_i_is_rs2_reg_fu_15468_p2 SOURCE ../../decode.cpp:51 VARIABLE d_i_is_rs2_reg LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_ret_fu_15474_p2 SOURCE ../../decode.cpp:60 VARIABLE d_i_is_ret LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_15479_p2 SOURCE ../../decode.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_r_type_fu_15484_p2 SOURCE ../../decode.cpp:65 VARIABLE d_i_is_r_type LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U53 SOURCE ../../decode.cpp:108 VARIABLE tmp_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_to_f_relative_pc_1_ph_v_fu_15635_p3 SOURCE ../../decode.cpp:36 VARIABLE d_to_f_relative_pc_1_ph_v LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_to_f_relative_pc_1_ph_fu_15643_p2 SOURCE ../../decode.cpp:108 VARIABLE d_to_f_relative_pc_1_ph LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln229_fu_15649_p2 SOURCE ../../decode.cpp:229 VARIABLE icmp_ln229 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_fu_15654_p2 SOURCE ../../decode.cpp:230 VARIABLE xor_ln230 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_fu_15660_p2 SOURCE ../../decode.cpp:229 VARIABLE xor_ln229 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln229_1_fu_15666_p2 SOURCE ../../decode.cpp:229 VARIABLE or_ln229_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln229_fu_15672_p2 SOURCE ../../decode.cpp:229 VARIABLE or_ln229 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln229_fu_15678_p2 SOURCE ../../decode.cpp:229 VARIABLE and_ln229 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U7 SOURCE ../../issue.cpp:74 VARIABLE tmp_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_fu_8644_p2 SOURCE ../../issue.cpp:74 VARIABLE is_locked_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U8 SOURCE ../../issue.cpp:77 VARIABLE tmp_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_fu_8786_p2 SOURCE ../../issue.cpp:77 VARIABLE is_locked_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_fu_8792_p2 SOURCE ../../issue.cpp:79 VARIABLE wait_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln80_fu_8798_p2 SOURCE ../../issue.cpp:80 VARIABLE xor_ln80 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_8804_p2 SOURCE ../../issue.cpp:80 VARIABLE and_ln80 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln80_1_fu_8810_p2 SOURCE ../../issue.cpp:80 VARIABLE xor_ln80_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_8_fu_8816_p2 SOURCE ../../issue.cpp:80 VARIABLE c_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U9 SOURCE ../../issue.cpp:84 VARIABLE tmp_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_1_fu_8958_p2 SOURCE ../../issue.cpp:84 VARIABLE is_locked_1_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U10 SOURCE ../../issue.cpp:87 VARIABLE tmp_s LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_1_fu_9100_p2 SOURCE ../../issue.cpp:87 VARIABLE is_locked_2_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_1_fu_9106_p2 SOURCE ../../issue.cpp:89 VARIABLE wait_12_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_fu_9112_p2 SOURCE ../../issue.cpp:90 VARIABLE xor_ln90 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_fu_9118_p2 SOURCE ../../issue.cpp:90 VARIABLE and_ln90 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_1_fu_9124_p2 SOURCE ../../issue.cpp:90 VARIABLE xor_ln90_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_9_fu_9130_p2 SOURCE ../../issue.cpp:90 VARIABLE c_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U11 SOURCE ../../issue.cpp:95 VARIABLE tmp_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_2_fu_9272_p2 SOURCE ../../issue.cpp:95 VARIABLE is_locked_1_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U12 SOURCE ../../issue.cpp:98 VARIABLE tmp_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_2_fu_9414_p2 SOURCE ../../issue.cpp:98 VARIABLE is_locked_2_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_2_fu_9420_p2 SOURCE ../../issue.cpp:100 VARIABLE wait_12_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U13 SOURCE ../../issue.cpp:103 VARIABLE tmp_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_3_fu_9562_p2 SOURCE ../../issue.cpp:103 VARIABLE is_locked_1_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U14 SOURCE ../../issue.cpp:106 VARIABLE tmp_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_3_fu_9704_p2 SOURCE ../../issue.cpp:106 VARIABLE is_locked_2_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_3_fu_9710_p2 SOURCE ../../issue.cpp:108 VARIABLE wait_12_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln109_fu_9716_p2 SOURCE ../../issue.cpp:109 VARIABLE or_ln109 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_fu_9722_p2 SOURCE ../../issue.cpp:109 VARIABLE xor_ln109 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_31_fu_9728_p2 SOURCE ../../issue.cpp:109 VARIABLE c_31 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln110_fu_9734_p2 SOURCE ../../issue.cpp:110 VARIABLE xor_ln110 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln110_fu_9740_p2 SOURCE ../../issue.cpp:110 VARIABLE and_ln110 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln110_1_fu_9746_p2 SOURCE ../../issue.cpp:110 VARIABLE xor_ln110_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_11_fu_9752_p2 SOURCE ../../issue.cpp:110 VARIABLE c_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln159_fu_9758_p2 SOURCE ../../issue.cpp:159 VARIABLE or_ln159 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_2_fu_9764_p2 SOURCE ../../issue.cpp:159 VARIABLE h01_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_2_fu_9774_p2 SOURCE ../../issue.cpp:160 VARIABLE c01_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_2_fu_9780_p3 SOURCE ../../issue.cpp:161 VARIABLE h23_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_2_fu_9788_p3 SOURCE ../../issue.cpp:163 VARIABLE selected_hart_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln164_fu_9796_p2 SOURCE ../../issue.cpp:164 VARIABLE or_ln164 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_7_fu_9802_p2 SOURCE ../../issue.cpp:164 VARIABLE is_selected_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln202_fu_9808_p2 SOURCE ../../issue.cpp:202 VARIABLE icmp_ln202 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_5_fu_16081_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln202_1_fu_9814_p2 SOURCE ../../issue.cpp:202 VARIABLE icmp_ln202_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_6_fu_16088_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln202_2_fu_9820_p2 SOURCE ../../issue.cpp:202 VARIABLE icmp_ln202_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_11_fu_16095_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln202_fu_9826_p2 SOURCE ../../issue.cpp:202 VARIABLE or_ln202 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln202_1_fu_9832_p2 SOURCE ../../issue.cpp:202 VARIABLE or_ln202_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_12_fu_16102_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_5_fu_16109_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_6_fu_16116_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_11_fu_16123_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_12_fu_16130_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_5_fu_16137_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_6_fu_16144_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_11_fu_16151_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_12_fu_16158_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_5_fu_16165_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_6_fu_16172_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_11_fu_16179_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_12_fu_16186_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_5_fu_16193_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_6_fu_16200_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_11_fu_16207_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_12_fu_16214_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_5_fu_9838_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_6_fu_9846_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_11_fu_9854_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_12_fu_9862_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_5_fu_16221_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_6_fu_16228_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_11_fu_16235_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_12_fu_16242_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_5_fu_9870_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_6_fu_9878_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_11_fu_9886_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_12_fu_9894_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_5_fu_16249_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_6_fu_16256_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_11_fu_16263_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_12_fu_16270_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_5_fu_16277_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_6_fu_16284_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_11_fu_16291_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_12_fu_16298_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp253_fu_16305_p2 SOURCE ../../issue.cpp:202 VARIABLE not_sel_tmp253 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_5_fu_9902_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_6_fu_9910_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_11_fu_9918_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_12_fu_9926_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_5_fu_9934_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_6_fu_9942_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_11_fu_9950_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_12_fu_9958_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_5_fu_16310_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_6_fu_16317_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_11_fu_16324_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_12_fu_16331_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_5_fu_16338_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_6_fu_16345_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_11_fu_16352_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_12_fu_16359_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_5_fu_9966_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_6_fu_9974_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_11_fu_9982_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_12_fu_9990_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_5_fu_16366_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_6_fu_16373_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_11_fu_16380_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_12_fu_16387_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_5_fu_16394_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_6_fu_16401_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_11_fu_16408_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_12_fu_16415_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_5_fu_16422_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_6_fu_16429_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_11_fu_16436_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_12_fu_16443_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_5_fu_9998_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_6_fu_10006_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_11_fu_10014_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_12_fu_10022_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_5_fu_16450_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_6_fu_16457_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_8_fu_16464_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_7_fu_16471_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U15 SOURCE ../../issue.cpp:30 VARIABLE tmp_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U16 SOURCE ../../issue.cpp:30 VARIABLE tmp_13 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U17 SOURCE ../../issue.cpp:30 VARIABLE tmp_14 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U18 SOURCE ../../issue.cpp:30 VARIABLE tmp_15 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U19 SOURCE ../../issue.cpp:30 VARIABLE tmp_16 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_4_fu_10598_p2 SOURCE ../../issue.cpp:30 VARIABLE is_locked_1_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U20 SOURCE ../../issue.cpp:33 VARIABLE tmp_17 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U21 SOURCE ../../issue.cpp:33 VARIABLE tmp_18 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U22 SOURCE ../../issue.cpp:33 VARIABLE tmp_19 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U23 SOURCE ../../issue.cpp:33 VARIABLE tmp_20 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U24 SOURCE ../../issue.cpp:33 VARIABLE tmp_21 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_4_fu_11172_p2 SOURCE ../../issue.cpp:33 VARIABLE is_locked_2_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_wait_12_4_fu_11178_p2 SOURCE ../../issue.cpp:35 VARIABLE i_state_wait_12_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp500_fu_11184_p2 SOURCE {} VARIABLE sel_tmp500 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln34_fu_11190_p2 SOURCE ../../issue.cpp:34 VARIABLE or_ln34 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln34_1_fu_11196_p2 SOURCE ../../issue.cpp:34 VARIABLE or_ln34_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_11512_p8 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_fu_11210_p2 SOURCE ../../issue.cpp:34 VARIABLE and_ln34 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_11512_p6 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_1_fu_11224_p2 SOURCE ../../issue.cpp:34 VARIABLE and_ln34_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_11512_p4 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_2_fu_11238_p2 SOURCE ../../issue.cpp:34 VARIABLE and_ln34_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_11512_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_18456_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_18456_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_18456_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_18456_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_relative_pc_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_18433_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_18433_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_18433_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_18433_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_r_type_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_10_fu_11252_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_9_fu_11260_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_8_fu_11268_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_7_fu_11276_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_has_no_dest_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_18410_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_18410_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_18410_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_18410_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_lui_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_18387_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_18387_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_18387_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_18387_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_ret_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_18364_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_18364_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_18364_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_18364_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jal_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_18341_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_18341_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_18341_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_18341_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_jalr_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_18318_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_18318_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_18318_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_18318_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_branch_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_18295_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_18295_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_18295_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_18295_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_store_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_18272_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_18272_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_18272_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_18272_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_load_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_10_fu_11284_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_9_fu_11292_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_8_fu_11300_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_7_fu_11308_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs2_reg_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_10_fu_11316_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_9_fu_11324_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_8_fu_11332_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_7_fu_11340_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_is_rs1_reg_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_18249_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_18249_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_18249_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_18249_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_imm_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_18226_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_18226_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_18226_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_18226_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_type_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_18203_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_18203_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_18203_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_18203_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func7_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_10_fu_11348_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_9_fu_11356_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_8_fu_11364_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_7_fu_11372_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs2_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_10_fu_11380_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_9_fu_11388_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_8_fu_11396_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_7_fu_11404_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rs1_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_18180_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_18180_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_18180_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_18180_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_func3_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_10_fu_11412_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_9_fu_11420_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_8_fu_11428_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_7_fu_11436_p3 SOURCE ../../issue.cpp:202 VARIABLE i_state_d_i_rd_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_18157_p8 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_18157_p6 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_18157_p4 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_18157_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_fetch_pc_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_3_117451769180518611929201721172237236925212685286930653281350937574017429745894901_fu_16926_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_is_full_3_117451769180518611929201721172237236925212685286930653281350937574017429745894901 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_7_fu_16932_p2 SOURCE ../../issue.cpp:218 VARIABLE i_state_is_full_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_6_fu_16938_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_5_fu_16943_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_4_fu_16948_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln206_fu_11444_p2 SOURCE ../../issue.cpp:206 VARIABLE or_ln206 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U25 SOURCE ../../issue.cpp:207 VARIABLE tmp_22 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME issuing_hart_fu_11474_p3 SOURCE ../../issue.cpp:209 VARIABLE issuing_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U26 SOURCE ../../issue.cpp:213 VARIABLE i_to_e_d_i_has_no_dest LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln213_fu_11506_p2 SOURCE ../../issue.cpp:213 VARIABLE xor_ln213 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U27 SOURCE ../../issue.cpp:208 VARIABLE tmp_23 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U28 SOURCE ../../issue.cpp:213 VARIABLE tmp_24 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln213_1_fu_11560_p2 SOURCE ../../issue.cpp:213 VARIABLE xor_ln213_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln207_fu_11566_p2 SOURCE ../../issue.cpp:207 VARIABLE or_ln207 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_fu_11572_p2 SOURCE ../../issue.cpp:207 VARIABLE and_ln207 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cmp_i_i4136435_fu_11578_p3 SOURCE ../../issue.cpp:207 VARIABLE cmp_i_i4136435 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_37_fu_16953_p3 SOURCE ../../issue.cpp:207 VARIABLE empty_37 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv_i32_i4116433_fu_11586_p3 SOURCE ../../issue.cpp:207 VARIABLE conv_i32_i4116433 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln207_1_fu_11594_p2 SOURCE ../../issue.cpp:207 VARIABLE or_ln207_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_fu_11600_p2 SOURCE ../../issue.cpp:207 VARIABLE xor_ln207 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_1_fu_11606_p2 SOURCE ../../issue.cpp:207 VARIABLE and_ln207_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln208_fu_11612_p2 SOURCE ../../issue.cpp:208 VARIABLE and_ln208 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cmp_i_i4136434_fu_11618_p3 SOURCE ../../issue.cpp:208 VARIABLE cmp_i_i4136434 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv_i32_i4116432_fu_11626_p3 SOURCE ../../issue.cpp:208 VARIABLE conv_i32_i4116432 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U29 SOURCE ../../issue.cpp:215 VARIABLE i_to_e_d_i_rd LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_hart_1_fu_11748_p2 SOURCE ../../issue.cpp:207 VARIABLE i_hart_16445 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_destination_1_fu_11768_p2 SOURCE ../../issue.cpp:207 VARIABLE i_destination_16443 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U30 SOURCE ../../issue.cpp:215 VARIABLE tmp_26 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln218_fu_16958_p2 SOURCE ../../issue.cpp:218 VARIABLE icmp_ln218 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln218_1_fu_16963_p2 SOURCE ../../issue.cpp:218 VARIABLE icmp_ln218_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln218_2_fu_16968_p2 SOURCE ../../issue.cpp:218 VARIABLE icmp_ln218_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln218_fu_16973_p2 SOURCE ../../issue.cpp:218 VARIABLE or_ln218 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln218_1_fu_16979_p2 SOURCE ../../issue.cpp:218 VARIABLE or_ln218_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U54 SOURCE ../../issue.cpp:44 VARIABLE i_to_e_d_i_rs1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U55 SOURCE ../../issue.cpp:45 VARIABLE i_to_e_d_i_rs2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U56 SOURCE ../../issue.cpp:44 VARIABLE tmp_27 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U57 SOURCE ../../issue.cpp:44 VARIABLE tmp_28 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U58 SOURCE ../../issue.cpp:44 VARIABLE tmp_29 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U59 SOURCE ../../issue.cpp:44 VARIABLE tmp_30 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U60 SOURCE ../../issue.cpp:44 VARIABLE i_to_e_rv1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U61 SOURCE ../../issue.cpp:45 VARIABLE tmp_31 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U62 SOURCE ../../issue.cpp:45 VARIABLE tmp_32 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U63 SOURCE ../../issue.cpp:45 VARIABLE tmp_33 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U64 SOURCE ../../issue.cpp:45 VARIABLE tmp_34 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U65 SOURCE ../../issue.cpp:45 VARIABLE i_to_e_rv2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U66 SOURCE ../../issue.cpp:52 VARIABLE i_to_e_fetch_pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U67 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_func3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_7_1_1_U68 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_func7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U69 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_type LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_20_1_1_U70 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_imm LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U71 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_load LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U72 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_store LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U73 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_branch LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U74 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_jalr LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U75 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_jal LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U76 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_ret LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U77 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_lui LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U78 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_r_type LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U79 SOURCE ../../issue.cpp:56 VARIABLE i_to_e_relative_pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln208_fu_11698_p2 SOURCE ../../issue.cpp:208 VARIABLE xor_ln208 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln208_1_fu_11704_p2 SOURCE ../../issue.cpp:208 VARIABLE and_ln208_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln208_fu_11710_p2 SOURCE ../../issue.cpp:208 VARIABLE or_ln208 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp648_fu_18479_p2 SOURCE ../../issue.cpp:208 VARIABLE not_sel_tmp648 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_11_fu_18484_p2 SOURCE ../../issue.cpp:218 VARIABLE i_state_is_full_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_15_fu_18490_p2 SOURCE ../../issue.cpp:202 VARIABLE i_state_is_full_15 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_10_demorgan_fu_18496_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_10_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_10_fu_18501_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_14_fu_18507_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_is_full_14 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_9_demorgan_fu_18513_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_9_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_9_fu_18518_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_13_fu_18524_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_is_full_13 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_8_demorgan_fu_18530_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_8_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_8_fu_18535_p2 SOURCE ../../issue.cpp:208 VARIABLE i_state_is_full_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_12_fu_18541_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_is_full_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp686_fu_11716_p2 SOURCE ../../issue.cpp:164 VARIABLE sel_tmp686 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_2_fu_11722_p2 SOURCE ../../issue.cpp:207 VARIABLE and_ln207_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln208_1_fu_11728_p2 SOURCE ../../issue.cpp:208 VARIABLE or_ln208_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln208_2_fu_11734_p2 SOURCE ../../issue.cpp:208 VARIABLE and_ln208_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U31 SOURCE ../../issue.cpp:207 VARIABLE i_hart_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U32 SOURCE ../../issue.cpp:207 VARIABLE i_destination_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_38_fu_11788_p2 SOURCE ../../issue.cpp:208 VARIABLE empty_38 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_hart_1_fu_18547_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_hart_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_1_fu_18552_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_fetch_pc_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rd_1_fu_18558_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_rd_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_1_fu_18564_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_func3_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rs2_1_fu_18570_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_rs2_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_1_fu_18576_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_func7_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_1_fu_18582_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_type_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_1_fu_18588_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_imm_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_1_fu_18594_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_load_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_1_fu_18601_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_store_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_1_fu_18608_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_branch_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_1_fu_18615_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_jalr_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_1_fu_18621_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_jal_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_1_fu_18628_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_ret_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_1_fu_18635_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_lui_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_has_no_dest_1_fu_18642_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_has_no_dest_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_1_fu_18649_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_d_i_is_r_type_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv1_1_fu_18655_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_rv1_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv2_1_fu_18661_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_rv2_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_1_fu_18667_p3 SOURCE ../../issue.cpp:208 VARIABLE i_to_e_relative_pc_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln115_fu_11794_p2 SOURCE ../../execute.cpp:115 VARIABLE xor_ln115 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_32_fu_11800_p2 SOURCE ../../execute.cpp:115 VARIABLE c_32 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln117_fu_11806_p2 SOURCE ../../execute.cpp:117 VARIABLE xor_ln117 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_33_fu_11812_p2 SOURCE ../../execute.cpp:117 VARIABLE c_33 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln120_fu_11818_p2 SOURCE ../../execute.cpp:120 VARIABLE xor_ln120 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_34_fu_11824_p2 SOURCE ../../execute.cpp:120 VARIABLE c_34 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln121_fu_11830_p2 SOURCE ../../execute.cpp:121 VARIABLE xor_ln121 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_35_fu_11836_p2 SOURCE ../../execute.cpp:121 VARIABLE c_35 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_3_fu_11842_p2 SOURCE ../../execute.cpp:138 VARIABLE h01_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_3_fu_11852_p2 SOURCE ../../execute.cpp:139 VARIABLE c01_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_3_fu_11858_p3 SOURCE ../../execute.cpp:140 VARIABLE h23_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_3_fu_11866_p3 SOURCE ../../execute.cpp:142 VARIABLE selected_hart_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_fu_11874_p2 SOURCE ../../execute.cpp:143 VARIABLE or_ln143 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_8_fu_11880_p2 SOURCE ../../execute.cpp:143 VARIABLE is_selected_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln184_fu_11886_p2 SOURCE ../../execute.cpp:184 VARIABLE icmp_ln184 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln184_1_fu_11892_p2 SOURCE ../../execute.cpp:184 VARIABLE icmp_ln184_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln184_2_fu_11898_p2 SOURCE ../../execute.cpp:184 VARIABLE icmp_ln184_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp916_fu_11904_p2 SOURCE ../../issue.cpp:208 VARIABLE sel_tmp916 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln184_fu_11910_p2 SOURCE ../../execute.cpp:184 VARIABLE or_ln184 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln184_1_fu_11916_p2 SOURCE ../../execute.cpp:184 VARIABLE or_ln184_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln184_2_fu_11922_p2 SOURCE ../../execute.cpp:184 VARIABLE or_ln184_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_19409_p8 SOURCE ../../execute.cpp:184 VARIABLE e_from_i_relative_pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln184_fu_11928_p2 SOURCE ../../execute.cpp:184 VARIABLE and_ln184 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_19409_p2 SOURCE ../../execute.cpp:184 VARIABLE e_from_i_relative_pc_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln184_1_fu_11934_p2 SOURCE ../../execute.cpp:184 VARIABLE and_ln184_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_19409_p4 SOURCE ../../execute.cpp:184 VARIABLE e_from_i_relative_pc_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln184_2_fu_11940_p2 SOURCE ../../execute.cpp:184 VARIABLE and_ln184_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_19409_p6 SOURCE ../../execute.cpp:184 VARIABLE e_from_i_relative_pc_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_5_fu_11946_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_r_type_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_6_fu_11954_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_r_type_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_8_fu_11962_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_r_type_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_7_fu_11970_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_r_type_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_19518_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_has_no_dest_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_19518_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_has_no_dest_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_19518_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_has_no_dest_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_19518_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_has_no_dest_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_5_fu_18730_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_lui_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_6_fu_18737_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_lui_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_8_fu_18744_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_lui_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_7_fu_18751_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_lui_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_19446_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_ret_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_19446_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_ret_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_19446_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_ret_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_19446_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_ret_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_19572_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jal_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_19572_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jal_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_19572_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jal_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_19572_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jal_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_5_fu_11978_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jalr_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_6_fu_11986_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jalr_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_8_fu_11994_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jalr_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_7_fu_12002_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_jalr_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_36_fu_19375_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_branch_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_36_fu_19375_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_branch_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_36_fu_19375_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_branch_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_36_fu_19375_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_branch_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_19541_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_store_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_19541_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_store_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_19541_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_store_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_19541_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_store_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_5_fu_18870_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_load_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_6_fu_18877_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_load_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_8_fu_18884_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_load_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_7_fu_18891_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_is_load_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_5_fu_12010_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_imm_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_6_fu_12018_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_imm_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_8_fu_12026_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_imm_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_7_fu_12034_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_imm_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_5_fu_12042_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_type_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_6_fu_12050_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_type_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_8_fu_12058_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_type_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_7_fu_12066_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_type_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_5_fu_12074_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func7_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_6_fu_12086_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func7_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_8_fu_12098_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func7_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_7_fu_12110_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func7_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_5_fu_12122_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rs2_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_6_fu_12130_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rs2_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_8_fu_12138_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rs2_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_7_fu_12146_p3 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rs2_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_12426_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func3_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_12426_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func3_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_12426_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func3_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_12426_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_func3_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_19495_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rd_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_19495_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rd_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_19495_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rd_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_19495_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_d_i_rd_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_12594_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_fetch_pc_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_12594_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_fetch_pc_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_12594_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_fetch_pc_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_12594_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_fetch_pc_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_12402_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv2_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_12402_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv2_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_12402_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv2_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_12402_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv2_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_12374_p8 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv1_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_12374_p6 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv1_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_12374_p4 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv1_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_12374_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_rv1_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp919_fu_12282_p2 SOURCE ../../execute.cpp:184 VARIABLE not_sel_tmp919 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_7_fu_12288_p2 SOURCE ../../execute.cpp:193 VARIABLE e_state_is_full_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_6_fu_12294_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_5_fu_12300_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_4_fu_12306_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME executing_hart_fu_12312_p3 SOURCE ../../execute.cpp:190 VARIABLE executing_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U33 SOURCE ../../execute.cpp:189 VARIABLE tmp_35 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_fu_12344_p2 SOURCE ../../execute.cpp:193 VARIABLE icmp_ln193 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_1_fu_12350_p2 SOURCE ../../execute.cpp:193 VARIABLE icmp_ln193_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_2_fu_12356_p2 SOURCE ../../execute.cpp:193 VARIABLE icmp_ln193_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln193_fu_12362_p2 SOURCE ../../execute.cpp:193 VARIABLE or_ln193 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln193_1_fu_12368_p2 SOURCE ../../execute.cpp:193 VARIABLE or_ln193_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U34 SOURCE ../../execute.cpp:42 VARIABLE rv1_assign LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U35 SOURCE ../../execute.cpp:43 VARIABLE rv2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U36 SOURCE ../../execute.cpp:184 VARIABLE func3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln24_fu_18926_p2 SOURCE ../../compute.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_24_fu_19019_p14 SOURCE ../../compute.cpp:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME result_24_fu_19019_p10 SOURCE ../../compute.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME result_24_fu_19019_p8 SOURCE ../../compute.cpp:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_24_fu_19019_p6 SOURCE ../../compute.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln18_fu_18948_p2 SOURCE ../../compute.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_24_fu_19019_p4 SOURCE ../../compute.cpp:18 VARIABLE xor_ln18 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_24_fu_19019_p2 SOURCE ../../compute.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_18962_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_1_fu_18967_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_2_fu_18972_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_3_fu_18977_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_4_fu_18982_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_5_fu_18987_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_6_fu_18992_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln8_fu_18997_p2 SOURCE ../../compute.cpp:8 VARIABLE or_ln8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_15_6_1_1_1_U80 SOURCE ../../compute.cpp:21 VARIABLE result_24 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U37 SOURCE ../../execute.cpp:184 VARIABLE d_i_rs2_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U38 SOURCE ../../multihart_ip.cpp:144 VARIABLE d_i_func7_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_20_1_1_U39 SOURCE ../../execute.cpp:184 VARIABLE d_i_imm_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U40 SOURCE ../../execute.cpp:184 VARIABLE d_i_is_r_type_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_12562_p3 SOURCE ../../compute.cpp:36 VARIABLE shift_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_2_fu_12570_p3 SOURCE ../../compute.cpp:36 VARIABLE rv2_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME result_25_fu_19131_p16 SOURCE ../../compute.cpp:65 VARIABLE result LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_fu_19059_p2 SOURCE ../../compute.cpp:45 VARIABLE and_ln45 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_19063_p2 SOURCE ../../compute.cpp:46 VARIABLE result_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_3_fu_19067_p2 SOURCE ../../compute.cpp:48 VARIABLE result_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_25_fu_19131_p14 SOURCE ../../compute.cpp:45 VARIABLE result_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME result_5_fu_12582_p2 SOURCE ../../compute.cpp:50 VARIABLE result_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_6_fu_19079_p2 SOURCE ../../compute.cpp:52 VARIABLE result_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_7_fu_19087_p2 SOURCE ../../compute.cpp:54 VARIABLE result_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_25_fu_19131_p6 SOURCE ../../compute.cpp:56 VARIABLE result_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME result_9_fu_12588_p2 SOURCE ../../compute.cpp:59 VARIABLE result_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME result_10_fu_19099_p2 SOURCE ../../compute.cpp:61 VARIABLE result_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_25_fu_19131_p4 SOURCE ../../compute.cpp:58 VARIABLE result_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME result_25_fu_19131_p2 SOURCE ../../compute.cpp:63 VARIABLE result_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_7_32_1_1_U81 SOURCE ../../compute.cpp:63 VARIABLE result_25 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U41 SOURCE ../../execute.cpp:184 VARIABLE pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U42 SOURCE ../../execute.cpp:184 VARIABLE d_i_type_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U82 SOURCE ../../execute.cpp:184 VARIABLE d_i_is_load LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U43 SOURCE ../../execute.cpp:184 VARIABLE d_i_is_jalr_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U83 SOURCE ../../execute.cpp:184 VARIABLE d_i_is_lui_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME npc4_fu_19228_p2 SOURCE ../../compute.cpp:76 VARIABLE npc4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_15_fu_19238_p2 SOURCE ../../compute.cpp:93 VARIABLE result_15 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_16_fu_19246_p2 SOURCE ../../compute.cpp:102 VARIABLE result_16 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_26_fu_19318_p4 SOURCE ../../compute.cpp:99 VARIABLE result_17 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_26_fu_19318_p10 SOURCE ../../compute.cpp:85 VARIABLE result_18 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_fu_19268_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_1_fu_19273_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_2_fu_19278_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_3_fu_19283_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp1288_fu_19288_p2 SOURCE ../../compute.cpp:78 VARIABLE sel_tmp1288 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp1290_fu_19293_p2 SOURCE ../../execute.cpp:184 VARIABLE sel_tmp1290 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp1291_fu_19298_p2 SOURCE ../../compute.cpp:78 VARIABLE sel_tmp1291 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_5_32_1_1_U84 SOURCE ../../compute.cpp:105 VARIABLE result_26 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_b_target_pc_fu_19350_p2 SOURCE ../../compute.cpp:119 VARIABLE j_b_target_pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_19354_p2 SOURCE ../../compute.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME next_pc_fu_19368_p3 SOURCE ../../compute.cpp:122 VARIABLE next_pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U85 SOURCE ../../execute.cpp:64 VARIABLE tmp_36 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln64_fu_19398_p2 SOURCE ../../execute.cpp:64 VARIABLE and_ln64 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln64_fu_19404_p2 SOURCE ../../execute.cpp:64 VARIABLE or_ln64 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U86 SOURCE ../../execute.cpp:63 VARIABLE tmp_37 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_target_pc_fu_19432_p3 SOURCE ../../execute.cpp:64 VARIABLE e_to_f_target_pc LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_fu_19440_p2 SOURCE ../../execute.cpp:68 VARIABLE or_ln68 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U87 SOURCE ../../execute.cpp:94 VARIABLE e_to_m_is_ret LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln71_fu_19469_p2 SOURCE ../../execute.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln70_fu_19475_p2 SOURCE ../../execute.cpp:70 VARIABLE xor_ln70 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln70_fu_19481_p2 SOURCE ../../execute.cpp:70 VARIABLE or_ln70 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_39_fu_19487_p3 SOURCE ../../execute.cpp:68 VARIABLE empty_39 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U88 SOURCE ../../execute.cpp:88 VARIABLE e_to_m_rd LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U89 SOURCE ../../execute.cpp:89 VARIABLE e_to_m_has_no_dest LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U90 SOURCE ../../execute.cpp:91 VARIABLE e_to_m_is_store LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U91 SOURCE ../../execute.cpp:98 VARIABLE tmp_38 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln98_fu_19595_p2 SOURCE ../../execute.cpp:98 VARIABLE or_ln98 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln98_1_fu_19600_p2 SOURCE ../../execute.cpp:98 VARIABLE or_ln98_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_value_s_fu_19638_p8 SOURCE ../../execute.cpp:100 VARIABLE select_ln100 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln188_fu_12680_p2 SOURCE ../../execute.cpp:188 VARIABLE xor_ln188 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln188_fu_12686_p2 SOURCE ../../execute.cpp:188 VARIABLE and_ln188 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln189_fu_12692_p2 SOURCE ../../execute.cpp:189 VARIABLE xor_ln189 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_fu_12698_p2 SOURCE ../../execute.cpp:189 VARIABLE and_ln189 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln189_fu_12704_p2 SOURCE ../../execute.cpp:189 VARIABLE or_ln189 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1300_fu_12710_p2 SOURCE ../../execute.cpp:189 VARIABLE not_sel_tmp1300 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_11_fu_12716_p2 SOURCE ../../execute.cpp:193 VARIABLE e_state_is_full_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_15_fu_12722_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_15 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_10_demorgan_fu_12728_p2 SOURCE ../../execute.cpp:189 VARIABLE e_state_is_full_10_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_10_fu_12734_p2 SOURCE ../../execute.cpp:189 VARIABLE e_state_is_full_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_14_fu_12740_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_14 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_9_demorgan_fu_12746_p2 SOURCE ../../execute.cpp:189 VARIABLE e_state_is_full_9_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_9_fu_12752_p2 SOURCE ../../execute.cpp:189 VARIABLE e_state_is_full_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_13_fu_12758_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_13 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_8_demorgan_fu_12764_p2 SOURCE ../../execute.cpp:189 VARIABLE e_state_is_full_8_demorgan LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_8_fu_12770_p2 SOURCE ../../execute.cpp:189 VARIABLE e_state_is_full_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_12_fu_12776_p2 SOURCE ../../execute.cpp:184 VARIABLE e_state_is_full_12 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_12782_p2 SOURCE ../../execute.cpp:143 VARIABLE and_ln143 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_1_fu_12788_p2 SOURCE ../../execute.cpp:189 VARIABLE and_ln189_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln189_1_fu_12794_p2 SOURCE ../../execute.cpp:189 VARIABLE or_ln189_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_2_fu_19613_p2 SOURCE ../../execute.cpp:189 VARIABLE and_ln189_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_3_fu_19618_p2 SOURCE ../../execute.cpp:189 VARIABLE and_ln189_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_4_fu_19623_p2 SOURCE ../../execute.cpp:189 VARIABLE and_ln189_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U92 SOURCE ../../execute.cpp:97 VARIABLE e_to_m_value_s LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_address_1_fu_19661_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_address_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U93 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_is_ret_s LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_func3_1_fu_19694_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_func3_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_1_fu_19699_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_is_store_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_load_1_fu_19705_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_is_load_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_1_fu_19711_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_has_no_dest_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_1_fu_19718_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_rd_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_hart_1_fu_19725_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_m_hart_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_target_pc_2_fu_19730_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_f_target_pc_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_hart_fu_19736_p3 SOURCE ../../execute.cpp:189 VARIABLE e_to_f_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_to_f_is_valid_fu_19741_p2 SOURCE ../../execute.cpp:189 VARIABLE e_to_f_is_valid LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME h01_5_fu_12800_p2 SOURCE ../../mem_access.cpp:78 VARIABLE h01_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_36_fu_12806_p2 SOURCE ../../mem_access.cpp:78 VARIABLE c_36 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln80_2_fu_12812_p2 SOURCE ../../mem_access.cpp:80 VARIABLE xor_ln80_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_37_fu_12818_p2 SOURCE ../../mem_access.cpp:80 VARIABLE c_37 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_fu_12824_p2 SOURCE ../../mem_access.cpp:83 VARIABLE xor_ln83 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_38_fu_12830_p2 SOURCE ../../mem_access.cpp:83 VARIABLE c_38 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln84_fu_12836_p2 SOURCE ../../mem_access.cpp:84 VARIABLE xor_ln84 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_39_fu_12842_p2 SOURCE ../../mem_access.cpp:84 VARIABLE c_39 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_4_fu_12848_p2 SOURCE ../../mem_access.cpp:101 VARIABLE h01_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_4_fu_12858_p2 SOURCE ../../mem_access.cpp:102 VARIABLE c01_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_4_fu_12864_p3 SOURCE ../../mem_access.cpp:103 VARIABLE h23_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_4_fu_12872_p3 SOURCE ../../mem_access.cpp:105 VARIABLE selected_hart_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_fu_12880_p2 SOURCE ../../mem_access.cpp:106 VARIABLE or_ln106 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_to_w_is_valid_1_fu_12886_p2 SOURCE ../../mem_access.cpp:106 VARIABLE m_to_w_is_valid_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_state_accessed_h_4_fu_12902_p2 SOURCE ../../mem_access.cpp:33 VARIABLE m_state_accessed_h_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_fu_12908_p2 SOURCE ../../mem_access.cpp:140 VARIABLE icmp_ln140 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_1_fu_12914_p2 SOURCE ../../mem_access.cpp:140 VARIABLE icmp_ln140_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_2_fu_12920_p2 SOURCE ../../mem_access.cpp:140 VARIABLE icmp_ln140_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp1423_fu_12926_p2 SOURCE ../../execute.cpp:189 VARIABLE sel_tmp1423 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_fu_12932_p2 SOURCE ../../mem_access.cpp:140 VARIABLE or_ln140 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_1_fu_12938_p2 SOURCE ../../mem_access.cpp:140 VARIABLE or_ln140_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_2_fu_12944_p2 SOURCE ../../mem_access.cpp:140 VARIABLE or_ln140_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_8_fu_12950_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_accessed_h_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_fu_12958_p2 SOURCE ../../mem_access.cpp:140 VARIABLE and_ln140 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_7_fu_12964_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_accessed_h_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_1_fu_12972_p2 SOURCE ../../mem_access.cpp:140 VARIABLE and_ln140_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_6_fu_12978_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_accessed_h_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_2_fu_12986_p2 SOURCE ../../mem_access.cpp:140 VARIABLE and_ln140_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_5_fu_12992_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_accessed_h_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_assign_fu_13682_p8 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_value_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_assign_fu_13682_p6 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_value_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_assign_fu_13682_p4 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_value_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_assign_fu_13682_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_value_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_5_fu_13032_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_address_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_6_fu_13044_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_address_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_8_fu_13056_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_address_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_7_fu_13068_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_address_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_20464_p8 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_ret_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_20464_p6 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_ret_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_20464_p4 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_ret_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_20464_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_ret_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_13658_p8 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_func3_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_13658_p6 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_func3_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_13658_p4 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_func3_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_13658_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_func3_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_5_fu_13112_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_store_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_6_fu_13120_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_store_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_8_fu_13128_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_store_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_7_fu_13136_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_store_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_load_5_fu_13144_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_load_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_load_6_fu_13152_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_load_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_load_8_fu_13160_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_load_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_load_7_fu_13168_p3 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_load_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_20441_p8 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_has_no_dest_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_20441_p6 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_has_no_dest_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_20441_p4 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_has_no_dest_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_20441_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_has_no_dest_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_20418_p8 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_rd_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_20418_p6 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_rd_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_20418_p4 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_rd_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_20418_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_rd_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1426_fu_13176_p2 SOURCE ../../mem_access.cpp:140 VARIABLE not_sel_tmp1426 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_7_fu_13182_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_6_fu_13188_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_5_fu_13194_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_4_fu_13200_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln144_fu_13206_p2 SOURCE ../../mem_access.cpp:144 VARIABLE or_ln144 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME accessing_hart_fu_13212_p3 SOURCE ../../mem_access.cpp:146 VARIABLE accessing_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U44 SOURCE ../../mem_access.cpp:145 VARIABLE tmp_39 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_fu_13484_p2 SOURCE ../../mem_access.cpp:149 VARIABLE icmp_ln149 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_1_fu_13490_p2 SOURCE ../../mem_access.cpp:149 VARIABLE icmp_ln149_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_2_fu_13496_p2 SOURCE ../../mem_access.cpp:149 VARIABLE icmp_ln149_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln149_fu_13502_p2 SOURCE ../../mem_access.cpp:149 VARIABLE or_ln149 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln149_1_fu_13508_p2 SOURCE ../../mem_access.cpp:149 VARIABLE or_ln149_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_11_fu_13514_p2 SOURCE ../../mem_access.cpp:149 VARIABLE m_state_is_full_11 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1594_fu_13520_p2 SOURCE ../../mem_access.cpp:149 VARIABLE not_sel_tmp1594 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_10_fu_13526_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1593_fu_13532_p2 SOURCE ../../mem_access.cpp:149 VARIABLE not_sel_tmp1593 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_9_fu_13538_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1592_fu_13544_p2 SOURCE ../../mem_access.cpp:149 VARIABLE not_sel_tmp1592 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_8_fu_13550_p2 SOURCE ../../mem_access.cpp:140 VARIABLE m_state_is_full_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_2_1_1_U45 SOURCE ../../mem_access.cpp:140 VARIABLE hart_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U46 SOURCE ../../mem_access.cpp:140 VARIABLE is_load LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U47 SOURCE ../../mem_access.cpp:140 VARIABLE is_store LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U48 SOURCE ../../mem.cpp:72 VARIABLE address LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U49 SOURCE ../../mem_access.cpp:140 VARIABLE msize LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U50 SOURCE ../../mem_access.cpp:53 VARIABLE value_assign LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln86_fu_13748_p2 SOURCE ../../mem.cpp:86 VARIABLE shl_ln86 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln86_2_fu_13767_p2 SOURCE ../../mem.cpp:86 VARIABLE shl_ln86_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln80_fu_13795_p2 SOURCE ../../mem.cpp:80 VARIABLE shl_ln80 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln80_2_fu_13814_p2 SOURCE ../../mem.cpp:80 VARIABLE shl_ln80_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln32_fu_20283_p2 SOURCE ../../mem.cpp:32 VARIABLE icmp_ln32 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln32_1_fu_20288_p2 SOURCE ../../mem.cpp:32 VARIABLE icmp_ln32_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln32_2_fu_20293_p2 SOURCE ../../mem.cpp:32 VARIABLE icmp_ln32_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U94 SOURCE ../../mem.cpp:26 VARIABLE b LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h_fu_20340_p3 SOURCE ../../mem.cpp:41 VARIABLE h LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_32_1_1_U95 SOURCE ../../mem.cpp:39 VARIABLE m_state_value_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U96 SOURCE ../../mem_access.cpp:61 VARIABLE m_to_w_rd_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U97 SOURCE ../../mem_access.cpp:62 VARIABLE m_to_w_has_no_dest_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U98 SOURCE ../../mem_access.cpp:63 VARIABLE m_to_w_is_ret_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U99 SOURCE ../../mem_access.cpp:64 VARIABLE m_to_w_value_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_5_fu_13966_p2 SOURCE ../../wb.cpp:78 VARIABLE c01_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_5_fu_13972_p3 SOURCE ../../wb.cpp:79 VARIABLE h23_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_5_fu_13980_p3 SOURCE ../../wb.cpp:81 VARIABLE selected_hart_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln82_fu_13988_p2 SOURCE ../../wb.cpp:82 VARIABLE or_ln82 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_5_fu_13994_p2 SOURCE ../../wb.cpp:82 VARIABLE is_selected_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_3_fu_14000_p2 SOURCE ../../wb.cpp:118 VARIABLE icmp_ln118_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_4_fu_14006_p2 SOURCE ../../wb.cpp:118 VARIABLE icmp_ln118_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_5_fu_14012_p2 SOURCE ../../wb.cpp:118 VARIABLE icmp_ln118_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp1607_fu_14018_p2 SOURCE {} VARIABLE sel_tmp1607 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_3_fu_14024_p2 SOURCE ../../wb.cpp:118 VARIABLE or_ln118_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_4_fu_14030_p2 SOURCE ../../wb.cpp:118 VARIABLE or_ln118_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_5_fu_14036_p2 SOURCE ../../wb.cpp:118 VARIABLE or_ln118_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_5_fu_20570_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_ret_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_3_fu_14042_p2 SOURCE ../../wb.cpp:118 VARIABLE and_ln118_3 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_6_fu_20577_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_ret_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_4_fu_14048_p2 SOURCE ../../wb.cpp:118 VARIABLE and_ln118_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_8_fu_20584_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_ret_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_5_fu_14054_p2 SOURCE ../../wb.cpp:118 VARIABLE and_ln118_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_7_fu_20591_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_ret_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_5_fu_14060_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_has_no_dest_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_6_fu_14068_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_has_no_dest_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_8_fu_14076_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_has_no_dest_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_7_fu_14084_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_has_no_dest_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_5_fu_14092_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_rd_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_6_fu_14100_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_rd_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_8_fu_14108_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_rd_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_7_fu_14116_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_rd_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_5_fu_20598_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_value_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_6_fu_20605_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_value_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_8_fu_20612_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_value_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_7_fu_20619_p3 SOURCE ../../wb.cpp:118 VARIABLE w_state_value_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1610_fu_14124_p2 SOURCE ../../wb.cpp:118 VARIABLE not_sel_tmp1610 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_6_fu_14130_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full_6 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_5_fu_14136_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full_5 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_4_fu_14142_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full_4 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_fu_14148_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_writing_fu_14154_p2 SOURCE ../../wb.cpp:122 VARIABLE is_writing LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME writing_hart_fu_14160_p3 SOURCE ../../wb.cpp:123 VARIABLE writing_hart LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U51 SOURCE ../../wb.cpp:127 VARIABLE tmp_40 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln127_1_fu_14192_p2 SOURCE ../../wb.cpp:127 VARIABLE xor_ln127_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_unlock_fu_14198_p2 SOURCE ../../wb.cpp:125 VARIABLE is_unlock LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U52 SOURCE ../../wb.cpp:129 VARIABLE tmp_41 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_destination_1_fu_14228_p3 SOURCE ../../wb.cpp:127 VARIABLE w_destination_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_hart_1_fu_14236_p3 SOURCE ../../wb.cpp:127 VARIABLE w_hart_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_fu_14284_p2 SOURCE ../../wb.cpp:132 VARIABLE icmp_ln132 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_1_fu_14290_p2 SOURCE ../../wb.cpp:132 VARIABLE icmp_ln132_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_2_fu_14296_p2 SOURCE ../../wb.cpp:132 VARIABLE icmp_ln132_2 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln132_fu_14302_p2 SOURCE ../../wb.cpp:132 VARIABLE or_ln132 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln132_1_fu_14308_p2 SOURCE ../../wb.cpp:132 VARIABLE or_ln132_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_10_fu_14314_p2 SOURCE ../../wb.cpp:132 VARIABLE w_state_is_full_10 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1698_fu_14320_p2 SOURCE ../../wb.cpp:132 VARIABLE not_sel_tmp1698 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_9_fu_14326_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full_9 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1697_fu_14332_p2 SOURCE ../../wb.cpp:132 VARIABLE not_sel_tmp1697 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_8_fu_14338_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full_8 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1696_fu_14344_p2 SOURCE ../../wb.cpp:132 VARIABLE not_sel_tmp1696 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_7_fu_14350_p2 SOURCE ../../wb.cpp:118 VARIABLE w_state_is_full_7 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U100 SOURCE ../../wb.cpp:45 VARIABLE reg_file_257 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U101 SOURCE ../../wb.cpp:46 VARIABLE tmp_43 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U102 SOURCE ../../wb.cpp:46 VARIABLE tmp_44 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_21371_p2 SOURCE ../../wb.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_fu_14356_p2 SOURCE ../../multihart_ip.cpp:92 VARIABLE xor_ln92 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln92_fu_14362_p2 SOURCE ../../multihart_ip.cpp:92 VARIABLE or_ln92 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_fu_14368_p2 SOURCE ../../multihart_ip.cpp:92 VARIABLE and_ln92 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln94_fu_14374_p2 SOURCE ../../multihart_ip.cpp:94 VARIABLE xor_ln94 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_fu_14380_p2 SOURCE ../../multihart_ip.cpp:94 VARIABLE and_ln94 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_fu_14386_p2 SOURCE ../../multihart_ip.cpp:96 VARIABLE and_ln96 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln96_fu_14392_p2 SOURCE ../../multihart_ip.cpp:96 VARIABLE icmp_ln96 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln96_1_fu_14398_p2 SOURCE ../../multihart_ip.cpp:96 VARIABLE icmp_ln96_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln96_fu_14404_p2 SOURCE ../../multihart_ip.cpp:96 VARIABLE or_ln96 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} multihart_ip {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_fu_188_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_12_fu_204_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_13_fu_220_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_14_fu_236_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 128 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.991 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for multihart_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multihart_ip.
Execute       syn_report -model multihart_ip -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 53.53 MHz
Command     autosyn done; 76.17 sec.
Command   csynth_design done; 142.49 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.11 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls opened at Sun Sep 08 19:26:15 CEST 2024
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.29 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.42 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.42 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(6)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/compute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(7)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/decode.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(8)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/disassemble.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(9)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/emulate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(10)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/execute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(11)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/fetch.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(12)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/immediate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(13)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/issue.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(14)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(15)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/mem_access.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(16)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(17)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/new_cycle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(18)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/print.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(19)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/type.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(20)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/wb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(25)
Execute     add_files -tb /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/testbench_seq_multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(21)
Execute     set_top multihart_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.16 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(4)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(22)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/hls_config.cfg(23)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 0.34 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=multihart_ip xml_exists=0
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to multihart_ip
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=25 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='multihart_ip_sparsemux_9_2_1_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_9_2_15_1_1
multihart_ip_sparsemux_9_2_32_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_9_2_5_1_1
multihart_ip_sparsemux_7_2_2_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_9_2_3_1_1
multihart_ip_sparsemux_9_2_6_1_1
multihart_ip_sparsemux_9_2_20_1_1
multihart_ip_sparsemux_9_2_2_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_9_2_7_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_9_3_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_193_1
multihart_ip
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute     sc_get_clocks multihart_ip 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s multihart_ip/multihart_ip.zip 
INFO: [HLS 200-802] Generated output file multihart_ip/multihart_ip.zip
Command   export_design done; 19.75 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
