<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='389' ll='391' type='iterator_range&lt;def_iterator&gt; llvm::MachineRegisterInfo::def_operands(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='974' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='152' u='c' c='_ZN4llvm13LiveRangeCalc14createDeadDefsERNS_9LiveRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2513' u='c' c='_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='530' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE'/>
