<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Shailesh Gadave</title>
    <link
      href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css"
      rel="stylesheet"
    />
    <style>
    *{
        margin: 0;
        padding: 0;
        box-sizing: border-box;
    }
      body {
        background-color: #f8f9fab2;
        border-radius: 8px;
      }
      .navbar{
        background: white;
      }
      .navbar .title-span{
        color: #0D6EFD;
        font-family: ui-monospace, SFMono-Regular, Menlo, Monaco, Consolas,
          "Liberation Mono", "Courier New", monospace;
          font-size: 0.85rem;
      }
      .sidebar {
        background: white;
        border-radius: 8px;
        padding: 20px;
        margin-top: 20px;
      }
      .profile-img {
        width: 100%;
        height: 175px;
        border-radius: 8px;
      }
      .section-title {
        font-weight: 600;
        font-size: 1.05rem;
        padding: 0px 0px;
        font-family: ui-monospace, SFMono-Regular, Menlo, Monaco, Consolas,
          "Liberation Mono", "Courier New", monospace;
      }
      .project-card {
        border-radius: 8px;
        border: none;
        padding: 10px 0px;
        /* box-shadow: 0 2px 5px rgba(0, 0, 0, 0.1); */
      }

      p {
        font-size: 0.85rem;
      }
      .project-card img {
        border-radius: 8px;
        border: 2px solid #f8f9fab2;
        /* box-shadow: 0 2px 5px rgba(0, 0, 0, 0.1); */
      }
      .badge {
        margin: 2px;
        padding: 8px 20px;
        border-radius: 20px;
        --tw-bg-opacity: 1;
        background-color: rgb(239 241 255 / var(--tw-bg-opacity));
      }
    </style>
  </head>
  <body>

        <!-- Navbar Section start here -->
        <nav class="navbar navbar-expand-lg container d-flex justify-content-center align-items-center">
            <div class="container-fluid ">
              <a class="navbar-brand" href="" style="font-size: 0.85rem; font-weight: bold;">https://Shailesh5201.<span class="title-span">github.io/shailesh</span></a>
              <div class="" id="navbarSupportedContent">
                <ul class="navbar-nav ms-auto mb-2 mb-lg-0">
                  <li class="nav-item">
                  <button class="bg-success border-0" style="border-radius: 10px; "><a class="nav-link active" style="font-size: 0.85rem; font-weight: bold; color: aliceblue;" aria-current="page" href="https://calendly.com/shindepranav1105" target="_blank">Contact Me</a>
                  </button>
                  </li>
                </ul>
              </div>
            </div>
        </nav>
          <!-- Nabar section ends here -->


    <div class="container">
      <div class="row">
        <!-- Sidebar -->
        <div class="col-lg-4 col-md-5">
          <div class="sidebar">
            <img src="./IMG_1185.JPEG.jpg" alt="Profile" class="img-fluid mb-3" />
            <h2 class="section-title">Shailesh Gadave</h2>
            <p>
              VLSI Engineer | Apprentice @ Maven Silicon | <br />
              Ex - Adani solar | Expertise in Digital Design, Verification (UVM/System Verilog) | Solar Technology Specialist | KIT'23
              Graduate
            </p>
            <div class="social-icons">
              <a
                href="https://www.linkedin.com/in/shailesh-gadave-217669222/"
                target="_blank"
                ><img
                  src="https://upload.wikimedia.org/wikipedia/commons/thumb/8/81/LinkedIn_icon.svg/108px-LinkedIn_icon.svg.png"
                  alt="LinkedIn"
                  width="24"
              /></a>
              <a href="https://medium.com/@shindepranav1105" target="_blank"
                ><img
                  src="https://imgs.search.brave.com/4R4hFITz_F_be0roUiWbTZKhsywr3fnLTMTkFL5HFow/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvOTZhYmQ1N2Q4/NDg4ZDcyODIyMDZi/MzFmOWNhNjE3Y2E4/Y2YzMThjNjljNDIx/ZjllZmNhYTcwODhl/YTcwNDEzYy9tZWRp/dW0uY29tLw"
                  alt="GitHub"
                  width="24"
              /></a>
              <a href="mailto:https://github.com/Shailesh5201"
                ><img
                  src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/91/Octicons-mark-github.svg/900px-Octicons-mark-github.svg.png"
                  alt="Email"
                  width="24"
              /></a>
              <a href="mailto:gshailesh5201@gmail.com "
                ><img
                  src="https://upload.wikimedia.org/wikipedia/commons/7/7e/Gmail_icon_%282020%29.svg"
                  alt="Email"
                  width="24"
              /></a>
            </div>
            <hr />
            <h2 class="section-title">About</h2>
            <p>
              Passionate VLSI engineer with expertise in digital design, 
              verification (SystemVerilog, UVM), and a background in solar cell manufacturing.
               Skilled in designing, testing, and validating high-performance digital solutions 
               with a focus on precision and innovation. Committed to driving excellence and delivering
                impactful results while staying at the forefront of technological advancements. 
                Dedicated to continuous learning and contributing to groundbreaking solutions in VLSI.
            </p>
            <h2 class="section-title">Skills</h2>
            <div>
              <span class="badge bg-primary">VHDL</span>
              <span class="badge bg-primary">System Verilog</span>
              <span class="badge bg-primary">UVM</span>
              <span class="badge bg-primary">Perl</span>
              <span class="badge bg-primary">Python</span>
              <span class="badge bg-primary">VCS</span>
              <span class="badge bg-primary">Questa sim</span>
              <span class="badge bg-primary">Xilinx</span>
              <span class="badge bg-primary">Protocol</span>
              
              <!-- Add more skills as needed -->
            </div>
            <!-- Publications -->
            <div class="my-3">
              <h2 class="section-title">Projects</h2>
              <!-- Row to contain multiple cards -->
              <div class="row bg-white">
                <!-- Project Card 1 -->
                <div class="col-lg-12">
                  <div class="project-card">
                    <div>
                      <h6>Ongoing</h6>
                    </div>
                    <ul style="list-style-type: none; padding-left: 0; margin: 0;">
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;">ðŸ“„</span>
                          <span style="font-size: 16px; line-height: 1.5;">1. Verification of a High-Speed Interconnect Subsystem Supporting PCIe 6.0 and CXL Protocols (Protocol-Based)</span>
                      </li>
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                        <span style="font-size: 16px; margin-right: 10px; line-height: 1;">ðŸ“„</span>
                        <span style="font-size: 16px; line-height: 1.5;">Design and Verification of an AI-Optimized Dataflow Processor</span>
                    </li>
                    </ul>
                  </div>
                </div>

                <!-- Project Card 2 -->
                <div class="col-lg-12">
                  <div class="project-card">
                    <div>
                      <h6></h6>
                    </div>
                    <ul style="list-style-type: none; padding-left: 0; margin: 0;">
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;"></span>
                          <span style="font-size: 16px; line-height: 1.5;"></span>
                      </li>
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;"></span>
                          <span style="font-size: 16px; line-height: 1.5;"></span>
                      </li>
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;"></span>
                          <span style="font-size: 16px; line-height: 1.5;"></span>
                      </li>
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;"></span>
                          <span style="font-size: 16px; line-height: 1.5;"></span>
                      </li>
                  </ul>
                  
                  </div>
                </div>

                <div class="col-lg-12">
                  <div class="project-card">
                    <div>
                      <h6></h6>
                    </div>
                    <ul style="list-style-type: none; padding-left: 0; margin: 0;">
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;"></span>
                          <span style="font-size: 16px; line-height: 1.5;"> <br>
                            <a href="https://doi.org/10.1007/978-3-031-34644-6_30" target="_blank" rel="noopener noreferrer">
                                
                              </a></span>
                      </li>
                    </ul>                    
                  </div>
                </div>
              </div>
            </div>
          </div>
        </div>

        <!-- Main Content -->
        <div class="col-lg-8 col-md-7">
          <!-- Projects Section -->
          <div class="my-3">
            <h2 class="section-title">Projects</h2>
            <!-- Row to contain multiple cards -->
            <div class="row bg-white">
              <!-- Project Card 1 -->
              <div class="col-lg-6">
                <div class="project-card">
                  <div>
                    <img src="./AHB-APB Bridge.webp" class="img-fluid mb-2" />
                  </div>
                  <h6>
                    AHB to APB Bridge â€“ Design and Verification
                  </h6>
                  <div>
                    <span class="badge text-primary">Verilog</span>
                    <span class="badge text-primary">SystemVerilog</span>
                    <span class="badge text-primary"> UVM</span>
                    <span class="badge text-primary">Constrained random testing </span>
                    <span class="badge text-primary">Assertions</span>
                    <span class="badge text-primary">APB</span>
                    <span class="badge text-primary">AHB</span>
                    <span class="badge text-primary">Synopsys VCS</span>
                    <span class="badge text-primary">Mentor Graphics Questasim</span>
                  </div>
                  <p>
                    Designed and verified an AHB to APB bridge using SystemVerilog and UVM. 
                    Developed a robust testbench with drivers and monitors, 
                    achieving 100% functional coverage through constrained random testing and
                     resolving critical design issues.


                  </p>
                </div>
              </div>

              <!-- Project Card 2 -->
              <div class="col-lg-6">
                <div class="project-card">
                  <div>
                    <img src="1X3 Router.webp" class="img-fluid mb-2" />
                  </div>
                  <h6>
                    Router 1x3 Design and Verification
                  </h6>
                  <div>
                    <span class="badge text-primary">Verilog</span>
                    <span class="badge text-primary">SystemVerilog</span>
                    <span class="badge text-primary"> UVM</span>
                    <span class="badge text-primary">RTL architecture design</span>
                    <span class="badge text-primary">Functional coverage</span>
                    <span class="badge text-primary">Synopsys VCS</span>
                    <span class="badge text-primary">Mentor Graphics Questasim</span>
                  </div>
                  <p>
                    Developed RTL architecture for a 1x3 Router in Verilog, ensuring efficient data routing. 
                    Verified functionality using a UVM-based testbench in SystemVerilog, 
                    achieving robust validation and compliance with design specifications.
                  </p>
                </div>
              </div>
            </div>
          </div>

          <!-- Experience Section -->
          <div class="my-3">
            <h2 class="section-title">Experience</h2>
            <!-- Row to contain multiple cards -->
            <div class="row bg-white">
              <!-- Project Card 1 -->
              

              <!-- Project Card 3 -->
              <div class="col-lg-12">
                <div class="project-card">
                  <div>
                    <span>July 2023 - February 2024</span>
                    <h6>
                      Mundra Solar Energy Ltd. (Adani Solar) | Senior Process Engineer	
                    </h6>
                  </div>
                  <p>
                    <ul style="list-style-type: none; padding-left: 0; margin: 0;">
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;">&#9989;</span>
                          <span style="font-size: 16px; line-height: 1.5;">Executed R&D and quality assurance tasks focused on diffusion cluster processes, ensuring precise control of sheet resistance in solar cell manufacturing.</span>
                      </li>
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                        <span style="font-size: 16px; margin-right: 10px; line-height: 1;">&#9989;</span>
                        <span style="font-size: 16px; line-height: 1.5;">Conducted in-depth evaluations of recombination lifetimes in solar cells, leading to the identification of key performance bottlenecks; implemented changes that boosted energy output by 20% in lab-tested prototypes.</span>
                    </li>
                    <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                      <span style="font-size: 16px; margin-right: 10px; line-height: 1;">&#9989;</span>
                      <span style="font-size: 16px; line-height: 1.5;">Spearheaded cross-functional initiatives that refined manufacturing workflows, achieving a 15% increase in energy efficiency while enhancing production quality by implementing precise control mechanisms for solar cell processes. </span>
                  </li>
                    </ul>
                  </p>
                  <div>
                    <span class="badge text-primary">Solar Technology</span>
                    <span class="badge text-primary">Cell R&D</span>
                    <span class="badge text-primary">Cell Manufacturing</span>
                    <span class="badge text-primary"></span>
                    <span class="badge text-primary"></span>
                    <span class="badge text-primary"></span>
                  </div>
                </div>
              </div>

              <!-- Project Card 4 -->
              <div class="col-lg-12">
                <div class="project-card">
                  <div>
                    <span>February 2023 - May 2023</span>
                    <h6>RENUTRON Power Solutions Pvt. Ltd | Intern</h6>
                  </div>
                  <p>
                    <ul style="list-style-type: none; padding-left: 0; margin: 0;">
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                          <span style="font-size: 16px; margin-right: 10px; line-height: 1;">&#9989;</span>
                          <span style="font-size: 16px; line-height: 1.5;">Assembled and tested complete Online and Offline UPS systems using control boards, current transformers, and step-up transformers based on provided designs, assuring optimal functionality and adherence to specifications.</span>
                      </li>
                      <li style="display: flex; align-items: first baseline; margin-bottom: 10px;">
                        <span style="font-size: 16px; margin-right: 10px; line-height: 1;">&#9989;</span>
                        <span style="font-size: 16px; line-height: 1.5;">Managed comprehensive documentation tasks, including preparing purchase orders (PO) and quotations, streamlining procurement and client communication processes.</span>
                    </li>
                    </ul>

                  </p>
                  <div>
                    <span class="badge text-primary">Analog Ciruit</span>
                    <span class="badge text-primary">PCB Design</span>
                    <span class="badge text-primary">Power Electronics</span>
                    
                  </div>
                </div>
              </div>
            </div>
          </div>

          <!-- Education Section -->
          <div class="my-3">
            <h2 class="section-title">Education</h2>
            <!-- Row to contain multiple cards -->
            <div class="row bg-white">
              <!-- Project Card 1 -->
              <div class="col-lg-12">
                <div class="project-card">
                  <div>
                    <span>June 2024 - Present</span>
                    <h6>Apprenticeship at Maven Silicon</h6>
                  </div>
                  <p>
                    Coursework: Digital Electronics, VHDL, Verilog, System Verilog, UVM, CMOS, FPGA, DFT, STA.
                  </p>
                </div>
              </div>

              <!-- Project Card 2 -->
              <div class="col-lg-12">
                <div class="project-card">
                  <div>
                    <span>August 2019 - July 2023</span>
                    <h6>
                      Shivaji University <bold>(CGPA : 8.2 / 10.00 )</bold>
                    </h6>
                  </div>

                  <p>
                    Coursework: Digital Electronics, Microprocessors, VLSI Design, Embedded Systems, Power Electronics.
                  </p>
                </div>
              </div>
            </div>
          </div>
        </div>
      </div>
    </div>
  </body>
</html>
