<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proj2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Proj2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Proj2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Proj2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Proj2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Proj2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Proj2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Proj2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Proj2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Proj2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Proj2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Proj2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458841615" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1458841615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841691" xil_pn:in_ck="-6101667187291028126" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1458841691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlAddressRegister.vhd"/>
      <outfile xil_pn:name="ControlMemory.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder4to9.vhd"/>
      <outfile xil_pn:name="ExtendedProgrammeCounter.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="FunctionUnit.vhd"/>
      <outfile xil_pn:name="Instructions.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="MicroprogrammeController.vhd"/>
      <outfile xil_pn:name="Mux2to1.vhd"/>
      <outfile xil_pn:name="Mux2to16.vhd"/>
      <outfile xil_pn:name="Mux2to8.vhd"/>
      <outfile xil_pn:name="Mux3to1.vhd"/>
      <outfile xil_pn:name="Mux8to1.vhd"/>
      <outfile xil_pn:name="Mux9to16.vhd"/>
      <outfile xil_pn:name="ProgrammeCounter.vhd"/>
      <outfile xil_pn:name="Proj2.vhd"/>
      <outfile xil_pn:name="Reg16.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="RippleAdder.vhd"/>
      <outfile xil_pn:name="Shifter.vhd"/>
      <outfile xil_pn:name="ZeroFill.vhd"/>
      <outfile xil_pn:name="alu_unit.vhd"/>
      <outfile xil_pn:name="logic_circuit_a.vhd"/>
      <outfile xil_pn:name="logic_circuit_b.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1458841615" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1458841615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841615" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7061238933782622035" xil_pn:start_ts="1458841615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841615" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4482151392383921603" xil_pn:start_ts="1458841615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="708672675591068632" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4482151392383921603" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3917500030076619344" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4579864356909105523" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458841728" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5637884230982257401" xil_pn:start_ts="1458841728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458843382" xil_pn:in_ck="-6101667187291028126" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5647430203068587612" xil_pn:start_ts="1458843151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Proj2.lso"/>
      <outfile xil_pn:name="Proj2.ngc"/>
      <outfile xil_pn:name="Proj2.ngr"/>
      <outfile xil_pn:name="Proj2.prj"/>
      <outfile xil_pn:name="Proj2.stx"/>
      <outfile xil_pn:name="Proj2.syr"/>
      <outfile xil_pn:name="Proj2.xst"/>
      <outfile xil_pn:name="Proj2_vhdl.prj"/>
      <outfile xil_pn:name="Proj2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
