// Seed: 673446701
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4
);
  assign id_1 = -1;
  logic [1 : "" -  -1] id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    inout tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wire id_9,
    output logic id_10,
    input tri1 id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    input uwire id_15
);
  logic [7:0] id_17;
  assign id_17[1] = id_0;
  always @(posedge -1) id_10 = id_6;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_3,
      id_1,
      id_15
  );
  assign modCall_1.id_3 = 0;
  wire id_18;
endmodule
