<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sar65s_ctl" />
            <top_module name="sim_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="22,842.268969 us"></ZoomStartTime>
      <ZoomEndTime time="25,022.268970 us"></ZoomEndTime>
      <Cursor1Time time="24,274.257010 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="196"></NameColumnWidth>
      <ValueColumnWidth column_width="169"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="80" />
   <wave_markers>
      <marker label="" time="7243078453" />
      <marker label="" time="11411906494" />
      <marker label="" time="7337244226" />
      <marker label="" time="11553762164" />
      <marker label="" time="11899388556" />
      <marker label="" time="11913323402" />
      <marker label="" time="24274257010" />
   </wave_markers>
   <wvobject type="array" fp_name="/sim_top/top_module/debug">
      <obj_property name="ElementShortName">debug[3:0]</obj_property>
      <obj_property name="ObjectShortName">debug[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_tx">
      <obj_property name="ElementShortName">uart_tx</obj_property>
      <obj_property name="ObjectShortName">uart_tx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_rx">
      <obj_property name="ElementShortName">uart_rx</obj_property>
      <obj_property name="ObjectShortName">uart_rx</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/uart_ctrl/uart_send_data">
      <obj_property name="ElementShortName">uart_send_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_send_data[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/clock">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/clocks/locked">
      <obj_property name="ElementShortName">locked</obj_property>
      <obj_property name="ObjectShortName">locked</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_valid">
      <obj_property name="ElementShortName">iBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_ready">
      <obj_property name="ElementShortName">iBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_payload_pc">
      <obj_property name="ElementShortName">iBus_cmd_payload_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_payload_pc[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#0000FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_valid">
      <obj_property name="ElementShortName">iBus_rsp_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ctrl_iBus_rsp_payload_error">
      <obj_property name="ElementShortName">ctrl_iBus_rsp_payload_error</obj_property>
      <obj_property name="ObjectShortName">ctrl_iBus_rsp_payload_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_payload_inst">
      <obj_property name="ElementShortName">iBus_rsp_payload_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/CsrPlugin_mstatus_MIE">
      <obj_property name="ElementShortName">CsrPlugin_mstatus_MIE</obj_property>
      <obj_property name="ObjectShortName">CsrPlugin_mstatus_MIE</obj_property>
      <obj_property name="CustomSignalColor">#E0FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/CsrPlugin_mstatus_MPIE">
      <obj_property name="ElementShortName">CsrPlugin_mstatus_MPIE</obj_property>
      <obj_property name="ObjectShortName">CsrPlugin_mstatus_MPIE</obj_property>
      <obj_property name="CustomSignalColor">#E0FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/CsrPlugin_mie_MEIE">
      <obj_property name="ElementShortName">CsrPlugin_mie_MEIE</obj_property>
      <obj_property name="ObjectShortName">CsrPlugin_mie_MEIE</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/CsrPlugin_mie_MSIE">
      <obj_property name="ElementShortName">CsrPlugin_mie_MSIE</obj_property>
      <obj_property name="ObjectShortName">CsrPlugin_mie_MSIE</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/RegFilePlugin_regFile[1]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">[1][31:0]</obj_property>
      <obj_property name="label">Return address</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/RegFilePlugin_regFile[2]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[2][31:0]</obj_property>
      <obj_property name="ObjectShortName">[2][31:0]</obj_property>
      <obj_property name="label">Stack pointer</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/RegFilePlugin_regFile[4]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">[4][31:0]</obj_property>
      <obj_property name="label">Thread</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/RegFilePlugin_regFile[10]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[10][31:0]</obj_property>
      <obj_property name="ObjectShortName">[10][31:0]</obj_property>
      <obj_property name="label">Reg A0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_valid">
      <obj_property name="ElementShortName">dBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_ready">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_ready">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_wr">
      <obj_property name="ElementShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_wr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_address">
      <obj_property name="ElementShortName">dBus_cmd_payload_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_data">
      <obj_property name="ElementShortName">dBus_cmd_payload_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_size">
      <obj_property name="ElementShortName">dBus_cmd_payload_size[1:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_size[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_ready">
      <obj_property name="ElementShortName">dBus_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_error">
      <obj_property name="ElementShortName">dBus_rsp_error</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_data">
      <obj_property name="ElementShortName">dBus_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/spi_flash_cs">
      <obj_property name="ElementShortName">spi_flash_cs</obj_property>
      <obj_property name="ObjectShortName">spi_flash_cs</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/spi_flash_clock">
      <obj_property name="ElementShortName">spi_flash_clock</obj_property>
      <obj_property name="ObjectShortName">spi_flash_clock</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/spi_flash_dq">
      <obj_property name="ElementShortName">spi_flash_dq[3:0]</obj_property>
      <obj_property name="ObjectShortName">spi_flash_dq[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/reset_i">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">reset_i</obj_property>
      <obj_property name="ObjectShortName">reset_i</obj_property>
      <obj_property name="label">6502_reset</obj_property>
      <obj_property name="CustomSignalColor">#0000A0</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/uart_ctrl/uart_recv/data_out">
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_ctrl/uart_recv/data_ready">
      <obj_property name="ElementShortName">data_ready</obj_property>
      <obj_property name="ObjectShortName">data_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_ctrl/uart_recv/break_received">
      <obj_property name="ElementShortName">break_received</obj_property>
      <obj_property name="ObjectShortName">break_received</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_ctrl/uart_recv/error">
      <obj_property name="ElementShortName">error</obj_property>
      <obj_property name="ObjectShortName">error</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_ctrl/intr_send_ready_o">
      <obj_property name="ElementShortName">intr_send_ready_o</obj_property>
      <obj_property name="ObjectShortName">intr_send_ready_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/uart_ctrl/intr_recv_ready_o">
      <obj_property name="ElementShortName">intr_recv_ready_o</obj_property>
      <obj_property name="ObjectShortName">intr_recv_ready_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/interrupt_controller/irq_active">
      <obj_property name="ElementShortName">irq_active[31:0]</obj_property>
      <obj_property name="ObjectShortName">irq_active[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/interrupt_controller/irq_masked">
      <obj_property name="ElementShortName">irq_masked[31:0]</obj_property>
      <obj_property name="ObjectShortName">irq_masked[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/interrupt_controller/ctrl_timer_interrupt_o">
      <obj_property name="ElementShortName">ctrl_timer_interrupt_o</obj_property>
      <obj_property name="ObjectShortName">ctrl_timer_interrupt_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/interrupt_controller/ctrl_ext_interrupt_o">
      <obj_property name="ElementShortName">ctrl_ext_interrupt_o</obj_property>
      <obj_property name="ObjectShortName">ctrl_ext_interrupt_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/softwareInterrupt">
      <obj_property name="ElementShortName">softwareInterrupt</obj_property>
      <obj_property name="ObjectShortName">softwareInterrupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/uart_send_valid">
      <obj_property name="ElementShortName">uart_send_valid</obj_property>
      <obj_property name="ObjectShortName">uart_send_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/uart_send_ready">
      <obj_property name="ElementShortName">uart_send_ready</obj_property>
      <obj_property name="ObjectShortName">uart_send_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/interrupt_controller/irqs_i">
      <obj_property name="ElementShortName">irqs_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">irqs_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/reset_i">
      <obj_property name="ElementShortName">reset_i</obj_property>
      <obj_property name="ObjectShortName">reset_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/sync_o">
      <obj_property name="ElementShortName">sync_o</obj_property>
      <obj_property name="ObjectShortName">sync_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/bus_req_valid_o">
      <obj_property name="ElementShortName">bus_req_valid_o</obj_property>
      <obj_property name="ObjectShortName">bus_req_valid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/apple_cpu/bus_req_address_o">
      <obj_property name="ElementShortName">bus_req_address_o[15:0]</obj_property>
      <obj_property name="ObjectShortName">bus_req_address_o[15:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/bus_req_write_o">
      <obj_property name="ElementShortName">bus_req_write_o</obj_property>
      <obj_property name="ObjectShortName">bus_req_write_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/bus_req_ack_i">
      <obj_property name="ElementShortName">bus_req_ack_i</obj_property>
      <obj_property name="ObjectShortName">bus_req_ack_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/apple_cpu/bus_req_data_o">
      <obj_property name="ElementShortName">bus_req_data_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">bus_req_data_o[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/apple_cpu/bus_rsp_valid_i">
      <obj_property name="ElementShortName">bus_rsp_valid_i</obj_property>
      <obj_property name="ObjectShortName">bus_rsp_valid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/apple_cpu/bus_rsp_data_i">
      <obj_property name="ElementShortName">bus_rsp_data_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">bus_rsp_data_i[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/cpu_req_valid_i">
      <obj_property name="ElementShortName">cpu_req_valid_i</obj_property>
      <obj_property name="ObjectShortName">cpu_req_valid_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/cpu_req_ack_o">
      <obj_property name="ElementShortName">cpu_req_ack_o</obj_property>
      <obj_property name="ObjectShortName">cpu_req_ack_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/cpu_req_write_i">
      <obj_property name="ElementShortName">cpu_req_write_i</obj_property>
      <obj_property name="ObjectShortName">cpu_req_write_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/cpu_req_addr_i">
      <obj_property name="ElementShortName">cpu_req_addr_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_req_addr_i[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/cpu_req_data_i">
      <obj_property name="ElementShortName">cpu_req_data_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_req_data_i[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/cpu_rsp_valid_o">
      <obj_property name="ElementShortName">cpu_rsp_valid_o</obj_property>
      <obj_property name="ObjectShortName">cpu_rsp_valid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/cpu_rsp_data_o">
      <obj_property name="ElementShortName">cpu_rsp_data_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_rsp_data_o[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/mem_req_valid_o">
      <obj_property name="ElementShortName">mem_req_valid_o</obj_property>
      <obj_property name="ObjectShortName">mem_req_valid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/mem_req_addr_o">
      <obj_property name="ElementShortName">mem_req_addr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_req_addr_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/mem_req_write_o">
      <obj_property name="ElementShortName">mem_req_write_o</obj_property>
      <obj_property name="ObjectShortName">mem_req_write_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/mem_req_data_o">
      <obj_property name="ElementShortName">mem_req_data_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">mem_req_data_o[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/mem_req_ack_i">
      <obj_property name="ElementShortName">mem_req_ack_i</obj_property>
      <obj_property name="ObjectShortName">mem_req_ack_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/mem_rsp_valid_i">
      <obj_property name="ElementShortName">mem_rsp_valid_i</obj_property>
      <obj_property name="ObjectShortName">mem_rsp_valid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/mem_rsp_data_i">
      <obj_property name="ElementShortName">mem_rsp_data_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rsp_data_i[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/ctrl_req_valid_i">
      <obj_property name="ElementShortName">ctrl_req_valid_i</obj_property>
      <obj_property name="ObjectShortName">ctrl_req_valid_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/ctrl_req_write_i">
      <obj_property name="ElementShortName">ctrl_req_write_i</obj_property>
      <obj_property name="ObjectShortName">ctrl_req_write_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/ctrl_req_addr_i">
      <obj_property name="ElementShortName">ctrl_req_addr_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl_req_addr_i[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/ctrl_req_data_i">
      <obj_property name="ElementShortName">ctrl_req_data_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl_req_data_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/ctrl_req_ack_o">
      <obj_property name="ElementShortName">ctrl_req_ack_o</obj_property>
      <obj_property name="ObjectShortName">ctrl_req_ack_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/ctrl_rsp_valid_o">
      <obj_property name="ElementShortName">ctrl_rsp_valid_o</obj_property>
      <obj_property name="ObjectShortName">ctrl_rsp_valid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/pager/ctrl_rsp_data_o">
      <obj_property name="ElementShortName">ctrl_rsp_data_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl_rsp_data_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/pager/ctrl_intr_o">
      <obj_property name="ElementShortName">ctrl_intr_o</obj_property>
      <obj_property name="ObjectShortName">ctrl_intr_o</obj_property>
   </wvobject>
</wave_config>
