\subsection{arch Architecture Reference}
\label{classrxtx__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=185pt]{d5/d86/classrxtx__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+375}{\bfseries  ( {\bfseries {\bfseries {\bf tx\+\_\+clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst1\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+tx\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+tx\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+wfm\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+wfm\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+\+D\+I\+Q\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+\+D\+I\+Q\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+in\+\_\+pct\+\_\+full} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+loss\+\_\+flg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+in\+\_\+pct\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wfm\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+dd\+\_\+iq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+dd\+\_\+iq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+phy\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+smpl\+\_\+nr\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+pct\+\_\+hdr\+\_\+cap} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst6\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst6\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf sync\+\_\+reg0}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg1}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf tx\+\_\+path\+\_\+top\+\_\+inst1}  {\bfseries entity tx\+\_\+path\+\_\+top}   
\item 
{\bf wfm\+\_\+player\+\_\+top\+\_\+inst2}  {\bfseries entity wfm\+\_\+player\+\_\+top}   
\item 
{\bf txiqmux\+\_\+inst3}  {\bfseries entity txiqmux}   
\item 
{\bf lms7002\+\_\+ddout\+\_\+inst4}  {\bfseries entity lms7002\+\_\+ddout}   
\item 
{\bf rx\+\_\+path\+\_\+top\+\_\+inst5}  {\bfseries entity rx\+\_\+path\+\_\+top}   
\item 
{\bf pulse\+\_\+gen\+\_\+inst6}  {\bfseries entity pulse\+\_\+gen}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 122} of file {\bf rxtx\+\_\+top.\+vhd}.



\subsubsection{Member Function Documentation}
\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+375@{P\+R\+O\+C\+E\+S\+S\+\_\+375}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+375@{P\+R\+O\+C\+E\+S\+S\+\_\+375}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+375tx\+\_\+clk,inst1\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+375 (
\begin{DoxyParamCaption}
\item[{}]{tx\+\_\+clk, }
\item[{}]{inst1\+\_\+reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classrxtx__top_1_1arch_a71479e6a4e6b95f76195b4c54d93ebbc}


Definition at line {\bf 183} of file {\bf rxtx\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+fifo\+\_\+data@{inst0\+\_\+fifo\+\_\+data}}
\index{inst0\+\_\+fifo\+\_\+data@{inst0\+\_\+fifo\+\_\+data}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a2fa4ea56461737d542a7ccfc2e13e6d2}


Definition at line {\bf 128} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+fifo\+\_\+wrreq@{inst0\+\_\+fifo\+\_\+wrreq}}
\index{inst0\+\_\+fifo\+\_\+wrreq@{inst0\+\_\+fifo\+\_\+wrreq}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a838f6eec202423e2c44778f9b58d48ac}


Definition at line {\bf 127} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+reset\+\_\+n@{inst0\+\_\+reset\+\_\+n}}
\index{inst0\+\_\+reset\+\_\+n@{inst0\+\_\+reset\+\_\+n}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a4b6af19981b4822cfccf8892d8029d53}


Definition at line {\bf 126} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+tx\+\_\+fifo\+\_\+data@{inst0\+\_\+tx\+\_\+fifo\+\_\+data}}
\index{inst0\+\_\+tx\+\_\+fifo\+\_\+data@{inst0\+\_\+tx\+\_\+fifo\+\_\+data}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+tx\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+tx\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a1ccd6f6835f7342bcdd0855febfcb9a4}


Definition at line {\bf 131} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+tx\+\_\+fifo\+\_\+wr@{inst0\+\_\+tx\+\_\+fifo\+\_\+wr}}
\index{inst0\+\_\+tx\+\_\+fifo\+\_\+wr@{inst0\+\_\+tx\+\_\+fifo\+\_\+wr}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+tx\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+tx\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a7428384f261ee698d6c663efe0317383}


Definition at line {\bf 130} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+wfm\+\_\+data@{inst0\+\_\+wfm\+\_\+data}}
\index{inst0\+\_\+wfm\+\_\+data@{inst0\+\_\+wfm\+\_\+data}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+wfm\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+wfm\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_ae02ba5175296df56e2ca6476db82650d}


Definition at line {\bf 132} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst0\+\_\+wfm\+\_\+fifo\+\_\+wr@{inst0\+\_\+wfm\+\_\+fifo\+\_\+wr}}
\index{inst0\+\_\+wfm\+\_\+fifo\+\_\+wr@{inst0\+\_\+wfm\+\_\+fifo\+\_\+wr}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+wfm\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+wfm\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a58518be2cda5bb67d57e2db8e0a82885}


Definition at line {\bf 133} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+\+D\+I\+Q\+\_\+h@{inst1\+\_\+\+D\+I\+Q\+\_\+h}}
\index{inst1\+\_\+\+D\+I\+Q\+\_\+h@{inst1\+\_\+\+D\+I\+Q\+\_\+h}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+\+D\+I\+Q\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+\+D\+I\+Q\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_af94eb631fa5485a6b5109799d5578ce8}


Definition at line {\bf 137} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+\+D\+I\+Q\+\_\+l@{inst1\+\_\+\+D\+I\+Q\+\_\+l}}
\index{inst1\+\_\+\+D\+I\+Q\+\_\+l@{inst1\+\_\+\+D\+I\+Q\+\_\+l}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+\+D\+I\+Q\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+\+D\+I\+Q\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a7839d80299a35500d858bcb6ae901f46}


Definition at line {\bf 138} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+in\+\_\+pct\+\_\+full@{inst1\+\_\+in\+\_\+pct\+\_\+full}}
\index{inst1\+\_\+in\+\_\+pct\+\_\+full@{inst1\+\_\+in\+\_\+pct\+\_\+full}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+in\+\_\+pct\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+in\+\_\+pct\+\_\+full} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a1f6818ff326ee18aa1523c8b3ce8f4df}


Definition at line {\bf 139} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+in\+\_\+pct\+\_\+rdy@{inst1\+\_\+in\+\_\+pct\+\_\+rdy}}
\index{inst1\+\_\+in\+\_\+pct\+\_\+rdy@{inst1\+\_\+in\+\_\+pct\+\_\+rdy}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+in\+\_\+pct\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+in\+\_\+pct\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a9185becfd01aa552eaf46d832aa97d9f}


Definition at line {\bf 141} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req@{inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}}
\index{inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req@{inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a4b4fedbf7e353c5779f92973920a93d1}


Definition at line {\bf 142} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+pct\+\_\+loss\+\_\+flg@{inst1\+\_\+pct\+\_\+loss\+\_\+flg}}
\index{inst1\+\_\+pct\+\_\+loss\+\_\+flg@{inst1\+\_\+pct\+\_\+loss\+\_\+flg}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+pct\+\_\+loss\+\_\+flg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+loss\+\_\+flg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a1db790d6324650eaca50611f1140e525}


Definition at line {\bf 140} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst1\+\_\+reset\+\_\+n@{inst1\+\_\+reset\+\_\+n}}
\index{inst1\+\_\+reset\+\_\+n@{inst1\+\_\+reset\+\_\+n}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_aa53b96cdbf1158069a1632f79bceb64b}


Definition at line {\bf 136} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst2\+\_\+dd\+\_\+iq\+\_\+h@{inst2\+\_\+dd\+\_\+iq\+\_\+h}}
\index{inst2\+\_\+dd\+\_\+iq\+\_\+h@{inst2\+\_\+dd\+\_\+iq\+\_\+h}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+dd\+\_\+iq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+dd\+\_\+iq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a79e4943cbeffea8c867f5e451df6fa88}


Definition at line {\bf 147} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst2\+\_\+dd\+\_\+iq\+\_\+l@{inst2\+\_\+dd\+\_\+iq\+\_\+l}}
\index{inst2\+\_\+dd\+\_\+iq\+\_\+l@{inst2\+\_\+dd\+\_\+iq\+\_\+l}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+dd\+\_\+iq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+dd\+\_\+iq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_ae221d611c11b8d35e0dcc9b79574768d}


Definition at line {\bf 148} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst2\+\_\+phy\+\_\+clk@{inst2\+\_\+phy\+\_\+clk}}
\index{inst2\+\_\+phy\+\_\+clk@{inst2\+\_\+phy\+\_\+clk}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+phy\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+phy\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a32427930f689886148d6cff80f9ad7c9}


Definition at line {\bf 149} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw@{inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw}}
\index{inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw@{inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wfm\+\_\+infifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a54e2231a7edd77d34718e98ca6830c94}


Definition at line {\bf 145} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst2\+\_\+wfm\+\_\+rdy@{inst2\+\_\+wfm\+\_\+rdy}}
\index{inst2\+\_\+wfm\+\_\+rdy@{inst2\+\_\+wfm\+\_\+rdy}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+wfm\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wfm\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a20183f61d2ee5cd872ae1091adc89a49}


Definition at line {\bf 146} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst3\+\_\+diq\+\_\+h@{inst3\+\_\+diq\+\_\+h}}
\index{inst3\+\_\+diq\+\_\+h@{inst3\+\_\+diq\+\_\+h}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst3\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a4881e39b26d4fa2bc6faed92ea179224}


Definition at line {\bf 152} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst3\+\_\+diq\+\_\+l@{inst3\+\_\+diq\+\_\+l}}
\index{inst3\+\_\+diq\+\_\+l@{inst3\+\_\+diq\+\_\+l}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst3\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a2beeada33e54d53e0b0c75d9a08070ab}


Definition at line {\bf 153} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst5\+\_\+pct\+\_\+hdr\+\_\+cap@{inst5\+\_\+pct\+\_\+hdr\+\_\+cap}}
\index{inst5\+\_\+pct\+\_\+hdr\+\_\+cap@{inst5\+\_\+pct\+\_\+hdr\+\_\+cap}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+pct\+\_\+hdr\+\_\+cap}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+pct\+\_\+hdr\+\_\+cap} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a77d06c0b46025e6862621d335484aec8}


Definition at line {\bf 158} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst5\+\_\+reset\+\_\+n@{inst5\+\_\+reset\+\_\+n}}
\index{inst5\+\_\+reset\+\_\+n@{inst5\+\_\+reset\+\_\+n}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a7819195e4f320851b770c8399c6204c8}


Definition at line {\bf 156} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst5\+\_\+smpl\+\_\+nr\+\_\+cnt@{inst5\+\_\+smpl\+\_\+nr\+\_\+cnt}}
\index{inst5\+\_\+smpl\+\_\+nr\+\_\+cnt@{inst5\+\_\+smpl\+\_\+nr\+\_\+cnt}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+smpl\+\_\+nr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+smpl\+\_\+nr\+\_\+cnt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_a4b58a36da08e8cb7928478e7c65ee46a}


Definition at line {\bf 157} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst6\+\_\+pulse@{inst6\+\_\+pulse}}
\index{inst6\+\_\+pulse@{inst6\+\_\+pulse}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst6\+\_\+pulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst6\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_afdfac06913f28b9e63d94727d4370a45}


Definition at line {\bf 162} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!inst6\+\_\+reset\+\_\+n@{inst6\+\_\+reset\+\_\+n}}
\index{inst6\+\_\+reset\+\_\+n@{inst6\+\_\+reset\+\_\+n}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{inst6\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst6\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxtx__top_1_1arch_aad12e2dfb6b5e509eba33fa55b331671}


Definition at line {\bf 161} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!lms7002\+\_\+ddout\+\_\+inst4@{lms7002\+\_\+ddout\+\_\+inst4}}
\index{lms7002\+\_\+ddout\+\_\+inst4@{lms7002\+\_\+ddout\+\_\+inst4}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{lms7002\+\_\+ddout\+\_\+inst4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms7002\+\_\+ddout\+\_\+inst4} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{lms7002\+\_\+ddout}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_a414e7ad148c892b29cb1369cf5ac5067}


Definition at line {\bf 367} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!pulse\+\_\+gen\+\_\+inst6@{pulse\+\_\+gen\+\_\+inst6}}
\index{pulse\+\_\+gen\+\_\+inst6@{pulse\+\_\+gen\+\_\+inst6}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{pulse\+\_\+gen\+\_\+inst6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pulse\+\_\+gen\+\_\+inst6} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pulse\+\_\+gen}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_ac6b256f7ece6137e187c2d19f5ee2af3}


Definition at line {\bf 427} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!rx\+\_\+path\+\_\+top\+\_\+inst5@{rx\+\_\+path\+\_\+top\+\_\+inst5}}
\index{rx\+\_\+path\+\_\+top\+\_\+inst5@{rx\+\_\+path\+\_\+top\+\_\+inst5}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{rx\+\_\+path\+\_\+top\+\_\+inst5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+path\+\_\+top\+\_\+inst5} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rx\+\_\+path\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_a1605209c8282346aed994c4dec08e80c}


Definition at line {\bf 415} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!sync\+\_\+reg0@{sync\+\_\+reg0}}
\index{sync\+\_\+reg0@{sync\+\_\+reg0}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_a6d0f2de0bd56b397adfb1e48896e42ef}


Definition at line {\bf 168} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!sync\+\_\+reg1@{sync\+\_\+reg1}}
\index{sync\+\_\+reg1@{sync\+\_\+reg1}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_a8fc8454c91408892606d3cf049de8638}


Definition at line {\bf 177} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!tx\+\_\+path\+\_\+top\+\_\+inst1@{tx\+\_\+path\+\_\+top\+\_\+inst1}}
\index{tx\+\_\+path\+\_\+top\+\_\+inst1@{tx\+\_\+path\+\_\+top\+\_\+inst1}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{tx\+\_\+path\+\_\+top\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+path\+\_\+top\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+path\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_afa2b393b959bcac919ec6c99fda74ebd}


Definition at line {\bf 248} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!txiqmux\+\_\+inst3@{txiqmux\+\_\+inst3}}
\index{txiqmux\+\_\+inst3@{txiqmux\+\_\+inst3}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{txiqmux\+\_\+inst3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txiqmux\+\_\+inst3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{txiqmux}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_af7f6b2344aad9f508bf36322373186b3}


Definition at line {\bf 347} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}!wfm\+\_\+player\+\_\+top\+\_\+inst2@{wfm\+\_\+player\+\_\+top\+\_\+inst2}}
\index{wfm\+\_\+player\+\_\+top\+\_\+inst2@{wfm\+\_\+player\+\_\+top\+\_\+inst2}!rxtx\+\_\+top\+::arch@{rxtx\+\_\+top\+::arch}}
\paragraph[{wfm\+\_\+player\+\_\+top\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+player\+\_\+top\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wfm\+\_\+player\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxtx__top_1_1arch_a0394085efe339381a2d54a5edb579a95}


Definition at line {\bf 321} of file {\bf rxtx\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rxtx\+\_\+top/synth/{\bf rxtx\+\_\+top.\+vhd}\end{DoxyCompactItemize}
