Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Single-Ended I/O,PLLs and CCCs,Chip Globals,MSS,CAN,10/100/1000 Ethernet,HS USB,Multi-Mode UART
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/Primitives,32,18,0,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/Primitives,73,41,0,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/Primitives,24,19,0,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/Primitives,6,9,0,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,27,24,0,0,0,0,0,0,0,0
IO_INPUTS_inst_0/IO_OUTPUTS_0/Primitives,0,0,9,0,0,0,0,0,0,0
IO_OUTPUTS_inst_0/IO_INPUTS_0/Primitives,0,0,4,0,0,0,0,0,0,0
IO_TXBuf_0/IO_TXBuf_0/Primitives,0,0,1,0,0,0,0,0,0,0
Primitives/Primitives,6,0,34,0,0,0,0,0,0,0
SpiMasterPorts_0/Primitives,112,75,0,0,0,0,0,0,0,0
SpiMasterPorts_1/Primitives,94,75,0,0,0,0,0,0,0,0
SpiMasterPorts_2/Primitives,93,75,0,0,0,0,0,0,0,0
SpiMasterPorts_3/Primitives,93,75,0,0,0,0,0,0,0,0
SpiMasterPorts_4/Primitives,112,75,0,0,0,0,0,0,0,0
SpiMasterPorts_5/Primitives,104,75,0,0,0,0,0,0,0,0
SpiMasterPorts_6/Primitives,95,75,0,0,0,0,0,0,0,0
SpiMasterPorts_7/Primitives,85,45,0,0,0,0,0,0,0,0
Ux2FPGA_sb_0/CCC_0/Primitives,0,0,0,1,1,0,0,0,0,0
Ux2FPGA_sb_0/CoreAPB3_0/Primitives,12,0,0,0,0,0,0,0,0,0
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Primitives,137,0,0,0,0,0,0,0,0,0
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/Primitives,0,0,0,0,1,1,0,0,0,0
