--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml scheme_1.twx scheme_1.ncd -o scheme_1.twr scheme_1.pcf

Design file:              scheme_1.ncd
Physical constraint file: scheme_1.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    0.876(R)|      FAST  |    1.670(R)|      SLOW  |Clk_BUFGP         |   0.000|
SDA         |    0.830(R)|      FAST  |    1.940(R)|      SLOW  |Clk_BUFGP         |   0.000|
Start       |    0.195(R)|      FAST  |    2.005(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
NACK        |         8.477(R)|      SLOW  |         3.634(R)|      FAST  |Clk_BUFGP         |   0.000|
SCL         |         8.390(R)|      SLOW  |         3.535(R)|      FAST  |Clk_BUFGP         |   0.000|
SDA         |         8.342(R)|      SLOW  |         3.473(R)|      FAST  |Clk_BUFGP         |   0.000|
X<0>        |         9.049(R)|      SLOW  |         3.944(R)|      FAST  |Clk_BUFGP         |   0.000|
X<1>        |         8.860(R)|      SLOW  |         3.830(R)|      FAST  |Clk_BUFGP         |   0.000|
X<2>        |         8.672(R)|      SLOW  |         3.748(R)|      FAST  |Clk_BUFGP         |   0.000|
X<3>        |         8.887(R)|      SLOW  |         3.858(R)|      FAST  |Clk_BUFGP         |   0.000|
X<4>        |         8.785(R)|      SLOW  |         3.823(R)|      FAST  |Clk_BUFGP         |   0.000|
X<5>        |         8.412(R)|      SLOW  |         3.625(R)|      FAST  |Clk_BUFGP         |   0.000|
X<6>        |         8.789(R)|      SLOW  |         3.832(R)|      FAST  |Clk_BUFGP         |   0.000|
X<7>        |         8.677(R)|      SLOW  |         3.753(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.128|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 30 10:26:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 752 MB



