diff --git a/arch/arm/boot/dts/sun8i-a33.dtsi b/arch/arm/boot/dts/sun8i-a33.dtsi
index a21f2ed..324a13f 100644
--- a/arch/arm/boot/dts/sun8i-a33.dtsi
+++ b/arch/arm/boot/dts/sun8i-a33.dtsi
@@ -184,22 +184,27 @@
 	sound: sound {
 		compatible = "simple-audio-card";
 		simple-audio-card,name = "sun8i-a33-audio";
-		simple-audio-card,format = "i2s";
-		simple-audio-card,frame-master = <&link_codec>;
-		simple-audio-card,bitclock-master = <&link_codec>;
-		simple-audio-card,mclk-fs = <512>;
 		simple-audio-card,aux-devs = <&codec_analog>;
 		simple-audio-card,routing =
-			"Left DAC", "AIF1 Slot 0 Left",
-			"Right DAC", "AIF1 Slot 0 Right";
+			"Left Digital DAC", "AIF1 Slot 0 Left",
+			"Right Digital DAC", "AIF1 Slot 0 Right",
+			"Left DAC", "Left Digital DAC",
+			"Right DAC", "Right Digital DAC";
 		status = "disabled";
 
-		simple-audio-card,cpu {
-			sound-dai = <&dai>;
-		};
+		simple-audio-card,dai-link@0 {		/* I2S - Headphone */
+			format = "i2s";
+			frame-master = <&link_codec>;
+			bitclock-master = <&link_codec>;
+			mclk-fs = <512>;
+
+			cpu {
+				sound-dai = <&dai>;
+			};
 
-		link_codec: simple-audio-card,codec {
-			sound-dai = <&codec>;
+			link_codec: codec {
+				sound-dai = <&codec 0>;
+			};
 		};
 	};
 
diff --git a/sound/soc/sunxi/sun8i-codec.c b/sound/soc/sunxi/sun8i-codec.c
index fb37dd9..9145a0f 100644
--- a/sound/soc/sunxi/sun8i-codec.c
+++ b/sound/soc/sunxi/sun8i-codec.c
@@ -6,6 +6,7 @@
  * Reuuimlla Technology Co., Ltd. <www.reuuimllatech.com>
  * huangxin <huangxin@Reuuimllatech.com>
  * Mylène Josserand <mylene.josserand@free-electrons.com>
+ * Nicolò Veronese <nicveronese@gmail.com>
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
@@ -29,75 +30,182 @@
 #include <sound/soc.h>
 #include <sound/soc-dapm.h>
 
-#define SUN8I_SYSCLK_CTL				0x00c
-#define SUN8I_SYSCLK_CTL_AIF1CLK_ENA			11
-#define SUN8I_SYSCLK_CTL_AIF1CLK_SRC_PLL		9
-#define SUN8I_SYSCLK_CTL_AIF1CLK_SRC			8
-#define SUN8I_SYSCLK_CTL_SYSCLK_ENA			3
-#define SUN8I_SYSCLK_CTL_SYSCLK_SRC			0
-#define SUN8I_MOD_CLK_ENA				0x010
-#define SUN8I_MOD_CLK_ENA_AIF1				15
-#define SUN8I_MOD_CLK_ENA_ADC				3
-#define SUN8I_MOD_CLK_ENA_DAC				2
-#define SUN8I_MOD_RST_CTL				0x014
-#define SUN8I_MOD_RST_CTL_AIF1				15
-#define SUN8I_MOD_RST_CTL_ADC				3
-#define SUN8I_MOD_RST_CTL_DAC				2
-#define SUN8I_SYS_SR_CTRL				0x018
-#define SUN8I_SYS_SR_CTRL_AIF1_FS			12
-#define SUN8I_SYS_SR_CTRL_AIF2_FS			8
-#define SUN8I_AIF1CLK_CTRL				0x040
-#define SUN8I_AIF1CLK_CTRL_AIF1_MSTR_MOD		15
-#define SUN8I_AIF1CLK_CTRL_AIF1_BCLK_INV		14
-#define SUN8I_AIF1CLK_CTRL_AIF1_LRCK_INV		13
-#define SUN8I_AIF1CLK_CTRL_AIF1_BCLK_DIV		9
-#define SUN8I_AIF1CLK_CTRL_AIF1_LRCK_DIV		6
-#define SUN8I_AIF1CLK_CTRL_AIF1_LRCK_DIV_16		(1 << 6)
-#define SUN8I_AIF1CLK_CTRL_AIF1_WORD_SIZ		4
-#define SUN8I_AIF1CLK_CTRL_AIF1_WORD_SIZ_16		(1 << 4)
-#define SUN8I_AIF1CLK_CTRL_AIF1_DATA_FMT		2
-#define SUN8I_AIF1_ADCDAT_CTRL				0x044
-#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_DA0L_ENA		15
-#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_DA0R_ENA		14
-#define SUN8I_AIF1_DACDAT_CTRL				0x048
+/* Clocks sources */
+#define SUN8I_SYSCLK_CTL							0x00c
+#define SUN8I_SYSCLK_CTL_AIF1CLK_ENA				11
+#define SUN8I_SYSCLK_CTL_AIF1CLK_SRC_PLL			9
+#define SUN8I_SYSCLK_CTL_AIF1CLK_SRC				8
+#define SUN8I_SYSCLK_CTL_AIF2CLK_ENA				7
+#define SUN8I_SYSCLK_CTL_AIF2CLK_SRC_PLL			5
+#define SUN8I_SYSCLK_CTL_AIF2CLK_SRC				4
+#define SUN8I_SYSCLK_CTL_SYSCLK_ENA					3
+#define SUN8I_SYSCLK_CTL_SYSCLK_SRC					0
+
+/* Clocks gates */
+#define SUN8I_MOD_CLK_ENA							0x010
+#define SUN8I_MOD_CLK_ENA_AIF1						15
+#define SUN8I_MOD_CLK_ENA_AIF2						14
+#define SUN8I_MOD_CLK_ENA_AIF3						13
+#define SUN8I_MOD_CLK_ENA_HPF_AGC					7
+#define SUN8I_MOD_CLK_ENA_HPF_DRC					6
+#define SUN8I_MOD_CLK_ENA_ADC						3
+#define SUN8I_MOD_CLK_ENA_DAC						2
+
+/* Resets */
+#define SUN8I_MOD_RST_CTL							0x014
+#define SUN8I_MOD_RST_CTL_AIF1						15
+#define SUN8I_MOD_RST_CTL_AIF2						14
+#define SUN8I_MOD_RST_CTL_AIF3						13
+#define SUN8I_MOD_RST_CTL_HPF_AGC					7
+#define SUN8I_MOD_RST_CTL_HPF_DRC					6
+#define SUN8I_MOD_RST_CTL_ADC						3
+#define SUN8I_MOD_RST_CTL_DAC						2
+
+/* AIF1 & AIF2 Sample Rate */
+#define SUN8I_SYS_SR_CTRL							0x018
+#define SUN8I_SYS_SR_CTRL_AIF1_FS					12
+#define SUN8I_SYS_SR_CTRL_AIF2_FS					8
+
+/* AIF1 & AIF2 & AIF3 Clocks */
+#define SUN8I_AIF1CLK_CTRL							0x040
+#define SUN8I_AIF2CLK_CTRL							0x080
+#define SUN8I_AIF0CLK_CTRL_AIF0_MSTR_MOD			15
+#define SUN8I_AIF0CLK_CTRL_AIF0_BCLK_INV			14
+#define SUN8I_AIF0CLK_CTRL_AIF0_LRCK_INV			13
+#define SUN8I_AIF0CLK_CTRL_AIF0_BCLK_DIV			9
+#define SUN8I_AIF0CLK_CTRL_AIF0_LRCK_DIV			6
+#define SUN8I_AIF0CLK_CTRL_AIF0_LRCK_DIV_16			(1 << 6)
+#define SUN8I_AIF0CLK_CTRL_AIF0_WORD_SIZ			4
+#define SUN8I_AIF0CLK_CTRL_AIF0_WORD_SIZ_16			(1 << 4)
+#define SUN8I_AIF0CLK_CTRL_AIF0_DATA_FMT			2
+/* AIF1 has TDM capabilities */
+#define SUN8I_AIF1CLK_CTRL_AIF1_TDMM_ENA			0
+/* AIF3 share the BCLK/LRCK */
+#define SUN8I_AIF3CLK_CTRL_AIF3_CLOC_SRC			0
+
+/* AIF1 SLOTs capture enables */
+#define SUN8I_AIF1_ADCDAT_CTRL						0x044
+#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_AD0L_ENA		15
+#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_AD0R_ENA		14
+#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_AD1L_ENA		13
+#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_AD1R_ENA		12
+#define SUN8I_AIF1_ADCDAT_CTRL_AIF1_SLOT_SIZ		0
+
+/* AIF1 SLOTs playback enables */
+#define SUN8I_AIF1_DACDAT_CTRL						0x048
 #define SUN8I_AIF1_DACDAT_CTRL_AIF1_DA0L_ENA		15
 #define SUN8I_AIF1_DACDAT_CTRL_AIF1_DA0R_ENA		14
-#define SUN8I_AIF1_MXR_SRC				0x04c
+#define SUN8I_AIF1_DACDAT_CTRL_AIF1_DA1L_ENA		13
+#define SUN8I_AIF1_DACDAT_CTRL_AIF1_DA1R_ENA		12
+#define SUN8I_AIF1_DACDAT_CTRL_AIF1_LOOP_ENA		0
+
+/* AIF1 Digital Mixer  */
+/* Slot 0 */
+#define SUN8I_AIF1_MXR_SRC							0x04c
 #define SUN8I_AIF1_MXR_SRC_AD0L_MXL_SRC_AIF1DA0L	15
 #define SUN8I_AIF1_MXR_SRC_AD0L_MXL_SRC_AIF2DACL	14
 #define SUN8I_AIF1_MXR_SRC_AD0L_MXL_SRC_ADCL		13
 #define SUN8I_AIF1_MXR_SRC_AD0L_MXL_SRC_AIF2DACR	12
+
 #define SUN8I_AIF1_MXR_SRC_AD0R_MXR_SRC_AIF1DA0R	11
 #define SUN8I_AIF1_MXR_SRC_AD0R_MXR_SRC_AIF2DACR	10
 #define SUN8I_AIF1_MXR_SRC_AD0R_MXR_SRC_ADCR		9
 #define SUN8I_AIF1_MXR_SRC_AD0R_MXR_SRC_AIF2DACL	8
-#define SUN8I_ADC_DIG_CTRL				0x100
-#define SUN8I_ADC_DIG_CTRL_ENDA			15
-#define SUN8I_ADC_DIG_CTRL_ADOUT_DTS			2
-#define SUN8I_ADC_DIG_CTRL_ADOUT_DLY			1
-#define SUN8I_DAC_DIG_CTRL				0x120
-#define SUN8I_DAC_DIG_CTRL_ENDA			15
-#define SUN8I_DAC_MXR_SRC				0x130
-#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_AIF1DA0L	15
-#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_AIF1DA1L	14
-#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_AIF2DACL	13
-#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_ADCL		12
-#define SUN8I_DAC_MXR_SRC_DACR_MXR_SRC_AIF1DA0R	11
-#define SUN8I_DAC_MXR_SRC_DACR_MXR_SRC_AIF1DA1R	10
-#define SUN8I_DAC_MXR_SRC_DACR_MXR_SRC_AIF2DACR	9
-#define SUN8I_DAC_MXR_SRC_DACR_MXR_SRC_ADCR		8
-
-#define SUN8I_SYS_SR_CTRL_AIF1_FS_MASK		GENMASK(15, 12)
-#define SUN8I_SYS_SR_CTRL_AIF2_FS_MASK		GENMASK(11, 8)
-#define SUN8I_AIF1CLK_CTRL_AIF1_WORD_SIZ_MASK	GENMASK(5, 4)
-#define SUN8I_AIF1CLK_CTRL_AIF1_LRCK_DIV_MASK	GENMASK(8, 6)
-#define SUN8I_AIF1CLK_CTRL_AIF1_BCLK_DIV_MASK	GENMASK(12, 9)
+/* Slot 1 */
+#define SUN8I_AIF1_MXR_SRC_AD1L_MXR_SRC_AIF2DACL	7
+#define SUN8I_AIF1_MXR_SRC_AD1L_MXR_SRC_ADCL		6
+
+#define SUN8I_AIF1_MXR_SRC_AD1R_MXR_SRC_AIF2DACR	3
+#define SUN8I_AIF1_MXR_SRC_AD1R_MXR_SRC_ADCR		2
+
+/* AIF1 SLOT0 & SLOT1 volume control - TODO */
+#define SUN8I_AIF1_VOL_CTRL_AD0						0x050
+#define SUN8I_AIF1_VOL_CTRL_AD1						0x054
+#define SUN8I_AIF1_VOL_CTRL_DA0						0x058
+#define SUN8I_AIF1_VOL_CTRL_DA1						0x05C
+#define SUN8I_AIF1_VOL_CTRL_LEFT					8
+#define SUN8I_AIF1_VOL_CTRL_RIGHT					0
+
+/* AIF2 capture enables */
+#define SUN8I_AIF2_ADCDAT_CTRL						0x084
+#define SUN8I_AIF2_ADCDAT_CTRL_AIF2_ADCL_ENA		15
+#define SUN8I_AIF2_ADCDAT_CTRL_AIF2_ADCR_ENA		14
+#define SUN8I_AIF2_ADCDAT_CTRL_AIF2_LOOP_ENA		0
+
+/* AIF2 playback enables */
+#define SUN8I_AIF2_DACDAT_CTRL						0x088
+#define SUN8I_AIF2_DACDAT_CTRL_AIF2_DA0L_ENA		15
+#define SUN8I_AIF2_DACDAT_CTRL_AIF2_DA0R_ENA		14
+
+/* AIF2 Mixer  */
+#define SUN8I_AIF2_MXR_SRC							0x08c
+#define SUN8I_AIF2_MXR_SRC_AD0L_MXL_SRC_AIF1DA0L	15
+#define SUN8I_AIF2_MXR_SRC_AD0L_MXL_SRC_AIF1DA1L	14
+#define SUN8I_AIF2_MXR_SRC_AD0L_MXL_SRC_AIF2DA0R	13
+#define SUN8I_AIF2_MXR_SRC_AD0L_MXL_SRC_ADCL		12
+
+#define SUN8I_AIF2_MXR_SRC_AD0R_MXL_SRC_AIF1DA0R	11
+#define SUN8I_AIF2_MXR_SRC_AD0R_MXL_SRC_AIF1DA1R	10
+#define SUN8I_AIF2_MXR_SRC_AD0R_MXL_SRC_AIF2DA0L	9
+#define SUN8I_AIF2_MXR_SRC_AD0R_MXL_SRC_ADCR		8
+
+/* AIF2 volume control - TODO */
+#define SUN8I_AIF2_VOL_CTRL_AD0						0x090
+#define SUN8I_AIF2_VOL_CTRL_AD1						0x098
+#define SUN8I_AIF2_VOL_CTRL_LEFT					8
+#define SUN8I_AIF2_VOL_CTRL_RIGHT					0
+
+/* AIF3 MUX - TODO */
+#define SUN8I_AIF3_SGP_SRC							0x0cc
+#define SUN8I_AIF3_SGP_SRC_AIF3_ADC_SRC				10
+#define SUN8I_AIF3_SGP_SRC_AIF3_DAC_SRC				8
+
+/* ADC */
+#define SUN8I_ADC_DIG_CTRL							0x100
+#define SUN8I_ADC_DIG_CTRL_ENDA						15
+#define SUN8I_ADC_DIG_CTRL_ADOUT_DTS				2
+#define SUN8I_ADC_DIG_CTRL_ADOUT_DLY				1
+
+/* ADC Volume - TODO */
+#define SUN8I_ADC_VOL_CTRL							0x104
+#define SUN8I_ADC_VOL_CTRL_ADC_VOL_L				8
+#define SUN8I_ADC_VOL_CTRL_ADC_VOL_L				0
+
+/* DAC */
+#define SUN8I_DAC_DIG_CTRL							0x120
+#define SUN8I_DAC_DIG_CTRL_ENDA						15
+#define SUN8I_DAC_DIG_CTRL_ENHPF					14
+
+/* DAC Volume - TODO */
+#define SUN8I_DAC_DIG_CTRL							0x124
+#define SUN8I_DAC_DIG_CTRL_DAC_VOL_L				8
+#define SUN8I_DAC_DIG_CTRL_DAC_VOL_R				0
+
+/* DAC Mixer */
+#define SUN8I_DAC_MXR_SRC							0x130
+#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_AIF1DA0L		15
+#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_AIF1DA1L		14
+#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_AIF2DACL		13
+#define SUN8I_DAC_MXR_SRC_DACL_MXR_SRC_ADCL			12
+
+#define SUN8I_DAC_MXR_SRC_DACR_MXR_SRC_AIF1DA0R		11