{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660245795329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660245795329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 02:23:13 2022 " "Processing started: Fri Aug 12 02:23:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660245795329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660245795329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5wr -c lab5wr " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5wr -c lab5wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660245795329 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1660245795950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/secgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/secgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secgen " "Found entity 1: secgen" {  } { { "../secgen.sv" "" { Text "K:/Lab 5 sample/secgen.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/mfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/mfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mfsm " "Found entity 1: mfsm" {  } { { "../mfsm.sv" "" { Text "K:/Lab 5 sample/mfsm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/lcddisp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/lcddisp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcddisp " "Found entity 1: lcddisp" {  } { { "../lcddisp.sv" "" { Text "K:/Lab 5 sample/lcddisp.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/lab5wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/lab5wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5wr " "Found entity 1: lab5wr" {  } { { "../lab5wr.sv" "" { Text "K:/Lab 5 sample/lab5wr.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/lab5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "../lab5.sv" "" { Text "K:/Lab 5 sample/lab5.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/bcdcnv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/bcdcnv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdcnv " "Found entity 1: bcdcnv" {  } { { "../bcdcnv.sv" "" { Text "K:/Lab 5 sample/bcdcnv.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 5 sample/afsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab 5 sample/afsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 afsm " "Found entity 1: afsm" {  } { { "../afsm.sv" "" { Text "K:/Lab 5 sample/afsm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660245796227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660245796227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5wr " "Elaborating entity \"lab5wr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1660245796278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:ilab5 " "Elaborating entity \"lab5\" for hierarchy \"lab5:ilab5\"" {  } { { "../lab5wr.sv" "ilab5" { Text "K:/Lab 5 sample/lab5wr.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660245796405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddisp lab5:ilab5\|lcddisp:ilcddisp " "Elaborating entity \"lcddisp\" for hierarchy \"lab5:ilab5\|lcddisp:ilcddisp\"" {  } { { "../lab5.sv" "ilcddisp" { Text "K:/Lab 5 sample/lab5.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660245796410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afsm lab5:ilab5\|afsm:iafsm " "Elaborating entity \"afsm\" for hierarchy \"lab5:ilab5\|afsm:iafsm\"" {  } { { "../lab5.sv" "iafsm" { Text "K:/Lab 5 sample/lab5.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660245796428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 afsm.sv(82) " "Verilog HDL assignment warning at afsm.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "../afsm.sv" "" { Text "K:/Lab 5 sample/afsm.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796428 "|lab5wr|lab5:ilab5|afsm:iafsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 afsm.sv(97) " "Verilog HDL assignment warning at afsm.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "../afsm.sv" "" { Text "K:/Lab 5 sample/afsm.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796429 "|lab5wr|lab5:ilab5|afsm:iafsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 afsm.sv(103) " "Verilog HDL assignment warning at afsm.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "../afsm.sv" "" { Text "K:/Lab 5 sample/afsm.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796429 "|lab5wr|lab5:ilab5|afsm:iafsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfsm lab5:ilab5\|mfsm:imfsm " "Elaborating entity \"mfsm\" for hierarchy \"lab5:ilab5\|mfsm:imfsm\"" {  } { { "../lab5.sv" "imfsm" { Text "K:/Lab 5 sample/lab5.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660245796444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mfsm.sv(81) " "Verilog HDL assignment warning at mfsm.sv(81): truncated value with size 32 to match size of target (2)" {  } { { "../mfsm.sv" "" { Text "K:/Lab 5 sample/mfsm.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796445 "|lab5wr|lab5:ilab5|mfsm:imfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdcnv lab5:ilab5\|bcdcnv:ibcdcnv1 " "Elaborating entity \"bcdcnv\" for hierarchy \"lab5:ilab5\|bcdcnv:ibcdcnv1\"" {  } { { "../lab5.sv" "ibcdcnv1" { Text "K:/Lab 5 sample/lab5.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660245796449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secgen lab5:ilab5\|secgen:isecgen " "Elaborating entity \"secgen\" for hierarchy \"lab5:ilab5\|secgen:isecgen\"" {  } { { "../lab5.sv" "isecgen" { Text "K:/Lab 5 sample/lab5.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660245796455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(32) " "Verilog HDL assignment warning at secgen.sv(32): truncated value with size 32 to match size of target (26)" {  } { { "../secgen.sv" "" { Text "K:/Lab 5 sample/secgen.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796455 "|lab5wr|lab5:ilab5|secgen:isecgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(34) " "Verilog HDL assignment warning at secgen.sv(34): truncated value with size 32 to match size of target (26)" {  } { { "../secgen.sv" "" { Text "K:/Lab 5 sample/secgen.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796455 "|lab5wr|lab5:ilab5|secgen:isecgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(36) " "Verilog HDL assignment warning at secgen.sv(36): truncated value with size 32 to match size of target (26)" {  } { { "../secgen.sv" "" { Text "K:/Lab 5 sample/secgen.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660245796455 "|lab5wr|lab5:ilab5|secgen:isecgen"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../lab5wr.sv" "" { Text "K:/Lab 5 sample/lab5wr.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1660245797219 "|lab5wr|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../lab5wr.sv" "" { Text "K:/Lab 5 sample/lab5wr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1660245797219 "|lab5wr|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../lab5wr.sv" "" { Text "K:/Lab 5 sample/lab5wr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1660245797219 "|lab5wr|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1660245797219 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1660245797559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1660245797879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660245797879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1660245798295 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1660245798295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1660245798295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1660245798295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660245798304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 02:23:18 2022 " "Processing ended: Fri Aug 12 02:23:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660245798304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660245798304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660245798304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660245798304 ""}
