Release  - LogiBLOX Gui E.30

Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

WARNING:Portability:111 - Message file "LBGui.msg" wasn't found.


Running LogiBLOX DRC for Module 'rom'....
Creating VHDL Simulation Model 'rom.vhd'....
Creating NGC Netlist 'rom.ngc'....
Running LogiBLOX expansion on symbol "rom"...

Creating EDIF Simulation Model 'rom.edn'....
Release  - ngd2edif E.32
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
ngd2edif: Reading design C:/Users/Ivan/AppData/Local/Temp/rom.ngd ...
ngd2edif: Specializing design ...
ngd2edif:   Flattening design ...
ngd2edif:   Flattening design completed.
ngd2edif: Adding the appropriate PHYSONLY signals to the appropriate simprims.
ngd2edif: Specializing design completed.

ngd2edif: Processing design ...
ngd2edif:   Preping physical only global signals ...
ngd2edif:   Preping design's networks ...
ngd2edif:   Preping design's macros ...
ngd2edif: Preping design completed.

ngd2edif: Writing EDIF netlist file rom.edn ...
ngd2edif: Writing file rom.edn completed.

Creating Module File 'rom.mod'....
Done.
