
003LED_Periodic_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08005ee0  08005ee0  00006ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006064  08006064  00008018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006064  08006064  00007064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800606c  0800606c  00008018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800606c  0800606c  0000706c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006070  08006070  00007070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08006074  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008018  2**0
                  CONTENTS
 10 .bss          00014414  20000018  20000018  00008018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001442c  2001442c  00008018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011be2  00000000  00000000  00008048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d0c  00000000  00000000  00019c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011f0  00000000  00000000  0001c938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dbf  00000000  00000000  0001db28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022d6a  00000000  00000000  0001e8e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001418d  00000000  00000000  00041651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6b7c  00000000  00000000  000557de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012c35a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a48  00000000  00000000  0012c3a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000e0  00000000  00000000  00130de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ec8 	.word	0x08005ec8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08005ec8 	.word	0x08005ec8

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e58 	.word	0x20012e58

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b988 	b.w	800058c <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	468e      	mov	lr, r1
 800029c:	4604      	mov	r4, r0
 800029e:	4688      	mov	r8, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d962      	bls.n	8000370 <__udivmoddi4+0xdc>
 80002aa:	fab2 f682 	clz	r6, r2
 80002ae:	b14e      	cbz	r6, 80002c4 <__udivmoddi4+0x30>
 80002b0:	f1c6 0320 	rsb	r3, r6, #32
 80002b4:	fa01 f806 	lsl.w	r8, r1, r6
 80002b8:	fa20 f303 	lsr.w	r3, r0, r3
 80002bc:	40b7      	lsls	r7, r6
 80002be:	ea43 0808 	orr.w	r8, r3, r8
 80002c2:	40b4      	lsls	r4, r6
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f fc87 	uxth.w	ip, r7
 80002cc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002d0:	0c23      	lsrs	r3, r4, #16
 80002d2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002da:	fb01 f20c 	mul.w	r2, r1, ip
 80002de:	429a      	cmp	r2, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002e8:	f080 80ea 	bcs.w	80004c0 <__udivmoddi4+0x22c>
 80002ec:	429a      	cmp	r2, r3
 80002ee:	f240 80e7 	bls.w	80004c0 <__udivmoddi4+0x22c>
 80002f2:	3902      	subs	r1, #2
 80002f4:	443b      	add	r3, r7
 80002f6:	1a9a      	subs	r2, r3, r2
 80002f8:	b2a3      	uxth	r3, r4
 80002fa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb00 fc0c 	mul.w	ip, r0, ip
 800030a:	459c      	cmp	ip, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x8e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	f080 80d6 	bcs.w	80004c4 <__udivmoddi4+0x230>
 8000318:	459c      	cmp	ip, r3
 800031a:	f240 80d3 	bls.w	80004c4 <__udivmoddi4+0x230>
 800031e:	443b      	add	r3, r7
 8000320:	3802      	subs	r0, #2
 8000322:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000326:	eba3 030c 	sub.w	r3, r3, ip
 800032a:	2100      	movs	r1, #0
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa2>
 800032e:	40f3      	lsrs	r3, r6
 8000330:	2200      	movs	r2, #0
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xb6>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb0>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa2>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x14c>
 8000352:	4573      	cmp	r3, lr
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xc8>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 8105 	bhi.w	8000566 <__udivmoddi4+0x2d2>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000362:	2001      	movs	r0, #1
 8000364:	4690      	mov	r8, r2
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0e5      	beq.n	8000336 <__udivmoddi4+0xa2>
 800036a:	e9c5 4800 	strd	r4, r8, [r5]
 800036e:	e7e2      	b.n	8000336 <__udivmoddi4+0xa2>
 8000370:	2a00      	cmp	r2, #0
 8000372:	f000 8090 	beq.w	8000496 <__udivmoddi4+0x202>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	2e00      	cmp	r6, #0
 800037c:	f040 80a4 	bne.w	80004c8 <__udivmoddi4+0x234>
 8000380:	1a8a      	subs	r2, r1, r2
 8000382:	0c03      	lsrs	r3, r0, #16
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	b280      	uxth	r0, r0
 800038a:	b2bc      	uxth	r4, r7
 800038c:	2101      	movs	r1, #1
 800038e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000392:	fb0e 221c 	mls	r2, lr, ip, r2
 8000396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800039a:	fb04 f20c 	mul.w	r2, r4, ip
 800039e:	429a      	cmp	r2, r3
 80003a0:	d907      	bls.n	80003b2 <__udivmoddi4+0x11e>
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x11c>
 80003aa:	429a      	cmp	r2, r3
 80003ac:	f200 80e0 	bhi.w	8000570 <__udivmoddi4+0x2dc>
 80003b0:	46c4      	mov	ip, r8
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003b8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003c0:	fb02 f404 	mul.w	r4, r2, r4
 80003c4:	429c      	cmp	r4, r3
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0x144>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x142>
 80003d0:	429c      	cmp	r4, r3
 80003d2:	f200 80ca 	bhi.w	800056a <__udivmoddi4+0x2d6>
 80003d6:	4602      	mov	r2, r0
 80003d8:	1b1b      	subs	r3, r3, r4
 80003da:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x98>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa0e f401 	lsl.w	r4, lr, r1
 80003f0:	fa20 f306 	lsr.w	r3, r0, r6
 80003f4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003f8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003fc:	4323      	orrs	r3, r4
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	fa1f fc87 	uxth.w	ip, r7
 8000406:	fbbe f0f9 	udiv	r0, lr, r9
 800040a:	0c1c      	lsrs	r4, r3, #16
 800040c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000410:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000414:	fb00 fe0c 	mul.w	lr, r0, ip
 8000418:	45a6      	cmp	lr, r4
 800041a:	fa02 f201 	lsl.w	r2, r2, r1
 800041e:	d909      	bls.n	8000434 <__udivmoddi4+0x1a0>
 8000420:	193c      	adds	r4, r7, r4
 8000422:	f100 3aff 	add.w	sl, r0, #4294967295
 8000426:	f080 809c 	bcs.w	8000562 <__udivmoddi4+0x2ce>
 800042a:	45a6      	cmp	lr, r4
 800042c:	f240 8099 	bls.w	8000562 <__udivmoddi4+0x2ce>
 8000430:	3802      	subs	r0, #2
 8000432:	443c      	add	r4, r7
 8000434:	eba4 040e 	sub.w	r4, r4, lr
 8000438:	fa1f fe83 	uxth.w	lr, r3
 800043c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000440:	fb09 4413 	mls	r4, r9, r3, r4
 8000444:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000448:	fb03 fc0c 	mul.w	ip, r3, ip
 800044c:	45a4      	cmp	ip, r4
 800044e:	d908      	bls.n	8000462 <__udivmoddi4+0x1ce>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f103 3eff 	add.w	lr, r3, #4294967295
 8000456:	f080 8082 	bcs.w	800055e <__udivmoddi4+0x2ca>
 800045a:	45a4      	cmp	ip, r4
 800045c:	d97f      	bls.n	800055e <__udivmoddi4+0x2ca>
 800045e:	3b02      	subs	r3, #2
 8000460:	443c      	add	r4, r7
 8000462:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000466:	eba4 040c 	sub.w	r4, r4, ip
 800046a:	fba0 ec02 	umull	lr, ip, r0, r2
 800046e:	4564      	cmp	r4, ip
 8000470:	4673      	mov	r3, lr
 8000472:	46e1      	mov	r9, ip
 8000474:	d362      	bcc.n	800053c <__udivmoddi4+0x2a8>
 8000476:	d05f      	beq.n	8000538 <__udivmoddi4+0x2a4>
 8000478:	b15d      	cbz	r5, 8000492 <__udivmoddi4+0x1fe>
 800047a:	ebb8 0203 	subs.w	r2, r8, r3
 800047e:	eb64 0409 	sbc.w	r4, r4, r9
 8000482:	fa04 f606 	lsl.w	r6, r4, r6
 8000486:	fa22 f301 	lsr.w	r3, r2, r1
 800048a:	431e      	orrs	r6, r3
 800048c:	40cc      	lsrs	r4, r1
 800048e:	e9c5 6400 	strd	r6, r4, [r5]
 8000492:	2100      	movs	r1, #0
 8000494:	e74f      	b.n	8000336 <__udivmoddi4+0xa2>
 8000496:	fbb1 fcf2 	udiv	ip, r1, r2
 800049a:	0c01      	lsrs	r1, r0, #16
 800049c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004a0:	b280      	uxth	r0, r0
 80004a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004a6:	463b      	mov	r3, r7
 80004a8:	4638      	mov	r0, r7
 80004aa:	463c      	mov	r4, r7
 80004ac:	46b8      	mov	r8, r7
 80004ae:	46be      	mov	lr, r7
 80004b0:	2620      	movs	r6, #32
 80004b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004b6:	eba2 0208 	sub.w	r2, r2, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e766      	b.n	800038e <__udivmoddi4+0xfa>
 80004c0:	4601      	mov	r1, r0
 80004c2:	e718      	b.n	80002f6 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e72c      	b.n	8000322 <__udivmoddi4+0x8e>
 80004c8:	f1c6 0220 	rsb	r2, r6, #32
 80004cc:	fa2e f302 	lsr.w	r3, lr, r2
 80004d0:	40b7      	lsls	r7, r6
 80004d2:	40b1      	lsls	r1, r6
 80004d4:	fa20 f202 	lsr.w	r2, r0, r2
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	430a      	orrs	r2, r1
 80004de:	fbb3 f8fe 	udiv	r8, r3, lr
 80004e2:	b2bc      	uxth	r4, r7
 80004e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004e8:	0c11      	lsrs	r1, r2, #16
 80004ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ee:	fb08 f904 	mul.w	r9, r8, r4
 80004f2:	40b0      	lsls	r0, r6
 80004f4:	4589      	cmp	r9, r1
 80004f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004fa:	b280      	uxth	r0, r0
 80004fc:	d93e      	bls.n	800057c <__udivmoddi4+0x2e8>
 80004fe:	1879      	adds	r1, r7, r1
 8000500:	f108 3cff 	add.w	ip, r8, #4294967295
 8000504:	d201      	bcs.n	800050a <__udivmoddi4+0x276>
 8000506:	4589      	cmp	r9, r1
 8000508:	d81f      	bhi.n	800054a <__udivmoddi4+0x2b6>
 800050a:	eba1 0109 	sub.w	r1, r1, r9
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	b292      	uxth	r2, r2
 800051c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000520:	4542      	cmp	r2, r8
 8000522:	d229      	bcs.n	8000578 <__udivmoddi4+0x2e4>
 8000524:	18ba      	adds	r2, r7, r2
 8000526:	f109 31ff 	add.w	r1, r9, #4294967295
 800052a:	d2c4      	bcs.n	80004b6 <__udivmoddi4+0x222>
 800052c:	4542      	cmp	r2, r8
 800052e:	d2c2      	bcs.n	80004b6 <__udivmoddi4+0x222>
 8000530:	f1a9 0102 	sub.w	r1, r9, #2
 8000534:	443a      	add	r2, r7
 8000536:	e7be      	b.n	80004b6 <__udivmoddi4+0x222>
 8000538:	45f0      	cmp	r8, lr
 800053a:	d29d      	bcs.n	8000478 <__udivmoddi4+0x1e4>
 800053c:	ebbe 0302 	subs.w	r3, lr, r2
 8000540:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000544:	3801      	subs	r0, #1
 8000546:	46e1      	mov	r9, ip
 8000548:	e796      	b.n	8000478 <__udivmoddi4+0x1e4>
 800054a:	eba7 0909 	sub.w	r9, r7, r9
 800054e:	4449      	add	r1, r9
 8000550:	f1a8 0c02 	sub.w	ip, r8, #2
 8000554:	fbb1 f9fe 	udiv	r9, r1, lr
 8000558:	fb09 f804 	mul.w	r8, r9, r4
 800055c:	e7db      	b.n	8000516 <__udivmoddi4+0x282>
 800055e:	4673      	mov	r3, lr
 8000560:	e77f      	b.n	8000462 <__udivmoddi4+0x1ce>
 8000562:	4650      	mov	r0, sl
 8000564:	e766      	b.n	8000434 <__udivmoddi4+0x1a0>
 8000566:	4608      	mov	r0, r1
 8000568:	e6fd      	b.n	8000366 <__udivmoddi4+0xd2>
 800056a:	443b      	add	r3, r7
 800056c:	3a02      	subs	r2, #2
 800056e:	e733      	b.n	80003d8 <__udivmoddi4+0x144>
 8000570:	f1ac 0c02 	sub.w	ip, ip, #2
 8000574:	443b      	add	r3, r7
 8000576:	e71c      	b.n	80003b2 <__udivmoddi4+0x11e>
 8000578:	4649      	mov	r1, r9
 800057a:	e79c      	b.n	80004b6 <__udivmoddi4+0x222>
 800057c:	eba1 0109 	sub.w	r1, r1, r9
 8000580:	46c4      	mov	ip, r8
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	e7c4      	b.n	8000516 <__udivmoddi4+0x282>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08a      	sub	sp, #40	@ 0x28
 8000594:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fbbb 	bl	8000d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f871 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8d9 	bl	8000754 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_UART_init(500000); //for uart communucation
 80005a2:	482f      	ldr	r0, [pc, #188]	@ (8000660 <main+0xd0>)
 80005a4:	f003 fb02 	bl	8003bac <SEGGER_UART_init>

  //CYCLCNT enable
  DWT_CTRL |= (1 << 0);
 80005a8:	4b2e      	ldr	r3, [pc, #184]	@ (8000664 <main+0xd4>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2d      	ldr	r2, [pc, #180]	@ (8000664 <main+0xd4>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf(); //for uart communucation
 80005b4:	f003 f924 	bl	8003800 <SEGGER_SYSVIEW_Conf>

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 2, &task1_handle); //task1_handle is own TCB address
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2302      	movs	r3, #2
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2300      	movs	r3, #0
 80005c4:	22c8      	movs	r2, #200	@ 0xc8
 80005c6:	4928      	ldr	r1, [pc, #160]	@ (8000668 <main+0xd8>)
 80005c8:	4828      	ldr	r0, [pc, #160]	@ (800066c <main+0xdc>)
 80005ca:	f001 febb 	bl	8002344 <xTaskCreate>
 80005ce:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d00b      	beq.n	80005ee <main+0x5e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005da:	f383 8811 	msr	BASEPRI, r3
 80005de:	f3bf 8f6f 	isb	sy
 80005e2:	f3bf 8f4f 	dsb	sy
 80005e6:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005e8:	bf00      	nop
 80005ea:	bf00      	nop
 80005ec:	e7fd      	b.n	80005ea <main+0x5a>

  status = xTaskCreate(led_red_handler, "LED_red_task", 200, NULL, 2, &task2_handle);
 80005ee:	f107 0308 	add.w	r3, r7, #8
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	2302      	movs	r3, #2
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2300      	movs	r3, #0
 80005fa:	22c8      	movs	r2, #200	@ 0xc8
 80005fc:	491c      	ldr	r1, [pc, #112]	@ (8000670 <main+0xe0>)
 80005fe:	481d      	ldr	r0, [pc, #116]	@ (8000674 <main+0xe4>)
 8000600:	f001 fea0 	bl	8002344 <xTaskCreate>
 8000604:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000606:	69fb      	ldr	r3, [r7, #28]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d00b      	beq.n	8000624 <main+0x94>
        __asm volatile
 800060c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000610:	f383 8811 	msr	BASEPRI, r3
 8000614:	f3bf 8f6f 	isb	sy
 8000618:	f3bf 8f4f 	dsb	sy
 800061c:	617b      	str	r3, [r7, #20]
    }
 800061e:	bf00      	nop
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <main+0x90>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &task3_handle);
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	2302      	movs	r3, #2
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2300      	movs	r3, #0
 800062e:	22c8      	movs	r2, #200	@ 0xc8
 8000630:	4911      	ldr	r1, [pc, #68]	@ (8000678 <main+0xe8>)
 8000632:	4812      	ldr	r0, [pc, #72]	@ (800067c <main+0xec>)
 8000634:	f001 fe86 	bl	8002344 <xTaskCreate>
 8000638:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d00b      	beq.n	8000658 <main+0xc8>
        __asm volatile
 8000640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000644:	f383 8811 	msr	BASEPRI, r3
 8000648:	f3bf 8f6f 	isb	sy
 800064c:	f3bf 8f4f 	dsb	sy
 8000650:	613b      	str	r3, [r7, #16]
    }
 8000652:	bf00      	nop
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <main+0xc4>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000658:	f002 f85c 	bl	8002714 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <main+0xcc>
 8000660:	0007a120 	.word	0x0007a120
 8000664:	e0001000 	.word	0xe0001000
 8000668:	08005ee0 	.word	0x08005ee0
 800066c:	08000a21 	.word	0x08000a21
 8000670:	08005ef0 	.word	0x08005ef0
 8000674:	08000a5d 	.word	0x08000a5d
 8000678:	08005f00 	.word	0x08005f00
 800067c:	08000a99 	.word	0x08000a99

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	@ 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	@ 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f005 fbe0 	bl	8005e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b28      	ldr	r3, [pc, #160]	@ (800074c <SystemClock_Config+0xcc>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	4a27      	ldr	r2, [pc, #156]	@ (800074c <SystemClock_Config+0xcc>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b4:	4b25      	ldr	r3, [pc, #148]	@ (800074c <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b22      	ldr	r3, [pc, #136]	@ (8000750 <SystemClock_Config+0xd0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a21      	ldr	r2, [pc, #132]	@ (8000750 <SystemClock_Config+0xd0>)
 80006ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000750 <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006f0:	2308      	movs	r3, #8
 80006f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006f4:	23a8      	movs	r3, #168	@ 0xa8
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006fc:	2307      	movs	r3, #7
 80006fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fe17 	bl	8001338 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000710:	f000 f9f2 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000718:	2302      	movs	r3, #2
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000720:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2105      	movs	r1, #5
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f878 	bl	8001828 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800073e:	f000 f9db 	bl	8000af8 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	@ 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08c      	sub	sp, #48	@ 0x30
 8000758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075a:	f107 031c 	add.w	r3, r7, #28
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
 800076e:	4ba2      	ldr	r3, [pc, #648]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4aa1      	ldr	r2, [pc, #644]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000774:	f043 0310 	orr.w	r3, r3, #16
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b9f      	ldr	r3, [pc, #636]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0310 	and.w	r3, r3, #16
 8000782:	61bb      	str	r3, [r7, #24]
 8000784:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
 800078a:	4b9b      	ldr	r3, [pc, #620]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a9a      	ldr	r2, [pc, #616]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b98      	ldr	r3, [pc, #608]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0304 	and.w	r3, r3, #4
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	4b94      	ldr	r3, [pc, #592]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a93      	ldr	r2, [pc, #588]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b91      	ldr	r3, [pc, #580]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b8d      	ldr	r3, [pc, #564]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a8c      	ldr	r2, [pc, #560]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b8a      	ldr	r3, [pc, #552]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	4b86      	ldr	r3, [pc, #536]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a85      	ldr	r2, [pc, #532]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b83      	ldr	r3, [pc, #524]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b7f      	ldr	r3, [pc, #508]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a7e      	ldr	r2, [pc, #504]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000800:	f043 0308 	orr.w	r3, r3, #8
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b7c      	ldr	r3, [pc, #496]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0308 	and.w	r3, r3, #8
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2108      	movs	r1, #8
 8000816:	4879      	ldr	r0, [pc, #484]	@ (80009fc <MX_GPIO_Init+0x2a8>)
 8000818:	f000 fd3a 	bl	8001290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2101      	movs	r1, #1
 8000820:	4877      	ldr	r0, [pc, #476]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 8000822:	f000 fd35 	bl	8001290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000826:	2200      	movs	r2, #0
 8000828:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800082c:	4875      	ldr	r0, [pc, #468]	@ (8000a04 <MX_GPIO_Init+0x2b0>)
 800082e:	f000 fd2f 	bl	8001290 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000832:	2308      	movs	r3, #8
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	486c      	ldr	r0, [pc, #432]	@ (80009fc <MX_GPIO_Init+0x2a8>)
 800084a:	f000 fb85 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800085e:	f107 031c 	add.w	r3, r7, #28
 8000862:	4619      	mov	r1, r3
 8000864:	4866      	ldr	r0, [pc, #408]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 8000866:	f000 fb77 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800086a:	2308      	movs	r3, #8
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000876:	2300      	movs	r3, #0
 8000878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800087a:	2305      	movs	r3, #5
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	485e      	ldr	r0, [pc, #376]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 8000886:	f000 fb67 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800088a:	2301      	movs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800088e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	485a      	ldr	r0, [pc, #360]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 80008a0:	f000 fb5a 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008a4:	2310      	movs	r3, #16
 80008a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a8:	2302      	movs	r3, #2
 80008aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b0:	2300      	movs	r3, #0
 80008b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008b4:	2306      	movs	r3, #6
 80008b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4852      	ldr	r0, [pc, #328]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 80008c0:	f000 fb4a 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008c4:	23e0      	movs	r3, #224	@ 0xe0
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008d4:	2305      	movs	r3, #5
 80008d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	484a      	ldr	r0, [pc, #296]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 80008e0:	f000 fb3a 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008e4:	2304      	movs	r3, #4
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	4845      	ldr	r0, [pc, #276]	@ (8000a0c <MX_GPIO_Init+0x2b8>)
 80008f8:	f000 fb2e 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800090e:	2305      	movs	r3, #5
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	483c      	ldr	r0, [pc, #240]	@ (8000a0c <MX_GPIO_Init+0x2b8>)
 800091a:	f000 fb1d 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800091e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000922:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4833      	ldr	r0, [pc, #204]	@ (8000a04 <MX_GPIO_Init+0x2b0>)
 8000938:	f000 fb0e 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800093c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800094e:	2306      	movs	r3, #6
 8000950:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	4829      	ldr	r0, [pc, #164]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 800095a:	f000 fafd 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800095e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	4825      	ldr	r0, [pc, #148]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 8000974:	f000 faf0 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000978:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800098a:	230a      	movs	r3, #10
 800098c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 031c 	add.w	r3, r7, #28
 8000992:	4619      	mov	r1, r3
 8000994:	481c      	ldr	r0, [pc, #112]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 8000996:	f000 fadf 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800099a:	2320      	movs	r3, #32
 800099c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4815      	ldr	r0, [pc, #84]	@ (8000a04 <MX_GPIO_Init+0x2b0>)
 80009ae:	f000 fad3 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009b2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b8:	2312      	movs	r3, #18
 80009ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	2300      	movs	r3, #0
 80009c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009c4:	2304      	movs	r3, #4
 80009c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	480f      	ldr	r0, [pc, #60]	@ (8000a0c <MX_GPIO_Init+0x2b8>)
 80009d0:	f000 fac2 	bl	8000f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009d4:	2302      	movs	r3, #2
 80009d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009d8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	4619      	mov	r1, r3
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_GPIO_Init+0x2a8>)
 80009ea:	f000 fab5 	bl	8000f58 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ee:	bf00      	nop
 80009f0:	3730      	adds	r7, #48	@ 0x30
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40020800 	.word	0x40020800
 8000a04:	40020c00 	.word	0x40020c00
 8000a08:	40020000 	.word	0x40020000
 8000a0c:	40020400 	.word	0x40020400

08000a10 <vApplicationIdleHook>:

/* USER CODE BEGIN 4 */
void vApplicationIdleHook( void ){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000a14:	2101      	movs	r1, #1
 8000a16:	2000      	movs	r0, #0
 8000a18:	f000 fc6e 	bl	80012f8 <HAL_PWR_EnterSLEEPMode>
	//PWR_SLEEPENTRY_WFE for events, check the stm32f4xx_hal_pwr.c
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <led_green_handler>:

static void led_green_handler(void* parameters){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]

	TickType_t last_wakeup_time;

	last_wakeup_time = xTaskGetTickCount();
 8000a28:	f001 ff80 	bl	800292c <xTaskGetTickCount>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	60fb      	str	r3, [r7, #12]

	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 8000a30:	4808      	ldr	r0, [pc, #32]	@ (8000a54 <led_green_handler+0x34>)
 8000a32:	f005 f961 	bl	8005cf8 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a3a:	4807      	ldr	r0, [pc, #28]	@ (8000a58 <led_green_handler+0x38>)
 8000a3c:	f000 fc41 	bl	80012c2 <HAL_GPIO_TogglePin>
		//vTaskDelay(pdMS_TO_TICKS(1000));
		vTaskDelayUntil(&last_wakeup_time,pdMS_TO_TICKS(1000));
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 fddf 	bl	800260c <xTaskDelayUntil>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 8000a4e:	bf00      	nop
 8000a50:	e7ee      	b.n	8000a30 <led_green_handler+0x10>
 8000a52:	bf00      	nop
 8000a54:	08005f10 	.word	0x08005f10
 8000a58:	40020c00 	.word	0x40020c00

08000a5c <led_red_handler>:
		 * but we will replace this delay with FreeRTOS provided non blocking delays which we'll discuss later.
		 */
	}
}

static void led_red_handler(void* parameters){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

	TickType_t last_wakeup_time;

	last_wakeup_time = xTaskGetTickCount();
 8000a64:	f001 ff62 	bl	800292c <xTaskGetTickCount>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	60fb      	str	r3, [r7, #12]

	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a6c:	4808      	ldr	r0, [pc, #32]	@ (8000a90 <led_red_handler+0x34>)
 8000a6e:	f005 f943 	bl	8005cf8 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a76:	4807      	ldr	r0, [pc, #28]	@ (8000a94 <led_red_handler+0x38>)
 8000a78:	f000 fc23 	bl	80012c2 <HAL_GPIO_TogglePin>
		//vTaskDelay(pdMS_TO_TICKS(800));
		vTaskDelayUntil(&last_wakeup_time,pdMS_TO_TICKS(800));
 8000a7c:	f107 030c 	add.w	r3, r7, #12
 8000a80:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 fdc1 	bl	800260c <xTaskDelayUntil>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a8a:	bf00      	nop
 8000a8c:	e7ee      	b.n	8000a6c <led_red_handler+0x10>
 8000a8e:	bf00      	nop
 8000a90:	08005f24 	.word	0x08005f24
 8000a94:	40020c00 	.word	0x40020c00

08000a98 <led_orange_handler>:
		//taskYIELD();
	}
}

static void led_orange_handler(void* parameters){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

	TickType_t last_wakeup_time;

	last_wakeup_time = xTaskGetTickCount();
 8000aa0:	f001 ff44 	bl	800292c <xTaskGetTickCount>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	60fb      	str	r3, [r7, #12]

	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000aa8:	4808      	ldr	r0, [pc, #32]	@ (8000acc <led_orange_handler+0x34>)
 8000aaa:	f005 f925 	bl	8005cf8 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000aae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab2:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <led_orange_handler+0x38>)
 8000ab4:	f000 fc05 	bl	80012c2 <HAL_GPIO_TogglePin>
		//vTaskDelay(pdMS_TO_TICKS(400));
		vTaskDelayUntil(&last_wakeup_time,pdMS_TO_TICKS(400));
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f001 fda3 	bl	800260c <xTaskDelayUntil>
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000ac6:	bf00      	nop
 8000ac8:	e7ee      	b.n	8000aa8 <led_orange_handler+0x10>
 8000aca:	bf00      	nop
 8000acc:	08005f38 	.word	0x08005f38
 8000ad0:	40020c00 	.word	0x40020c00

08000ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d101      	bne.n	8000aea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ae6:	f000 f935 	bl	8000d54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40001000 	.word	0x40001000

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	bf00      	nop
 8000b02:	e7fd      	b.n	8000b00 <Error_Handler+0x8>

08000b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	4b10      	ldr	r3, [pc, #64]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b12:	4a0f      	ldr	r2, [pc, #60]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2e:	4a08      	ldr	r2, [pc, #32]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b36:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <HAL_MspInit+0x4c>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b3e:	603b      	str	r3, [r7, #0]
 8000b40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000b42:	f002 fa9b 	bl	800307c <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800

08000b54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08e      	sub	sp, #56	@ 0x38
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	4b33      	ldr	r3, [pc, #204]	@ (8000c38 <HAL_InitTick+0xe4>)
 8000b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6c:	4a32      	ldr	r2, [pc, #200]	@ (8000c38 <HAL_InitTick+0xe4>)
 8000b6e:	f043 0310 	orr.w	r3, r3, #16
 8000b72:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b74:	4b30      	ldr	r3, [pc, #192]	@ (8000c38 <HAL_InitTick+0xe4>)
 8000b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b78:	f003 0310 	and.w	r3, r3, #16
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b80:	f107 0210 	add.w	r2, r7, #16
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f001 f858 	bl	8001c40 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b90:	6a3b      	ldr	r3, [r7, #32]
 8000b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d103      	bne.n	8000ba2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b9a:	f001 f83d 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8000b9e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ba0:	e004      	b.n	8000bac <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ba2:	f001 f839 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bae:	4a23      	ldr	r2, [pc, #140]	@ (8000c3c <HAL_InitTick+0xe8>)
 8000bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb4:	0c9b      	lsrs	r3, r3, #18
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000bba:	4b21      	ldr	r3, [pc, #132]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bbc:	4a21      	ldr	r2, [pc, #132]	@ (8000c44 <HAL_InitTick+0xf0>)
 8000bbe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bc2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bc6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bcc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bce:	4b1c      	ldr	r3, [pc, #112]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bda:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000be0:	4817      	ldr	r0, [pc, #92]	@ (8000c40 <HAL_InitTick+0xec>)
 8000be2:	f001 f85f 	bl	8001ca4 <HAL_TIM_Base_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000bec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d11b      	bne.n	8000c2c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000bf4:	4812      	ldr	r0, [pc, #72]	@ (8000c40 <HAL_InitTick+0xec>)
 8000bf6:	f001 f8af 	bl	8001d58 <HAL_TIM_Base_Start_IT>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d111      	bne.n	8000c2c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c08:	2036      	movs	r0, #54	@ 0x36
 8000c0a:	f000 f997 	bl	8000f3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d808      	bhi.n	8000c26 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	2036      	movs	r0, #54	@ 0x36
 8000c1a:	f000 f973 	bl	8000f04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c48 <HAL_InitTick+0xf4>)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6013      	str	r3, [r2, #0]
 8000c24:	e002      	b.n	8000c2c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3738      	adds	r7, #56	@ 0x38
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	431bde83 	.word	0x431bde83
 8000c40:	20000034 	.word	0x20000034
 8000c44:	40001000 	.word	0x40001000
 8000c48:	20000004 	.word	0x20000004

08000c4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <NMI_Handler+0x4>

08000c54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <HardFault_Handler+0x4>

08000c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <MemManage_Handler+0x4>

08000c64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c68:	bf00      	nop
 8000c6a:	e7fd      	b.n	8000c68 <BusFault_Handler+0x4>

08000c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c70:	bf00      	nop
 8000c72:	e7fd      	b.n	8000c70 <UsageFault_Handler+0x4>

08000c74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
	...

08000c84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c88:	4802      	ldr	r0, [pc, #8]	@ (8000c94 <TIM6_DAC_IRQHandler+0x10>)
 8000c8a:	f001 f8d5 	bl	8001e38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000034 	.word	0x20000034

08000c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <SystemInit+0x20>)
 8000c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ca2:	4a05      	ldr	r2, [pc, #20]	@ (8000cb8 <SystemInit+0x20>)
 8000ca4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ca8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cf4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cc0:	f7ff ffea 	bl	8000c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cc4:	480c      	ldr	r0, [pc, #48]	@ (8000cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cc6:	490d      	ldr	r1, [pc, #52]	@ (8000cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ccc:	e002      	b.n	8000cd4 <LoopCopyDataInit>

08000cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd2:	3304      	adds	r3, #4

08000cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd8:	d3f9      	bcc.n	8000cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8000d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce0:	e001      	b.n	8000ce6 <LoopFillZerobss>

08000ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce4:	3204      	adds	r2, #4

08000ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce8:	d3fb      	bcc.n	8000ce2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cea:	f005 f8bb 	bl	8005e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cee:	f7ff fc4f 	bl	8000590 <main>
  bx  lr    
 8000cf2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cfc:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000d00:	08006074 	.word	0x08006074
  ldr r2, =_sbss
 8000d04:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000d08:	2001442c 	.word	0x2001442c

08000d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d0c:	e7fe      	b.n	8000d0c <ADC_IRQHandler>
	...

08000d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d14:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <HAL_Init+0x40>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0d      	ldr	r2, [pc, #52]	@ (8000d50 <HAL_Init+0x40>)
 8000d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d20:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <HAL_Init+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <HAL_Init+0x40>)
 8000d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d2c:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <HAL_Init+0x40>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <HAL_Init+0x40>)
 8000d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d38:	2003      	movs	r0, #3
 8000d3a:	f000 f8d8 	bl	8000eee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d3e:	2000      	movs	r0, #0
 8000d40:	f7ff ff08 	bl	8000b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d44:	f7ff fede 	bl	8000b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023c00 	.word	0x40023c00

08000d54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_IncTick+0x20>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_IncTick+0x24>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <HAL_IncTick+0x24>)
 8000d66:	6013      	str	r3, [r2, #0]
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	20000008 	.word	0x20000008
 8000d78:	2000007c 	.word	0x2000007c

08000d7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d80:	4b03      	ldr	r3, [pc, #12]	@ (8000d90 <HAL_GetTick+0x14>)
 8000d82:	681b      	ldr	r3, [r3, #0]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	2000007c 	.word	0x2000007c

08000d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f003 0307 	and.w	r3, r3, #7
 8000da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da4:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000db0:	4013      	ands	r3, r2
 8000db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dc6:	4a04      	ldr	r2, [pc, #16]	@ (8000dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	60d3      	str	r3, [r2, #12]
}
 8000dcc:	bf00      	nop
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de0:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <__NVIC_GetPriorityGrouping+0x18>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	0a1b      	lsrs	r3, r3, #8
 8000de6:	f003 0307 	and.w	r3, r3, #7
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	db0b      	blt.n	8000e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	f003 021f 	and.w	r2, r3, #31
 8000e10:	4907      	ldr	r1, [pc, #28]	@ (8000e30 <__NVIC_EnableIRQ+0x38>)
 8000e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e16:	095b      	lsrs	r3, r3, #5
 8000e18:	2001      	movs	r0, #1
 8000e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000e100 	.word	0xe000e100

08000e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	6039      	str	r1, [r7, #0]
 8000e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	db0a      	blt.n	8000e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	490c      	ldr	r1, [pc, #48]	@ (8000e80 <__NVIC_SetPriority+0x4c>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	0112      	lsls	r2, r2, #4
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	440b      	add	r3, r1
 8000e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e5c:	e00a      	b.n	8000e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4908      	ldr	r1, [pc, #32]	@ (8000e84 <__NVIC_SetPriority+0x50>)
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	3b04      	subs	r3, #4
 8000e6c:	0112      	lsls	r2, r2, #4
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	440b      	add	r3, r1
 8000e72:	761a      	strb	r2, [r3, #24]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	e000e100 	.word	0xe000e100
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b089      	sub	sp, #36	@ 0x24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ea2:	2b04      	cmp	r3, #4
 8000ea4:	bf28      	it	cs
 8000ea6:	2304      	movcs	r3, #4
 8000ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	3304      	adds	r3, #4
 8000eae:	2b06      	cmp	r3, #6
 8000eb0:	d902      	bls.n	8000eb8 <NVIC_EncodePriority+0x30>
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3b03      	subs	r3, #3
 8000eb6:	e000      	b.n	8000eba <NVIC_EncodePriority+0x32>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	401a      	ands	r2, r3
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eda:	43d9      	mvns	r1, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	4313      	orrs	r3, r2
         );
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3724      	adds	r7, #36	@ 0x24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f7ff ff4c 	bl	8000d94 <__NVIC_SetPriorityGrouping>
}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f16:	f7ff ff61 	bl	8000ddc <__NVIC_GetPriorityGrouping>
 8000f1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	68b9      	ldr	r1, [r7, #8]
 8000f20:	6978      	ldr	r0, [r7, #20]
 8000f22:	f7ff ffb1 	bl	8000e88 <NVIC_EncodePriority>
 8000f26:	4602      	mov	r2, r0
 8000f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff ff80 	bl	8000e34 <__NVIC_SetPriority>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff ff54 	bl	8000df8 <__NVIC_EnableIRQ>
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	@ 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
 8000f72:	e16b      	b.n	800124c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f74:	2201      	movs	r2, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	f040 815a 	bne.w	8001246 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d005      	beq.n	8000faa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d130      	bne.n	800100c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	091b      	lsrs	r3, r3, #4
 8000ff6:	f003 0201 	and.w	r2, r3, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	2b03      	cmp	r3, #3
 8001016:	d017      	beq.n	8001048 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	2203      	movs	r2, #3
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0303 	and.w	r3, r3, #3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d123      	bne.n	800109c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	08da      	lsrs	r2, r3, #3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3208      	adds	r2, #8
 800105c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	f003 0307 	and.w	r3, r3, #7
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	220f      	movs	r2, #15
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	691a      	ldr	r2, [r3, #16]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	08da      	lsrs	r2, r3, #3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3208      	adds	r2, #8
 8001096:	69b9      	ldr	r1, [r7, #24]
 8001098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 0203 	and.w	r2, r3, #3
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f000 80b4 	beq.w	8001246 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b60      	ldr	r3, [pc, #384]	@ (8001264 <HAL_GPIO_Init+0x30c>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e6:	4a5f      	ldr	r2, [pc, #380]	@ (8001264 <HAL_GPIO_Init+0x30c>)
 80010e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ee:	4b5d      	ldr	r3, [pc, #372]	@ (8001264 <HAL_GPIO_Init+0x30c>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010fa:	4a5b      	ldr	r2, [pc, #364]	@ (8001268 <HAL_GPIO_Init+0x310>)
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	089b      	lsrs	r3, r3, #2
 8001100:	3302      	adds	r3, #2
 8001102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	f003 0303 	and.w	r3, r3, #3
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	220f      	movs	r2, #15
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a52      	ldr	r2, [pc, #328]	@ (800126c <HAL_GPIO_Init+0x314>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d02b      	beq.n	800117e <HAL_GPIO_Init+0x226>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a51      	ldr	r2, [pc, #324]	@ (8001270 <HAL_GPIO_Init+0x318>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d025      	beq.n	800117a <HAL_GPIO_Init+0x222>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a50      	ldr	r2, [pc, #320]	@ (8001274 <HAL_GPIO_Init+0x31c>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d01f      	beq.n	8001176 <HAL_GPIO_Init+0x21e>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4f      	ldr	r2, [pc, #316]	@ (8001278 <HAL_GPIO_Init+0x320>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d019      	beq.n	8001172 <HAL_GPIO_Init+0x21a>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4e      	ldr	r2, [pc, #312]	@ (800127c <HAL_GPIO_Init+0x324>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d013      	beq.n	800116e <HAL_GPIO_Init+0x216>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4d      	ldr	r2, [pc, #308]	@ (8001280 <HAL_GPIO_Init+0x328>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d00d      	beq.n	800116a <HAL_GPIO_Init+0x212>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4c      	ldr	r2, [pc, #304]	@ (8001284 <HAL_GPIO_Init+0x32c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d007      	beq.n	8001166 <HAL_GPIO_Init+0x20e>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4b      	ldr	r2, [pc, #300]	@ (8001288 <HAL_GPIO_Init+0x330>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d101      	bne.n	8001162 <HAL_GPIO_Init+0x20a>
 800115e:	2307      	movs	r3, #7
 8001160:	e00e      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001162:	2308      	movs	r3, #8
 8001164:	e00c      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001166:	2306      	movs	r3, #6
 8001168:	e00a      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800116a:	2305      	movs	r3, #5
 800116c:	e008      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800116e:	2304      	movs	r3, #4
 8001170:	e006      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001172:	2303      	movs	r3, #3
 8001174:	e004      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001176:	2302      	movs	r3, #2
 8001178:	e002      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800117e:	2300      	movs	r3, #0
 8001180:	69fa      	ldr	r2, [r7, #28]
 8001182:	f002 0203 	and.w	r2, r2, #3
 8001186:	0092      	lsls	r2, r2, #2
 8001188:	4093      	lsls	r3, r2
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001190:	4935      	ldr	r1, [pc, #212]	@ (8001268 <HAL_GPIO_Init+0x310>)
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	089b      	lsrs	r3, r3, #2
 8001196:	3302      	adds	r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800119e:	4b3b      	ldr	r3, [pc, #236]	@ (800128c <HAL_GPIO_Init+0x334>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011c2:	4a32      	ldr	r2, [pc, #200]	@ (800128c <HAL_GPIO_Init+0x334>)
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c8:	4b30      	ldr	r3, [pc, #192]	@ (800128c <HAL_GPIO_Init+0x334>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011ec:	4a27      	ldr	r2, [pc, #156]	@ (800128c <HAL_GPIO_Init+0x334>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011f2:	4b26      	ldr	r3, [pc, #152]	@ (800128c <HAL_GPIO_Init+0x334>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001216:	4a1d      	ldr	r2, [pc, #116]	@ (800128c <HAL_GPIO_Init+0x334>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800121c:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <HAL_GPIO_Init+0x334>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001240:	4a12      	ldr	r2, [pc, #72]	@ (800128c <HAL_GPIO_Init+0x334>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	2b0f      	cmp	r3, #15
 8001250:	f67f ae90 	bls.w	8000f74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3724      	adds	r7, #36	@ 0x24
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40013800 	.word	0x40013800
 800126c:	40020000 	.word	0x40020000
 8001270:	40020400 	.word	0x40020400
 8001274:	40020800 	.word	0x40020800
 8001278:	40020c00 	.word	0x40020c00
 800127c:	40021000 	.word	0x40021000
 8001280:	40021400 	.word	0x40021400
 8001284:	40021800 	.word	0x40021800
 8001288:	40021c00 	.word	0x40021c00
 800128c:	40013c00 	.word	0x40013c00

08001290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	460b      	mov	r3, r1
 800129a:	807b      	strh	r3, [r7, #2]
 800129c:	4613      	mov	r3, r2
 800129e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a0:	787b      	ldrb	r3, [r7, #1]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012a6:	887a      	ldrh	r2, [r7, #2]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012ac:	e003      	b.n	80012b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ae:	887b      	ldrh	r3, [r7, #2]
 80012b0:	041a      	lsls	r2, r3, #16
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	619a      	str	r2, [r3, #24]
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b085      	sub	sp, #20
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	460b      	mov	r3, r1
 80012cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012d4:	887a      	ldrh	r2, [r7, #2]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4013      	ands	r3, r2
 80012da:	041a      	lsls	r2, r3, #16
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	43d9      	mvns	r1, r3
 80012e0:	887b      	ldrh	r3, [r7, #2]
 80012e2:	400b      	ands	r3, r1
 80012e4:	431a      	orrs	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	619a      	str	r2, [r3, #24]
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001304:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <HAL_PWR_EnterSLEEPMode+0x3c>)
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	4a0a      	ldr	r2, [pc, #40]	@ (8001334 <HAL_PWR_EnterSLEEPMode+0x3c>)
 800130a:	f023 0304 	bic.w	r3, r3, #4
 800130e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d101      	bne.n	800131a <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8001316:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
 8001318:	e005      	b.n	8001326 <HAL_PWR_EnterSLEEPMode+0x2e>
    if(SLEEPEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
 800131a:	78fb      	ldrb	r3, [r7, #3]
 800131c:	2b03      	cmp	r3, #3
 800131e:	d001      	beq.n	8001324 <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
 8001320:	bf40      	sev
      __WFE();
 8001322:	bf20      	wfe
    __WFE();
 8001324:	bf20      	wfe
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d101      	bne.n	800134a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e267      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d075      	beq.n	8001442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001356:	4b88      	ldr	r3, [pc, #544]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	2b04      	cmp	r3, #4
 8001360:	d00c      	beq.n	800137c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001362:	4b85      	ldr	r3, [pc, #532]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800136a:	2b08      	cmp	r3, #8
 800136c:	d112      	bne.n	8001394 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800136e:	4b82      	ldr	r3, [pc, #520]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001376:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800137a:	d10b      	bne.n	8001394 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137c:	4b7e      	ldr	r3, [pc, #504]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d05b      	beq.n	8001440 <HAL_RCC_OscConfig+0x108>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d157      	bne.n	8001440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e242      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800139c:	d106      	bne.n	80013ac <HAL_RCC_OscConfig+0x74>
 800139e:	4b76      	ldr	r3, [pc, #472]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a75      	ldr	r2, [pc, #468]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e01d      	b.n	80013e8 <HAL_RCC_OscConfig+0xb0>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013b4:	d10c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x98>
 80013b6:	4b70      	ldr	r3, [pc, #448]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a6f      	ldr	r2, [pc, #444]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	4b6d      	ldr	r3, [pc, #436]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a6c      	ldr	r2, [pc, #432]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e00b      	b.n	80013e8 <HAL_RCC_OscConfig+0xb0>
 80013d0:	4b69      	ldr	r3, [pc, #420]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a68      	ldr	r2, [pc, #416]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b66      	ldr	r3, [pc, #408]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a65      	ldr	r2, [pc, #404]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d013      	beq.n	8001418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fcc4 	bl	8000d7c <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f8:	f7ff fcc0 	bl	8000d7c <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b64      	cmp	r3, #100	@ 0x64
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e207      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140a:	4b5b      	ldr	r3, [pc, #364]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0xc0>
 8001416:	e014      	b.n	8001442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001418:	f7ff fcb0 	bl	8000d7c <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001420:	f7ff fcac 	bl	8000d7c <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	@ 0x64
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e1f3      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001432:	4b51      	ldr	r3, [pc, #324]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f0      	bne.n	8001420 <HAL_RCC_OscConfig+0xe8>
 800143e:	e000      	b.n	8001442 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d063      	beq.n	8001516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800144e:	4b4a      	ldr	r3, [pc, #296]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00b      	beq.n	8001472 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800145a:	4b47      	ldr	r3, [pc, #284]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001462:	2b08      	cmp	r3, #8
 8001464:	d11c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001466:	4b44      	ldr	r3, [pc, #272]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d116      	bne.n	80014a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001472:	4b41      	ldr	r3, [pc, #260]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <HAL_RCC_OscConfig+0x152>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d001      	beq.n	800148a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e1c7      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b3b      	ldr	r3, [pc, #236]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4937      	ldr	r1, [pc, #220]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800149a:	4313      	orrs	r3, r2
 800149c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149e:	e03a      	b.n	8001516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d020      	beq.n	80014ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014a8:	4b34      	ldr	r3, [pc, #208]	@ (800157c <HAL_RCC_OscConfig+0x244>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ae:	f7ff fc65 	bl	8000d7c <HAL_GetTick>
 80014b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b4:	e008      	b.n	80014c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b6:	f7ff fc61 	bl	8000d7c <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e1a8      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0f0      	beq.n	80014b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d4:	4b28      	ldr	r3, [pc, #160]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4925      	ldr	r1, [pc, #148]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	600b      	str	r3, [r1, #0]
 80014e8:	e015      	b.n	8001516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ea:	4b24      	ldr	r3, [pc, #144]	@ (800157c <HAL_RCC_OscConfig+0x244>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f0:	f7ff fc44 	bl	8000d7c <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014f8:	f7ff fc40 	bl	8000d7c <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e187      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800150a:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	2b00      	cmp	r3, #0
 8001520:	d036      	beq.n	8001590 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	695b      	ldr	r3, [r3, #20]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d016      	beq.n	8001558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_RCC_OscConfig+0x248>)
 800152c:	2201      	movs	r2, #1
 800152e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001530:	f7ff fc24 	bl	8000d7c <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff fc20 	bl	8000d7c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e167      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800154a:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800154c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0x200>
 8001556:	e01b      	b.n	8001590 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001558:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_RCC_OscConfig+0x248>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800155e:	f7ff fc0d 	bl	8000d7c <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001564:	e00e      	b.n	8001584 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001566:	f7ff fc09 	bl	8000d7c <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d907      	bls.n	8001584 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e150      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
 8001578:	40023800 	.word	0x40023800
 800157c:	42470000 	.word	0x42470000
 8001580:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001584:	4b88      	ldr	r3, [pc, #544]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1ea      	bne.n	8001566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 8097 	beq.w	80016cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a2:	4b81      	ldr	r3, [pc, #516]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10f      	bne.n	80015ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b7d      	ldr	r3, [pc, #500]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b6:	4a7c      	ldr	r2, [pc, #496]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015be:	4b7a      	ldr	r3, [pc, #488]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ca:	2301      	movs	r3, #1
 80015cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ce:	4b77      	ldr	r3, [pc, #476]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d118      	bne.n	800160c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015da:	4b74      	ldr	r3, [pc, #464]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a73      	ldr	r2, [pc, #460]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 80015e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015e6:	f7ff fbc9 	bl	8000d7c <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ee:	f7ff fbc5 	bl	8000d7c <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e10c      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	4b6a      	ldr	r3, [pc, #424]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d106      	bne.n	8001622 <HAL_RCC_OscConfig+0x2ea>
 8001614:	4b64      	ldr	r3, [pc, #400]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001618:	4a63      	ldr	r2, [pc, #396]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001620:	e01c      	b.n	800165c <HAL_RCC_OscConfig+0x324>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2b05      	cmp	r3, #5
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0x30c>
 800162a:	4b5f      	ldr	r3, [pc, #380]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162e:	4a5e      	ldr	r2, [pc, #376]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6713      	str	r3, [r2, #112]	@ 0x70
 8001636:	4b5c      	ldr	r3, [pc, #368]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800163a:	4a5b      	ldr	r2, [pc, #364]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6713      	str	r3, [r2, #112]	@ 0x70
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0x324>
 8001644:	4b58      	ldr	r3, [pc, #352]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001648:	4a57      	ldr	r2, [pc, #348]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800164a:	f023 0301 	bic.w	r3, r3, #1
 800164e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001650:	4b55      	ldr	r3, [pc, #340]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001654:	4a54      	ldr	r2, [pc, #336]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001656:	f023 0304 	bic.w	r3, r3, #4
 800165a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d015      	beq.n	8001690 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001664:	f7ff fb8a 	bl	8000d7c <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800166a:	e00a      	b.n	8001682 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800166c:	f7ff fb86 	bl	8000d7c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e0cb      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001682:	4b49      	ldr	r3, [pc, #292]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0ee      	beq.n	800166c <HAL_RCC_OscConfig+0x334>
 800168e:	e014      	b.n	80016ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff fb74 	bl	8000d7c <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001696:	e00a      	b.n	80016ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f7ff fb70 	bl	8000d7c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e0b5      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ae:	4b3e      	ldr	r3, [pc, #248]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1ee      	bne.n	8001698 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d105      	bne.n	80016cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c0:	4b39      	ldr	r3, [pc, #228]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	4a38      	ldr	r2, [pc, #224]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 80a1 	beq.w	8001818 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016d6:	4b34      	ldr	r3, [pc, #208]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f003 030c 	and.w	r3, r3, #12
 80016de:	2b08      	cmp	r3, #8
 80016e0:	d05c      	beq.n	800179c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d141      	bne.n	800176e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ea:	4b31      	ldr	r3, [pc, #196]	@ (80017b0 <HAL_RCC_OscConfig+0x478>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fb44 	bl	8000d7c <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f8:	f7ff fb40 	bl	8000d7c <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e087      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	4b27      	ldr	r3, [pc, #156]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69da      	ldr	r2, [r3, #28]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001724:	019b      	lsls	r3, r3, #6
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172c:	085b      	lsrs	r3, r3, #1
 800172e:	3b01      	subs	r3, #1
 8001730:	041b      	lsls	r3, r3, #16
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001738:	061b      	lsls	r3, r3, #24
 800173a:	491b      	ldr	r1, [pc, #108]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800173c:	4313      	orrs	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <HAL_RCC_OscConfig+0x478>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fb19 	bl	8000d7c <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fb15 	bl	8000d7c <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e05c      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x416>
 800176c:	e054      	b.n	8001818 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_RCC_OscConfig+0x478>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001774:	f7ff fb02 	bl	8000d7c <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800177c:	f7ff fafe 	bl	8000d7c <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e045      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178e:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x444>
 800179a:	e03d      	b.n	8001818 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d107      	bne.n	80017b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e038      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40007000 	.word	0x40007000
 80017b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_RCC_OscConfig+0x4ec>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d028      	beq.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d121      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d11a      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017e4:	4013      	ands	r3, r2
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d111      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fa:	085b      	lsrs	r3, r3, #1
 80017fc:	3b01      	subs	r3, #1
 80017fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001800:	429a      	cmp	r2, r3
 8001802:	d107      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800180e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800

08001828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e0cc      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800183c:	4b68      	ldr	r3, [pc, #416]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d90c      	bls.n	8001864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184a:	4b65      	ldr	r3, [pc, #404]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001852:	4b63      	ldr	r3, [pc, #396]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e0b8      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d020      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d005      	beq.n	8001888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800187c:	4b59      	ldr	r3, [pc, #356]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	4a58      	ldr	r2, [pc, #352]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001886:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0308 	and.w	r3, r3, #8
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001894:	4b53      	ldr	r3, [pc, #332]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4a52      	ldr	r2, [pc, #328]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800189e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a0:	4b50      	ldr	r3, [pc, #320]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	494d      	ldr	r1, [pc, #308]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d044      	beq.n	8001948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d107      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	4b47      	ldr	r3, [pc, #284]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d119      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e07f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d003      	beq.n	80018e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b3f      	ldr	r3, [pc, #252]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d109      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e06f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f6:	4b3b      	ldr	r3, [pc, #236]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e067      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001906:	4b37      	ldr	r3, [pc, #220]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f023 0203 	bic.w	r2, r3, #3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	4934      	ldr	r1, [pc, #208]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	4313      	orrs	r3, r2
 8001916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001918:	f7ff fa30 	bl	8000d7c <HAL_GetTick>
 800191c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800191e:	e00a      	b.n	8001936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001920:	f7ff fa2c 	bl	8000d7c <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e04f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001936:	4b2b      	ldr	r3, [pc, #172]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 020c 	and.w	r2, r3, #12
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	429a      	cmp	r2, r3
 8001946:	d1eb      	bne.n	8001920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001948:	4b25      	ldr	r3, [pc, #148]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0307 	and.w	r3, r3, #7
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	429a      	cmp	r2, r3
 8001954:	d20c      	bcs.n	8001970 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001956:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195e:	4b20      	ldr	r3, [pc, #128]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	429a      	cmp	r2, r3
 800196a:	d001      	beq.n	8001970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e032      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	4916      	ldr	r1, [pc, #88]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	4313      	orrs	r3, r2
 800198c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	2b00      	cmp	r3, #0
 8001998:	d009      	beq.n	80019ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800199a:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	490e      	ldr	r1, [pc, #56]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019ae:	f000 f821 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019b2:	4602      	mov	r2, r0
 80019b4:	4b0b      	ldr	r3, [pc, #44]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	490a      	ldr	r1, [pc, #40]	@ (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	5ccb      	ldrb	r3, [r1, r3]
 80019c2:	fa22 f303 	lsr.w	r3, r2, r3
 80019c6:	4a09      	ldr	r2, [pc, #36]	@ (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80019c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019ca:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <HAL_RCC_ClockConfig+0x1c8>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f8c0 	bl	8000b54 <HAL_InitTick>

  return HAL_OK;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00
 80019e4:	40023800 	.word	0x40023800
 80019e8:	08006020 	.word	0x08006020
 80019ec:	20000000 	.word	0x20000000
 80019f0:	20000004 	.word	0x20000004

080019f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019f8:	b094      	sub	sp, #80	@ 0x50
 80019fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a0c:	4b79      	ldr	r3, [pc, #484]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 030c 	and.w	r3, r3, #12
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d00d      	beq.n	8001a34 <HAL_RCC_GetSysClockFreq+0x40>
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	f200 80e1 	bhi.w	8001be0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_RCC_GetSysClockFreq+0x34>
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d003      	beq.n	8001a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a26:	e0db      	b.n	8001be0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a28:	4b73      	ldr	r3, [pc, #460]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a2c:	e0db      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a2e:	4b73      	ldr	r3, [pc, #460]	@ (8001bfc <HAL_RCC_GetSysClockFreq+0x208>)
 8001a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a32:	e0d8      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a34:	4b6f      	ldr	r3, [pc, #444]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a3e:	4b6d      	ldr	r3, [pc, #436]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d063      	beq.n	8001b12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	099b      	lsrs	r3, r3, #6
 8001a50:	2200      	movs	r2, #0
 8001a52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a5e:	2300      	movs	r3, #0
 8001a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a66:	4622      	mov	r2, r4
 8001a68:	462b      	mov	r3, r5
 8001a6a:	f04f 0000 	mov.w	r0, #0
 8001a6e:	f04f 0100 	mov.w	r1, #0
 8001a72:	0159      	lsls	r1, r3, #5
 8001a74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a78:	0150      	lsls	r0, r2, #5
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4621      	mov	r1, r4
 8001a80:	1a51      	subs	r1, r2, r1
 8001a82:	6139      	str	r1, [r7, #16]
 8001a84:	4629      	mov	r1, r5
 8001a86:	eb63 0301 	sbc.w	r3, r3, r1
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a98:	4659      	mov	r1, fp
 8001a9a:	018b      	lsls	r3, r1, #6
 8001a9c:	4651      	mov	r1, sl
 8001a9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001aa2:	4651      	mov	r1, sl
 8001aa4:	018a      	lsls	r2, r1, #6
 8001aa6:	4651      	mov	r1, sl
 8001aa8:	ebb2 0801 	subs.w	r8, r2, r1
 8001aac:	4659      	mov	r1, fp
 8001aae:	eb63 0901 	sbc.w	r9, r3, r1
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ac6:	4690      	mov	r8, r2
 8001ac8:	4699      	mov	r9, r3
 8001aca:	4623      	mov	r3, r4
 8001acc:	eb18 0303 	adds.w	r3, r8, r3
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	462b      	mov	r3, r5
 8001ad4:	eb49 0303 	adc.w	r3, r9, r3
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	024b      	lsls	r3, r1, #9
 8001aea:	4621      	mov	r1, r4
 8001aec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001af0:	4621      	mov	r1, r4
 8001af2:	024a      	lsls	r2, r1, #9
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001afa:	2200      	movs	r2, #0
 8001afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b04:	f7fe fbae 	bl	8000264 <__aeabi_uldivmod>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b10:	e058      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b12:	4b38      	ldr	r3, [pc, #224]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	099b      	lsrs	r3, r3, #6
 8001b18:	2200      	movs	r2, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b22:	623b      	str	r3, [r7, #32]
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b2c:	4642      	mov	r2, r8
 8001b2e:	464b      	mov	r3, r9
 8001b30:	f04f 0000 	mov.w	r0, #0
 8001b34:	f04f 0100 	mov.w	r1, #0
 8001b38:	0159      	lsls	r1, r3, #5
 8001b3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b3e:	0150      	lsls	r0, r2, #5
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4641      	mov	r1, r8
 8001b46:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b64:	ebb2 040a 	subs.w	r4, r2, sl
 8001b68:	eb63 050b 	sbc.w	r5, r3, fp
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	f04f 0300 	mov.w	r3, #0
 8001b74:	00eb      	lsls	r3, r5, #3
 8001b76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b7a:	00e2      	lsls	r2, r4, #3
 8001b7c:	4614      	mov	r4, r2
 8001b7e:	461d      	mov	r5, r3
 8001b80:	4643      	mov	r3, r8
 8001b82:	18e3      	adds	r3, r4, r3
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	464b      	mov	r3, r9
 8001b88:	eb45 0303 	adc.w	r3, r5, r3
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	028b      	lsls	r3, r1, #10
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ba4:	4621      	mov	r1, r4
 8001ba6:	028a      	lsls	r2, r1, #10
 8001ba8:	4610      	mov	r0, r2
 8001baa:	4619      	mov	r1, r3
 8001bac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
 8001bb2:	61fa      	str	r2, [r7, #28]
 8001bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb8:	f7fe fb54 	bl	8000264 <__aeabi_uldivmod>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001bd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bde:	e002      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001be0:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001be2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001be4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3750      	adds	r7, #80	@ 0x50
 8001bec:	46bd      	mov	sp, r7
 8001bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	00f42400 	.word	0x00f42400
 8001bfc:	007a1200 	.word	0x007a1200

08001c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c04:	4b03      	ldr	r3, [pc, #12]	@ (8001c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c06:	681b      	ldr	r3, [r3, #0]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20000000 	.word	0x20000000

08001c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c1c:	f7ff fff0 	bl	8001c00 <HAL_RCC_GetHCLKFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	0a9b      	lsrs	r3, r3, #10
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	4903      	ldr	r1, [pc, #12]	@ (8001c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c2e:	5ccb      	ldrb	r3, [r1, r3]
 8001c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	08006030 	.word	0x08006030

08001c40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	220f      	movs	r2, #15
 8001c4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c50:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <HAL_RCC_GetClockConfig+0x5c>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 0203 	and.w	r2, r3, #3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c9c <HAL_RCC_GetClockConfig+0x5c>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c68:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <HAL_RCC_GetClockConfig+0x5c>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c74:	4b09      	ldr	r3, [pc, #36]	@ (8001c9c <HAL_RCC_GetClockConfig+0x5c>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	08db      	lsrs	r3, r3, #3
 8001c7a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c82:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <HAL_RCC_GetClockConfig+0x60>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0207 	and.w	r2, r3, #7
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	601a      	str	r2, [r3, #0]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40023c00 	.word	0x40023c00

08001ca4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e041      	b.n	8001d3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d106      	bne.n	8001cd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 f839 	bl	8001d42 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	f000 f9c0 	bl	8002068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
	...

08001d58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d001      	beq.n	8001d70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e04e      	b.n	8001e0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f042 0201 	orr.w	r2, r2, #1
 8001d86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a23      	ldr	r2, [pc, #140]	@ (8001e1c <HAL_TIM_Base_Start_IT+0xc4>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d022      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d9a:	d01d      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a1f      	ldr	r2, [pc, #124]	@ (8001e20 <HAL_TIM_Base_Start_IT+0xc8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d018      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e24 <HAL_TIM_Base_Start_IT+0xcc>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d013      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e28 <HAL_TIM_Base_Start_IT+0xd0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d00e      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001e2c <HAL_TIM_Base_Start_IT+0xd4>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d009      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a19      	ldr	r2, [pc, #100]	@ (8001e30 <HAL_TIM_Base_Start_IT+0xd8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d004      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a18      	ldr	r2, [pc, #96]	@ (8001e34 <HAL_TIM_Base_Start_IT+0xdc>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d111      	bne.n	8001dfc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2b06      	cmp	r3, #6
 8001de8:	d010      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 0201 	orr.w	r2, r2, #1
 8001df8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dfa:	e007      	b.n	8001e0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40000400 	.word	0x40000400
 8001e24:	40000800 	.word	0x40000800
 8001e28:	40000c00 	.word	0x40000c00
 8001e2c:	40010400 	.word	0x40010400
 8001e30:	40014000 	.word	0x40014000
 8001e34:	40001800 	.word	0x40001800

08001e38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d020      	beq.n	8001e9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01b      	beq.n	8001e9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0202 	mvn.w	r2, #2
 8001e6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f8d2 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001e88:	e005      	b.n	8001e96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f8c4 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f8d5 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d020      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01b      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0204 	mvn.w	r2, #4
 8001eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f8ac 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001ed4:	e005      	b.n	8001ee2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f89e 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f8af 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d020      	beq.n	8001f34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d01b      	beq.n	8001f34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0208 	mvn.w	r2, #8
 8001f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2204      	movs	r2, #4
 8001f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f886 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001f20:	e005      	b.n	8001f2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f878 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f889 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	f003 0310 	and.w	r3, r3, #16
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d020      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f003 0310 	and.w	r3, r3, #16
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d01b      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f06f 0210 	mvn.w	r2, #16
 8001f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2208      	movs	r2, #8
 8001f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f860 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001f6c:	e005      	b.n	8001f7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f852 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 f863 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00c      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0201 	mvn.w	r2, #1
 8001f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7fe fd98 	bl	8000ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f900 	bl	80021c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00c      	beq.n	8001fec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f834 	bl	8002054 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f003 0320 	and.w	r3, r3, #32
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00c      	beq.n	8002010 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0220 	mvn.w	r2, #32
 8002008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f8d2 	bl	80021b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002010:	bf00      	nop
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a43      	ldr	r2, [pc, #268]	@ (8002188 <TIM_Base_SetConfig+0x120>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d013      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002086:	d00f      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a40      	ldr	r2, [pc, #256]	@ (800218c <TIM_Base_SetConfig+0x124>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d00b      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a3f      	ldr	r2, [pc, #252]	@ (8002190 <TIM_Base_SetConfig+0x128>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d007      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a3e      	ldr	r2, [pc, #248]	@ (8002194 <TIM_Base_SetConfig+0x12c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d003      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a3d      	ldr	r2, [pc, #244]	@ (8002198 <TIM_Base_SetConfig+0x130>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d108      	bne.n	80020ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a32      	ldr	r2, [pc, #200]	@ (8002188 <TIM_Base_SetConfig+0x120>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d02b      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020c8:	d027      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a2f      	ldr	r2, [pc, #188]	@ (800218c <TIM_Base_SetConfig+0x124>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d023      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002190 <TIM_Base_SetConfig+0x128>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d01f      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002194 <TIM_Base_SetConfig+0x12c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d01b      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002198 <TIM_Base_SetConfig+0x130>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d017      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a2b      	ldr	r2, [pc, #172]	@ (800219c <TIM_Base_SetConfig+0x134>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d013      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a2a      	ldr	r2, [pc, #168]	@ (80021a0 <TIM_Base_SetConfig+0x138>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d00f      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a29      	ldr	r2, [pc, #164]	@ (80021a4 <TIM_Base_SetConfig+0x13c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d00b      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a28      	ldr	r2, [pc, #160]	@ (80021a8 <TIM_Base_SetConfig+0x140>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d007      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a27      	ldr	r2, [pc, #156]	@ (80021ac <TIM_Base_SetConfig+0x144>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d003      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a26      	ldr	r2, [pc, #152]	@ (80021b0 <TIM_Base_SetConfig+0x148>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d108      	bne.n	800212c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4313      	orrs	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a0e      	ldr	r2, [pc, #56]	@ (8002188 <TIM_Base_SetConfig+0x120>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d003      	beq.n	800215a <TIM_Base_SetConfig+0xf2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a10      	ldr	r2, [pc, #64]	@ (8002198 <TIM_Base_SetConfig+0x130>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d103      	bne.n	8002162 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	691a      	ldr	r2, [r3, #16]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f043 0204 	orr.w	r2, r3, #4
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	601a      	str	r2, [r3, #0]
}
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40010000 	.word	0x40010000
 800218c:	40000400 	.word	0x40000400
 8002190:	40000800 	.word	0x40000800
 8002194:	40000c00 	.word	0x40000c00
 8002198:	40010400 	.word	0x40010400
 800219c:	40014000 	.word	0x40014000
 80021a0:	40014400 	.word	0x40014400
 80021a4:	40014800 	.word	0x40014800
 80021a8:	40001800 	.word	0x40001800
 80021ac:	40001c00 	.word	0x40001c00
 80021b0:	40002000 	.word	0x40002000

080021b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f103 0208 	add.w	r2, r3, #8
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f04f 32ff 	mov.w	r2, #4294967295
 80021f4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f103 0208 	add.w	r2, r3, #8
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f103 0208 	add.w	r2, r3, #8
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002236:	b480      	push	{r7}
 8002238:	b085      	sub	sp, #20
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	1c5a      	adds	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	601a      	str	r2, [r3, #0]
}
 8002272:	bf00      	nop
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800227e:	b480      	push	{r7}
 8002280:	b085      	sub	sp, #20
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002294:	d103      	bne.n	800229e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	e00c      	b.n	80022b8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3308      	adds	r3, #8
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	e002      	b.n	80022ac <vListInsert+0x2e>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d2f6      	bcs.n	80022a6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	1c5a      	adds	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	601a      	str	r2, [r3, #0]
}
 80022e4:	bf00      	nop
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6892      	ldr	r2, [r2, #8]
 8002306:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6852      	ldr	r2, [r2, #4]
 8002310:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	429a      	cmp	r2, r3
 800231a:	d103      	bne.n	8002324 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	1e5a      	subs	r2, r3, #1
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002344:	b580      	push	{r7, lr}
 8002346:	b08c      	sub	sp, #48	@ 0x30
 8002348:	af04      	add	r7, sp, #16
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002354:	88fb      	ldrh	r3, [r7, #6]
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4618      	mov	r0, r3
 800235a:	f001 f841 	bl	80033e0 <pvPortMalloc>
 800235e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00e      	beq.n	8002384 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002366:	2058      	movs	r0, #88	@ 0x58
 8002368:	f001 f83a 	bl	80033e0 <pvPortMalloc>
 800236c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	631a      	str	r2, [r3, #48]	@ 0x30
 800237a:	e005      	b.n	8002388 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800237c:	6978      	ldr	r0, [r7, #20]
 800237e:	f001 f911 	bl	80035a4 <vPortFree>
 8002382:	e001      	b.n	8002388 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002384:	2300      	movs	r3, #0
 8002386:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d013      	beq.n	80023b6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800238e:	88fa      	ldrh	r2, [r7, #6]
 8002390:	2300      	movs	r3, #0
 8002392:	9303      	str	r3, [sp, #12]
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	9302      	str	r3, [sp, #8]
 8002398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800239a:	9301      	str	r3, [sp, #4]
 800239c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	68b9      	ldr	r1, [r7, #8]
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f000 f80e 	bl	80023c6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80023aa:	69f8      	ldr	r0, [r7, #28]
 80023ac:	f000 f8a2 	bl	80024f4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80023b0:	2301      	movs	r3, #1
 80023b2:	61bb      	str	r3, [r7, #24]
 80023b4:	e002      	b.n	80023bc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80023b6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ba:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80023bc:	69bb      	ldr	r3, [r7, #24]
    }
 80023be:	4618      	mov	r0, r3
 80023c0:	3720      	adds	r7, #32
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b088      	sub	sp, #32
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	60f8      	str	r0, [r7, #12]
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
 80023d2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80023d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	461a      	mov	r2, r3
 80023de:	21a5      	movs	r1, #165	@ 0xa5
 80023e0:	f003 fd38 	bl	8005e54 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80023e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80023ee:	3b01      	subs	r3, #1
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	4413      	add	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	f023 0307 	bic.w	r3, r3, #7
 80023fc:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00b      	beq.n	8002420 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800240c:	f383 8811 	msr	BASEPRI, r3
 8002410:	f3bf 8f6f 	isb	sy
 8002414:	f3bf 8f4f 	dsb	sy
 8002418:	617b      	str	r3, [r7, #20]
    }
 800241a:	bf00      	nop
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d01f      	beq.n	8002466 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
 800242a:	e012      	b.n	8002452 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	4413      	add	r3, r2
 8002432:	7819      	ldrb	r1, [r3, #0]
 8002434:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	4413      	add	r3, r2
 800243a:	3334      	adds	r3, #52	@ 0x34
 800243c:	460a      	mov	r2, r1
 800243e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	4413      	add	r3, r2
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d006      	beq.n	800245a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	3301      	adds	r3, #1
 8002450:	61fb      	str	r3, [r7, #28]
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	2b09      	cmp	r3, #9
 8002456:	d9e9      	bls.n	800242c <prvInitialiseNewTask+0x66>
 8002458:	e000      	b.n	800245c <prvInitialiseNewTask+0x96>
            {
                break;
 800245a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800245c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800245e:	2200      	movs	r2, #0
 8002460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002464:	e003      	b.n	800246e <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800246e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002470:	2b04      	cmp	r3, #4
 8002472:	d901      	bls.n	8002478 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002474:	2304      	movs	r3, #4
 8002476:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800247a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800247c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800247e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002480:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002482:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002486:	2200      	movs	r2, #0
 8002488:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800248a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800248c:	3304      	adds	r3, #4
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fec4 	bl	800221c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002496:	3318      	adds	r3, #24
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff febf 	bl	800221c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800249e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024a2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a6:	f1c3 0205 	rsb	r2, r3, #5
 80024aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ac:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80024ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024b2:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80024b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b6:	3350      	adds	r3, #80	@ 0x50
 80024b8:	2204      	movs	r2, #4
 80024ba:	2100      	movs	r1, #0
 80024bc:	4618      	mov	r0, r3
 80024be:	f003 fcc9 	bl	8005e54 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80024c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c4:	3354      	adds	r3, #84	@ 0x54
 80024c6:	2201      	movs	r2, #1
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f003 fcc2 	bl	8005e54 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	68f9      	ldr	r1, [r7, #12]
 80024d4:	69b8      	ldr	r0, [r7, #24]
 80024d6:	f000 fc9f 	bl	8002e18 <pxPortInitialiseStack>
 80024da:	4602      	mov	r2, r0
 80024dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024de:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80024e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d002      	beq.n	80024ec <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80024e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024ea:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80024ec:	bf00      	nop
 80024ee:	3720      	adds	r7, #32
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80024f4:	b5b0      	push	{r4, r5, r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af02      	add	r7, sp, #8
 80024fa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80024fc:	f000 fe3e 	bl	800317c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002500:	4b3b      	ldr	r3, [pc, #236]	@ (80025f0 <prvAddNewTaskToReadyList+0xfc>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	3301      	adds	r3, #1
 8002506:	4a3a      	ldr	r2, [pc, #232]	@ (80025f0 <prvAddNewTaskToReadyList+0xfc>)
 8002508:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800250a:	4b3a      	ldr	r3, [pc, #232]	@ (80025f4 <prvAddNewTaskToReadyList+0x100>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d109      	bne.n	8002526 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002512:	4a38      	ldr	r2, [pc, #224]	@ (80025f4 <prvAddNewTaskToReadyList+0x100>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002518:	4b35      	ldr	r3, [pc, #212]	@ (80025f0 <prvAddNewTaskToReadyList+0xfc>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d110      	bne.n	8002542 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002520:	f000 fb68 	bl	8002bf4 <prvInitialiseTaskLists>
 8002524:	e00d      	b.n	8002542 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002526:	4b34      	ldr	r3, [pc, #208]	@ (80025f8 <prvAddNewTaskToReadyList+0x104>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d109      	bne.n	8002542 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800252e:	4b31      	ldr	r3, [pc, #196]	@ (80025f4 <prvAddNewTaskToReadyList+0x100>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002538:	429a      	cmp	r2, r3
 800253a:	d802      	bhi.n	8002542 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800253c:	4a2d      	ldr	r2, [pc, #180]	@ (80025f4 <prvAddNewTaskToReadyList+0x100>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002542:	4b2e      	ldr	r3, [pc, #184]	@ (80025fc <prvAddNewTaskToReadyList+0x108>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	3301      	adds	r3, #1
 8002548:	4a2c      	ldr	r2, [pc, #176]	@ (80025fc <prvAddNewTaskToReadyList+0x108>)
 800254a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800254c:	4b2b      	ldr	r3, [pc, #172]	@ (80025fc <prvAddNewTaskToReadyList+0x108>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d016      	beq.n	8002588 <prvAddNewTaskToReadyList+0x94>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4618      	mov	r0, r3
 800255e:	f003 f9c9 	bl	80058f4 <SEGGER_SYSVIEW_OnTaskCreate>
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	461d      	mov	r5, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	461c      	mov	r4, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	1ae3      	subs	r3, r4, r3
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	462b      	mov	r3, r5
 8002584:	f001 f9de 	bl	8003944 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4618      	mov	r0, r3
 800258c:	f003 fa36 	bl	80059fc <SEGGER_SYSVIEW_OnTaskStartReady>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002594:	2201      	movs	r2, #1
 8002596:	409a      	lsls	r2, r3
 8002598:	4b19      	ldr	r3, [pc, #100]	@ (8002600 <prvAddNewTaskToReadyList+0x10c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4313      	orrs	r3, r2
 800259e:	4a18      	ldr	r2, [pc, #96]	@ (8002600 <prvAddNewTaskToReadyList+0x10c>)
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a6:	4613      	mov	r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	4413      	add	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4a15      	ldr	r2, [pc, #84]	@ (8002604 <prvAddNewTaskToReadyList+0x110>)
 80025b0:	441a      	add	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3304      	adds	r3, #4
 80025b6:	4619      	mov	r1, r3
 80025b8:	4610      	mov	r0, r2
 80025ba:	f7ff fe3c 	bl	8002236 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80025be:	f000 fe0f 	bl	80031e0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80025c2:	4b0d      	ldr	r3, [pc, #52]	@ (80025f8 <prvAddNewTaskToReadyList+0x104>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00e      	beq.n	80025e8 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80025ca:	4b0a      	ldr	r3, [pc, #40]	@ (80025f4 <prvAddNewTaskToReadyList+0x100>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d207      	bcs.n	80025e8 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80025d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002608 <prvAddNewTaskToReadyList+0x114>)
 80025da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	f3bf 8f4f 	dsb	sy
 80025e4:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bdb0      	pop	{r4, r5, r7, pc}
 80025f0:	20000158 	.word	0x20000158
 80025f4:	20000080 	.word	0x20000080
 80025f8:	20000164 	.word	0x20000164
 80025fc:	20000174 	.word	0x20000174
 8002600:	20000160 	.word	0x20000160
 8002604:	20000084 	.word	0x20000084
 8002608:	e000ed04 	.word	0xe000ed04

0800260c <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002616:	2300      	movs	r3, #0
 8002618:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10b      	bne.n	8002638 <xTaskDelayUntil+0x2c>
        __asm volatile
 8002620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002624:	f383 8811 	msr	BASEPRI, r3
 8002628:	f3bf 8f6f 	isb	sy
 800262c:	f3bf 8f4f 	dsb	sy
 8002630:	617b      	str	r3, [r7, #20]
    }
 8002632:	bf00      	nop
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10b      	bne.n	8002656 <xTaskDelayUntil+0x4a>
        __asm volatile
 800263e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002642:	f383 8811 	msr	BASEPRI, r3
 8002646:	f3bf 8f6f 	isb	sy
 800264a:	f3bf 8f4f 	dsb	sy
 800264e:	613b      	str	r3, [r7, #16]
    }
 8002650:	bf00      	nop
 8002652:	bf00      	nop
 8002654:	e7fd      	b.n	8002652 <xTaskDelayUntil+0x46>
        configASSERT( uxSchedulerSuspended == 0 );
 8002656:	4b2c      	ldr	r3, [pc, #176]	@ (8002708 <xTaskDelayUntil+0xfc>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00b      	beq.n	8002676 <xTaskDelayUntil+0x6a>
        __asm volatile
 800265e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002662:	f383 8811 	msr	BASEPRI, r3
 8002666:	f3bf 8f6f 	isb	sy
 800266a:	f3bf 8f4f 	dsb	sy
 800266e:	60fb      	str	r3, [r7, #12]
    }
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	e7fd      	b.n	8002672 <xTaskDelayUntil+0x66>

        vTaskSuspendAll();
 8002676:	f000 f8a9 	bl	80027cc <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 800267a:	4b24      	ldr	r3, [pc, #144]	@ (800270c <xTaskDelayUntil+0x100>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	4413      	add	r3, r2
 8002688:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a3a      	ldr	r2, [r7, #32]
 8002690:	429a      	cmp	r2, r3
 8002692:	d20b      	bcs.n	80026ac <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	69fa      	ldr	r2, [r7, #28]
 800269a:	429a      	cmp	r2, r3
 800269c:	d211      	bcs.n	80026c2 <xTaskDelayUntil+0xb6>
 800269e:	69fa      	ldr	r2, [r7, #28]
 80026a0:	6a3b      	ldr	r3, [r7, #32]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d90d      	bls.n	80026c2 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80026a6:	2301      	movs	r3, #1
 80026a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80026aa:	e00a      	b.n	80026c2 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	69fa      	ldr	r2, [r7, #28]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d303      	bcc.n	80026be <xTaskDelayUntil+0xb2>
 80026b6:	69fa      	ldr	r2, [r7, #28]
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d901      	bls.n	80026c2 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80026be:	2301      	movs	r3, #1
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69fa      	ldr	r2, [r7, #28]
 80026c6:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d009      	beq.n	80026e2 <xTaskDelayUntil+0xd6>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );
 80026ce:	2024      	movs	r0, #36	@ 0x24
 80026d0:	f002 fcfc 	bl	80050cc <SEGGER_SYSVIEW_RecordVoid>

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80026d4:	69fa      	ldr	r2, [r7, #28]
 80026d6:	6a3b      	ldr	r3, [r7, #32]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2100      	movs	r1, #0
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 fb23 	bl	8002d28 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80026e2:	f000 f881 	bl	80027e8 <xTaskResumeAll>
 80026e6:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d107      	bne.n	80026fe <xTaskDelayUntil+0xf2>
        {
            portYIELD_WITHIN_API();
 80026ee:	4b08      	ldr	r3, [pc, #32]	@ (8002710 <xTaskDelayUntil+0x104>)
 80026f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	f3bf 8f4f 	dsb	sy
 80026fa:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80026fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8002700:	4618      	mov	r0, r3
 8002702:	3728      	adds	r7, #40	@ 0x28
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000180 	.word	0x20000180
 800270c:	2000015c 	.word	0x2000015c
 8002710:	e000ed04 	.word	0xe000ed04

08002714 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800271a:	4b24      	ldr	r3, [pc, #144]	@ (80027ac <vTaskStartScheduler+0x98>)
 800271c:	9301      	str	r3, [sp, #4]
 800271e:	2300      	movs	r3, #0
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	2300      	movs	r3, #0
 8002724:	2282      	movs	r2, #130	@ 0x82
 8002726:	4922      	ldr	r1, [pc, #136]	@ (80027b0 <vTaskStartScheduler+0x9c>)
 8002728:	4822      	ldr	r0, [pc, #136]	@ (80027b4 <vTaskStartScheduler+0xa0>)
 800272a:	f7ff fe0b 	bl	8002344 <xTaskCreate>
 800272e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d124      	bne.n	8002780 <vTaskStartScheduler+0x6c>
        __asm volatile
 8002736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800273a:	f383 8811 	msr	BASEPRI, r3
 800273e:	f3bf 8f6f 	isb	sy
 8002742:	f3bf 8f4f 	dsb	sy
 8002746:	60bb      	str	r3, [r7, #8]
    }
 8002748:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800274a:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <vTaskStartScheduler+0xa4>)
 800274c:	f04f 32ff 	mov.w	r2, #4294967295
 8002750:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002752:	4b1a      	ldr	r3, [pc, #104]	@ (80027bc <vTaskStartScheduler+0xa8>)
 8002754:	2201      	movs	r2, #1
 8002756:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002758:	4b19      	ldr	r3, [pc, #100]	@ (80027c0 <vTaskStartScheduler+0xac>)
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800275e:	4b19      	ldr	r3, [pc, #100]	@ (80027c4 <vTaskStartScheduler+0xb0>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	4b12      	ldr	r3, [pc, #72]	@ (80027ac <vTaskStartScheduler+0x98>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d102      	bne.n	8002770 <vTaskStartScheduler+0x5c>
 800276a:	f003 f8a7 	bl	80058bc <SEGGER_SYSVIEW_OnIdle>
 800276e:	e004      	b.n	800277a <vTaskStartScheduler+0x66>
 8002770:	4b14      	ldr	r3, [pc, #80]	@ (80027c4 <vTaskStartScheduler+0xb0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f003 f8ff 	bl	8005978 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800277a:	f000 fbdb 	bl	8002f34 <xPortStartScheduler>
 800277e:	e00f      	b.n	80027a0 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002786:	d10b      	bne.n	80027a0 <vTaskStartScheduler+0x8c>
        __asm volatile
 8002788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800278c:	f383 8811 	msr	BASEPRI, r3
 8002790:	f3bf 8f6f 	isb	sy
 8002794:	f3bf 8f4f 	dsb	sy
 8002798:	607b      	str	r3, [r7, #4]
    }
 800279a:	bf00      	nop
 800279c:	bf00      	nop
 800279e:	e7fd      	b.n	800279c <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80027a0:	4b09      	ldr	r3, [pc, #36]	@ (80027c8 <vTaskStartScheduler+0xb4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
}
 80027a4:	bf00      	nop
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000017c 	.word	0x2000017c
 80027b0:	08005f4c 	.word	0x08005f4c
 80027b4:	08002bc1 	.word	0x08002bc1
 80027b8:	20000178 	.word	0x20000178
 80027bc:	20000164 	.word	0x20000164
 80027c0:	2000015c 	.word	0x2000015c
 80027c4:	20000080 	.word	0x20000080
 80027c8:	08006038 	.word	0x08006038

080027cc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80027d0:	4b04      	ldr	r3, [pc, #16]	@ (80027e4 <vTaskSuspendAll+0x18>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	3301      	adds	r3, #1
 80027d6:	4a03      	ldr	r2, [pc, #12]	@ (80027e4 <vTaskSuspendAll+0x18>)
 80027d8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80027da:	bf00      	nop
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	20000180 	.word	0x20000180

080027e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80027f2:	2300      	movs	r3, #0
 80027f4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80027f6:	4b44      	ldr	r3, [pc, #272]	@ (8002908 <xTaskResumeAll+0x120>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10b      	bne.n	8002816 <xTaskResumeAll+0x2e>
        __asm volatile
 80027fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	603b      	str	r3, [r7, #0]
    }
 8002810:	bf00      	nop
 8002812:	bf00      	nop
 8002814:	e7fd      	b.n	8002812 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002816:	f000 fcb1 	bl	800317c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800281a:	4b3b      	ldr	r3, [pc, #236]	@ (8002908 <xTaskResumeAll+0x120>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3b01      	subs	r3, #1
 8002820:	4a39      	ldr	r2, [pc, #228]	@ (8002908 <xTaskResumeAll+0x120>)
 8002822:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002824:	4b38      	ldr	r3, [pc, #224]	@ (8002908 <xTaskResumeAll+0x120>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d165      	bne.n	80028f8 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800282c:	4b37      	ldr	r3, [pc, #220]	@ (800290c <xTaskResumeAll+0x124>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d061      	beq.n	80028f8 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002834:	e032      	b.n	800289c <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002836:	4b36      	ldr	r3, [pc, #216]	@ (8002910 <xTaskResumeAll+0x128>)
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	3318      	adds	r3, #24
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff fd54 	bl	80022f0 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	3304      	adds	r3, #4
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff fd4f 	bl	80022f0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4618      	mov	r0, r3
 8002856:	f003 f8d1 	bl	80059fc <SEGGER_SYSVIEW_OnTaskStartReady>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285e:	2201      	movs	r2, #1
 8002860:	409a      	lsls	r2, r3
 8002862:	4b2c      	ldr	r3, [pc, #176]	@ (8002914 <xTaskResumeAll+0x12c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4313      	orrs	r3, r2
 8002868:	4a2a      	ldr	r2, [pc, #168]	@ (8002914 <xTaskResumeAll+0x12c>)
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4a27      	ldr	r2, [pc, #156]	@ (8002918 <xTaskResumeAll+0x130>)
 800287a:	441a      	add	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	3304      	adds	r3, #4
 8002880:	4619      	mov	r1, r3
 8002882:	4610      	mov	r0, r2
 8002884:	f7ff fcd7 	bl	8002236 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800288c:	4b23      	ldr	r3, [pc, #140]	@ (800291c <xTaskResumeAll+0x134>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002892:	429a      	cmp	r2, r3
 8002894:	d302      	bcc.n	800289c <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 8002896:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <xTaskResumeAll+0x138>)
 8002898:	2201      	movs	r2, #1
 800289a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800289c:	4b1c      	ldr	r3, [pc, #112]	@ (8002910 <xTaskResumeAll+0x128>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1c8      	bne.n	8002836 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80028aa:	f000 fa21 	bl	8002cf0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80028ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002924 <xTaskResumeAll+0x13c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d010      	beq.n	80028dc <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80028ba:	f000 f859 	bl	8002970 <xTaskIncrementTick>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d002      	beq.n	80028ca <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 80028c4:	4b16      	ldr	r3, [pc, #88]	@ (8002920 <xTaskResumeAll+0x138>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f1      	bne.n	80028ba <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <xTaskResumeAll+0x13c>)
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80028dc:	4b10      	ldr	r3, [pc, #64]	@ (8002920 <xTaskResumeAll+0x138>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d009      	beq.n	80028f8 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80028e4:	2301      	movs	r3, #1
 80028e6:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <xTaskResumeAll+0x140>)
 80028ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	f3bf 8f4f 	dsb	sy
 80028f4:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80028f8:	f000 fc72 	bl	80031e0 <vPortExitCritical>

    return xAlreadyYielded;
 80028fc:	68bb      	ldr	r3, [r7, #8]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000180 	.word	0x20000180
 800290c:	20000158 	.word	0x20000158
 8002910:	20000118 	.word	0x20000118
 8002914:	20000160 	.word	0x20000160
 8002918:	20000084 	.word	0x20000084
 800291c:	20000080 	.word	0x20000080
 8002920:	2000016c 	.word	0x2000016c
 8002924:	20000168 	.word	0x20000168
 8002928:	e000ed04 	.word	0xe000ed04

0800292c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002932:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <xTaskGetTickCount+0x1c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002938:	687b      	ldr	r3, [r7, #4]
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	2000015c 	.word	0x2000015c

0800294c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002952:	f000 fd03 	bl	800335c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002956:	2300      	movs	r3, #0
 8002958:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800295a:	4b04      	ldr	r3, [pc, #16]	@ (800296c <xTaskGetTickCountFromISR+0x20>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002960:	683b      	ldr	r3, [r7, #0]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	2000015c 	.word	0x2000015c

08002970 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800297a:	4b51      	ldr	r3, [pc, #324]	@ (8002ac0 <xTaskIncrementTick+0x150>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	f040 8093 	bne.w	8002aaa <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002984:	4b4f      	ldr	r3, [pc, #316]	@ (8002ac4 <xTaskIncrementTick+0x154>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	3301      	adds	r3, #1
 800298a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800298c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ac4 <xTaskIncrementTick+0x154>)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d121      	bne.n	80029dc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002998:	4b4b      	ldr	r3, [pc, #300]	@ (8002ac8 <xTaskIncrementTick+0x158>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00b      	beq.n	80029ba <xTaskIncrementTick+0x4a>
        __asm volatile
 80029a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a6:	f383 8811 	msr	BASEPRI, r3
 80029aa:	f3bf 8f6f 	isb	sy
 80029ae:	f3bf 8f4f 	dsb	sy
 80029b2:	603b      	str	r3, [r7, #0]
    }
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	e7fd      	b.n	80029b6 <xTaskIncrementTick+0x46>
 80029ba:	4b43      	ldr	r3, [pc, #268]	@ (8002ac8 <xTaskIncrementTick+0x158>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	4b42      	ldr	r3, [pc, #264]	@ (8002acc <xTaskIncrementTick+0x15c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a40      	ldr	r2, [pc, #256]	@ (8002ac8 <xTaskIncrementTick+0x158>)
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	4a40      	ldr	r2, [pc, #256]	@ (8002acc <xTaskIncrementTick+0x15c>)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6013      	str	r3, [r2, #0]
 80029ce:	4b40      	ldr	r3, [pc, #256]	@ (8002ad0 <xTaskIncrementTick+0x160>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	3301      	adds	r3, #1
 80029d4:	4a3e      	ldr	r2, [pc, #248]	@ (8002ad0 <xTaskIncrementTick+0x160>)
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	f000 f98a 	bl	8002cf0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80029dc:	4b3d      	ldr	r3, [pc, #244]	@ (8002ad4 <xTaskIncrementTick+0x164>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d34c      	bcc.n	8002a80 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029e6:	4b38      	ldr	r3, [pc, #224]	@ (8002ac8 <xTaskIncrementTick+0x158>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d104      	bne.n	80029fa <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029f0:	4b38      	ldr	r3, [pc, #224]	@ (8002ad4 <xTaskIncrementTick+0x164>)
 80029f2:	f04f 32ff 	mov.w	r2, #4294967295
 80029f6:	601a      	str	r2, [r3, #0]
                    break;
 80029f8:	e042      	b.n	8002a80 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029fa:	4b33      	ldr	r3, [pc, #204]	@ (8002ac8 <xTaskIncrementTick+0x158>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d203      	bcs.n	8002a1a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002a12:	4a30      	ldr	r2, [pc, #192]	@ (8002ad4 <xTaskIncrementTick+0x164>)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002a18:	e032      	b.n	8002a80 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff fc66 	bl	80022f0 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d004      	beq.n	8002a36 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	3318      	adds	r3, #24
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fc5d 	bl	80022f0 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f002 ffdf 	bl	80059fc <SEGGER_SYSVIEW_OnTaskStartReady>
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a42:	2201      	movs	r2, #1
 8002a44:	409a      	lsls	r2, r3
 8002a46:	4b24      	ldr	r3, [pc, #144]	@ (8002ad8 <xTaskIncrementTick+0x168>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	4a22      	ldr	r2, [pc, #136]	@ (8002ad8 <xTaskIncrementTick+0x168>)
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a54:	4613      	mov	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4a1f      	ldr	r2, [pc, #124]	@ (8002adc <xTaskIncrementTick+0x16c>)
 8002a5e:	441a      	add	r2, r3
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	3304      	adds	r3, #4
 8002a64:	4619      	mov	r1, r3
 8002a66:	4610      	mov	r0, r2
 8002a68:	f7ff fbe5 	bl	8002236 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae0 <xTaskIncrementTick+0x170>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d3b5      	bcc.n	80029e6 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a7e:	e7b2      	b.n	80029e6 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002a80:	4b17      	ldr	r3, [pc, #92]	@ (8002ae0 <xTaskIncrementTick+0x170>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a86:	4915      	ldr	r1, [pc, #84]	@ (8002adc <xTaskIncrementTick+0x16c>)
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d901      	bls.n	8002a9c <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002a9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <xTaskIncrementTick+0x174>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d007      	beq.n	8002ab4 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	e004      	b.n	8002ab4 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae8 <xTaskIncrementTick+0x178>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ae8 <xTaskIncrementTick+0x178>)
 8002ab2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002ab4:	697b      	ldr	r3, [r7, #20]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20000180 	.word	0x20000180
 8002ac4:	2000015c 	.word	0x2000015c
 8002ac8:	20000110 	.word	0x20000110
 8002acc:	20000114 	.word	0x20000114
 8002ad0:	20000170 	.word	0x20000170
 8002ad4:	20000178 	.word	0x20000178
 8002ad8:	20000160 	.word	0x20000160
 8002adc:	20000084 	.word	0x20000084
 8002ae0:	20000080 	.word	0x20000080
 8002ae4:	2000016c 	.word	0x2000016c
 8002ae8:	20000168 	.word	0x20000168

08002aec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002af2:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba8 <vTaskSwitchContext+0xbc>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002afa:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <vTaskSwitchContext+0xc0>)
 8002afc:	2201      	movs	r2, #1
 8002afe:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002b00:	e04e      	b.n	8002ba0 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8002b02:	4b2a      	ldr	r3, [pc, #168]	@ (8002bac <vTaskSwitchContext+0xc0>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b08:	4b29      	ldr	r3, [pc, #164]	@ (8002bb0 <vTaskSwitchContext+0xc4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	fab3 f383 	clz	r3, r3
 8002b14:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002b16:	7afb      	ldrb	r3, [r7, #11]
 8002b18:	f1c3 031f 	rsb	r3, r3, #31
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	4925      	ldr	r1, [pc, #148]	@ (8002bb4 <vTaskSwitchContext+0xc8>)
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10b      	bne.n	8002b4a <vTaskSwitchContext+0x5e>
        __asm volatile
 8002b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b36:	f383 8811 	msr	BASEPRI, r3
 8002b3a:	f3bf 8f6f 	isb	sy
 8002b3e:	f3bf 8f4f 	dsb	sy
 8002b42:	607b      	str	r3, [r7, #4]
    }
 8002b44:	bf00      	nop
 8002b46:	bf00      	nop
 8002b48:	e7fd      	b.n	8002b46 <vTaskSwitchContext+0x5a>
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4a17      	ldr	r2, [pc, #92]	@ (8002bb4 <vTaskSwitchContext+0xc8>)
 8002b56:	4413      	add	r3, r2
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	605a      	str	r2, [r3, #4]
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	3308      	adds	r3, #8
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d104      	bne.n	8002b7a <vTaskSwitchContext+0x8e>
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb8 <vTaskSwitchContext+0xcc>)
 8002b82:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002b84:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb8 <vTaskSwitchContext+0xcc>)
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	4b0c      	ldr	r3, [pc, #48]	@ (8002bbc <vTaskSwitchContext+0xd0>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d102      	bne.n	8002b96 <vTaskSwitchContext+0xaa>
 8002b90:	f002 fe94 	bl	80058bc <SEGGER_SYSVIEW_OnIdle>
}
 8002b94:	e004      	b.n	8002ba0 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8002b96:	4b08      	ldr	r3, [pc, #32]	@ (8002bb8 <vTaskSwitchContext+0xcc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f002 feec 	bl	8005978 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002ba0:	bf00      	nop
 8002ba2:	3718      	adds	r7, #24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000180 	.word	0x20000180
 8002bac:	2000016c 	.word	0x2000016c
 8002bb0:	20000160 	.word	0x20000160
 8002bb4:	20000084 	.word	0x20000084
 8002bb8:	20000080 	.word	0x20000080
 8002bbc:	2000017c 	.word	0x2000017c

08002bc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002bc8:	f000 f854 	bl	8002c74 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002bcc:	4b07      	ldr	r3, [pc, #28]	@ (8002bec <prvIdleTask+0x2c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d907      	bls.n	8002be4 <prvIdleTask+0x24>
                {
                    taskYIELD();
 8002bd4:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <prvIdleTask+0x30>)
 8002bd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	f3bf 8f4f 	dsb	sy
 8002be0:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 8002be4:	f7fd ff14 	bl	8000a10 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8002be8:	e7ee      	b.n	8002bc8 <prvIdleTask+0x8>
 8002bea:	bf00      	nop
 8002bec:	20000084 	.word	0x20000084
 8002bf0:	e000ed04 	.word	0xe000ed04

08002bf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	607b      	str	r3, [r7, #4]
 8002bfe:	e00c      	b.n	8002c1a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4a12      	ldr	r2, [pc, #72]	@ (8002c54 <prvInitialiseTaskLists+0x60>)
 8002c0c:	4413      	add	r3, r2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fae4 	bl	80021dc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3301      	adds	r3, #1
 8002c18:	607b      	str	r3, [r7, #4]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d9ef      	bls.n	8002c00 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002c20:	480d      	ldr	r0, [pc, #52]	@ (8002c58 <prvInitialiseTaskLists+0x64>)
 8002c22:	f7ff fadb 	bl	80021dc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002c26:	480d      	ldr	r0, [pc, #52]	@ (8002c5c <prvInitialiseTaskLists+0x68>)
 8002c28:	f7ff fad8 	bl	80021dc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002c2c:	480c      	ldr	r0, [pc, #48]	@ (8002c60 <prvInitialiseTaskLists+0x6c>)
 8002c2e:	f7ff fad5 	bl	80021dc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002c32:	480c      	ldr	r0, [pc, #48]	@ (8002c64 <prvInitialiseTaskLists+0x70>)
 8002c34:	f7ff fad2 	bl	80021dc <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002c38:	480b      	ldr	r0, [pc, #44]	@ (8002c68 <prvInitialiseTaskLists+0x74>)
 8002c3a:	f7ff facf 	bl	80021dc <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c6c <prvInitialiseTaskLists+0x78>)
 8002c40:	4a05      	ldr	r2, [pc, #20]	@ (8002c58 <prvInitialiseTaskLists+0x64>)
 8002c42:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002c44:	4b0a      	ldr	r3, [pc, #40]	@ (8002c70 <prvInitialiseTaskLists+0x7c>)
 8002c46:	4a05      	ldr	r2, [pc, #20]	@ (8002c5c <prvInitialiseTaskLists+0x68>)
 8002c48:	601a      	str	r2, [r3, #0]
}
 8002c4a:	bf00      	nop
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000084 	.word	0x20000084
 8002c58:	200000e8 	.word	0x200000e8
 8002c5c:	200000fc 	.word	0x200000fc
 8002c60:	20000118 	.word	0x20000118
 8002c64:	2000012c 	.word	0x2000012c
 8002c68:	20000144 	.word	0x20000144
 8002c6c:	20000110 	.word	0x20000110
 8002c70:	20000114 	.word	0x20000114

08002c74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c7a:	e019      	b.n	8002cb0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002c7c:	f000 fa7e 	bl	800317c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c80:	4b10      	ldr	r3, [pc, #64]	@ (8002cc4 <prvCheckTasksWaitingTermination+0x50>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3304      	adds	r3, #4
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fb2f 	bl	80022f0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002c92:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc8 <prvCheckTasksWaitingTermination+0x54>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	4a0b      	ldr	r2, [pc, #44]	@ (8002cc8 <prvCheckTasksWaitingTermination+0x54>)
 8002c9a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <prvCheckTasksWaitingTermination+0x58>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ccc <prvCheckTasksWaitingTermination+0x58>)
 8002ca4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002ca6:	f000 fa9b 	bl	80031e0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f810 	bl	8002cd0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002cb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ccc <prvCheckTasksWaitingTermination+0x58>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1e1      	bne.n	8002c7c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002cb8:	bf00      	nop
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000012c 	.word	0x2000012c
 8002cc8:	20000158 	.word	0x20000158
 8002ccc:	20000140 	.word	0x20000140

08002cd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f000 fc61 	bl	80035a4 <vPortFree>
                vPortFree( pxTCB );
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 fc5e 	bl	80035a4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002ce8:	bf00      	nop
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d20 <prvResetNextTaskUnblockTime+0x30>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d104      	bne.n	8002d08 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002cfe:	4b09      	ldr	r3, [pc, #36]	@ (8002d24 <prvResetNextTaskUnblockTime+0x34>)
 8002d00:	f04f 32ff 	mov.w	r2, #4294967295
 8002d04:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002d06:	e005      	b.n	8002d14 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d08:	4b05      	ldr	r3, [pc, #20]	@ (8002d20 <prvResetNextTaskUnblockTime+0x30>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a04      	ldr	r2, [pc, #16]	@ (8002d24 <prvResetNextTaskUnblockTime+0x34>)
 8002d12:	6013      	str	r3, [r2, #0]
}
 8002d14:	bf00      	nop
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	20000110 	.word	0x20000110
 8002d24:	20000178 	.word	0x20000178

08002d28 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002d32:	4b32      	ldr	r3, [pc, #200]	@ (8002dfc <prvAddCurrentTaskToDelayedList+0xd4>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d38:	4b31      	ldr	r3, [pc, #196]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff fad6 	bl	80022f0 <uxListRemove>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10b      	bne.n	8002d62 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d50:	2201      	movs	r2, #1
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	43da      	mvns	r2, r3
 8002d58:	4b2a      	ldr	r3, [pc, #168]	@ (8002e04 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	4a29      	ldr	r2, [pc, #164]	@ (8002e04 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002d60:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d68:	d110      	bne.n	8002d8c <prvAddCurrentTaskToDelayedList+0x64>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00d      	beq.n	8002d8c <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8002d70:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	211b      	movs	r1, #27
 8002d76:	4618      	mov	r0, r3
 8002d78:	f002 fe82 	bl	8005a80 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d7c:	4b20      	ldr	r3, [pc, #128]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	3304      	adds	r3, #4
 8002d82:	4619      	mov	r1, r3
 8002d84:	4820      	ldr	r0, [pc, #128]	@ (8002e08 <prvAddCurrentTaskToDelayedList+0xe0>)
 8002d86:	f7ff fa56 	bl	8002236 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002d8a:	e032      	b.n	8002df2 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4413      	add	r3, r2
 8002d92:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002d94:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d20f      	bcs.n	8002dc4 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002da4:	4b16      	ldr	r3, [pc, #88]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2104      	movs	r1, #4
 8002daa:	4618      	mov	r0, r3
 8002dac:	f002 fe68 	bl	8005a80 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002db0:	4b16      	ldr	r3, [pc, #88]	@ (8002e0c <prvAddCurrentTaskToDelayedList+0xe4>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4b12      	ldr	r3, [pc, #72]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3304      	adds	r3, #4
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4610      	mov	r0, r2
 8002dbe:	f7ff fa5e 	bl	800227e <vListInsert>
}
 8002dc2:	e016      	b.n	8002df2 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8002dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2104      	movs	r1, #4
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f002 fe58 	bl	8005a80 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e10 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e00 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4610      	mov	r0, r2
 8002dde:	f7ff fa4e 	bl	800227e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002de2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e14 <prvAddCurrentTaskToDelayedList+0xec>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d202      	bcs.n	8002df2 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8002dec:	4a09      	ldr	r2, [pc, #36]	@ (8002e14 <prvAddCurrentTaskToDelayedList+0xec>)
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	6013      	str	r3, [r2, #0]
}
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	2000015c 	.word	0x2000015c
 8002e00:	20000080 	.word	0x20000080
 8002e04:	20000160 	.word	0x20000160
 8002e08:	20000144 	.word	0x20000144
 8002e0c:	20000114 	.word	0x20000114
 8002e10:	20000110 	.word	0x20000110
 8002e14:	20000178 	.word	0x20000178

08002e18 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3b04      	subs	r3, #4
 8002e28:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e30:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	3b04      	subs	r3, #4
 8002e36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	f023 0201 	bic.w	r2, r3, #1
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	3b04      	subs	r3, #4
 8002e46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002e48:	4a0c      	ldr	r2, [pc, #48]	@ (8002e7c <pxPortInitialiseStack+0x64>)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	3b14      	subs	r3, #20
 8002e52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	3b04      	subs	r3, #4
 8002e5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f06f 0202 	mvn.w	r2, #2
 8002e66:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	3b20      	subs	r3, #32
 8002e6c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	08002e81 	.word	0x08002e81

08002e80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002e8a:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <prvTaskExitError+0x58>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e92:	d00b      	beq.n	8002eac <prvTaskExitError+0x2c>
        __asm volatile
 8002e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e98:	f383 8811 	msr	BASEPRI, r3
 8002e9c:	f3bf 8f6f 	isb	sy
 8002ea0:	f3bf 8f4f 	dsb	sy
 8002ea4:	60fb      	str	r3, [r7, #12]
    }
 8002ea6:	bf00      	nop
 8002ea8:	bf00      	nop
 8002eaa:	e7fd      	b.n	8002ea8 <prvTaskExitError+0x28>
        __asm volatile
 8002eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb0:	f383 8811 	msr	BASEPRI, r3
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	60bb      	str	r3, [r7, #8]
    }
 8002ebe:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002ec0:	bf00      	nop
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0fc      	beq.n	8002ec2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002ec8:	bf00      	nop
 8002eca:	bf00      	nop
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	2000000c 	.word	0x2000000c
 8002edc:	00000000 	.word	0x00000000

08002ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002ee0:	4b07      	ldr	r3, [pc, #28]	@ (8002f00 <pxCurrentTCBConst2>)
 8002ee2:	6819      	ldr	r1, [r3, #0]
 8002ee4:	6808      	ldr	r0, [r1, #0]
 8002ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eea:	f380 8809 	msr	PSP, r0
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f04f 0000 	mov.w	r0, #0
 8002ef6:	f380 8811 	msr	BASEPRI, r0
 8002efa:	4770      	bx	lr
 8002efc:	f3af 8000 	nop.w

08002f00 <pxCurrentTCBConst2>:
 8002f00:	20000080 	.word	0x20000080
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop

08002f08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002f08:	4808      	ldr	r0, [pc, #32]	@ (8002f2c <prvPortStartFirstTask+0x24>)
 8002f0a:	6800      	ldr	r0, [r0, #0]
 8002f0c:	6800      	ldr	r0, [r0, #0]
 8002f0e:	f380 8808 	msr	MSP, r0
 8002f12:	f04f 0000 	mov.w	r0, #0
 8002f16:	f380 8814 	msr	CONTROL, r0
 8002f1a:	b662      	cpsie	i
 8002f1c:	b661      	cpsie	f
 8002f1e:	f3bf 8f4f 	dsb	sy
 8002f22:	f3bf 8f6f 	isb	sy
 8002f26:	df00      	svc	0
 8002f28:	bf00      	nop
 8002f2a:	0000      	.short	0x0000
 8002f2c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002f30:	bf00      	nop
 8002f32:	bf00      	nop

08002f34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002f3a:	4b47      	ldr	r3, [pc, #284]	@ (8003058 <xPortStartScheduler+0x124>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a47      	ldr	r2, [pc, #284]	@ (800305c <xPortStartScheduler+0x128>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d10b      	bne.n	8002f5c <xPortStartScheduler+0x28>
        __asm volatile
 8002f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f48:	f383 8811 	msr	BASEPRI, r3
 8002f4c:	f3bf 8f6f 	isb	sy
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	60fb      	str	r3, [r7, #12]
    }
 8002f56:	bf00      	nop
 8002f58:	bf00      	nop
 8002f5a:	e7fd      	b.n	8002f58 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002f5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003058 <xPortStartScheduler+0x124>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a3f      	ldr	r2, [pc, #252]	@ (8003060 <xPortStartScheduler+0x12c>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d10b      	bne.n	8002f7e <xPortStartScheduler+0x4a>
        __asm volatile
 8002f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f6a:	f383 8811 	msr	BASEPRI, r3
 8002f6e:	f3bf 8f6f 	isb	sy
 8002f72:	f3bf 8f4f 	dsb	sy
 8002f76:	613b      	str	r3, [r7, #16]
    }
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	e7fd      	b.n	8002f7a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002f7e:	4b39      	ldr	r3, [pc, #228]	@ (8003064 <xPortStartScheduler+0x130>)
 8002f80:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	22ff      	movs	r2, #255	@ 0xff
 8002f8e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002f98:	78fb      	ldrb	r3, [r7, #3]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	4b31      	ldr	r3, [pc, #196]	@ (8003068 <xPortStartScheduler+0x134>)
 8002fa4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002fa6:	4b31      	ldr	r3, [pc, #196]	@ (800306c <xPortStartScheduler+0x138>)
 8002fa8:	2207      	movs	r2, #7
 8002faa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002fac:	e009      	b.n	8002fc2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002fae:	4b2f      	ldr	r3, [pc, #188]	@ (800306c <xPortStartScheduler+0x138>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800306c <xPortStartScheduler+0x138>)
 8002fb6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002fb8:	78fb      	ldrb	r3, [r7, #3]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002fc2:	78fb      	ldrb	r3, [r7, #3]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fca:	2b80      	cmp	r3, #128	@ 0x80
 8002fcc:	d0ef      	beq.n	8002fae <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002fce:	4b27      	ldr	r3, [pc, #156]	@ (800306c <xPortStartScheduler+0x138>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f1c3 0307 	rsb	r3, r3, #7
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d00b      	beq.n	8002ff2 <xPortStartScheduler+0xbe>
        __asm volatile
 8002fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fde:	f383 8811 	msr	BASEPRI, r3
 8002fe2:	f3bf 8f6f 	isb	sy
 8002fe6:	f3bf 8f4f 	dsb	sy
 8002fea:	60bb      	str	r3, [r7, #8]
    }
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	e7fd      	b.n	8002fee <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800306c <xPortStartScheduler+0x138>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	021b      	lsls	r3, r3, #8
 8002ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800306c <xPortStartScheduler+0x138>)
 8002ffa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <xPortStartScheduler+0x138>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003004:	4a19      	ldr	r2, [pc, #100]	@ (800306c <xPortStartScheduler+0x138>)
 8003006:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	b2da      	uxtb	r2, r3
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003010:	4b17      	ldr	r3, [pc, #92]	@ (8003070 <xPortStartScheduler+0x13c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a16      	ldr	r2, [pc, #88]	@ (8003070 <xPortStartScheduler+0x13c>)
 8003016:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800301a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800301c:	4b14      	ldr	r3, [pc, #80]	@ (8003070 <xPortStartScheduler+0x13c>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a13      	ldr	r2, [pc, #76]	@ (8003070 <xPortStartScheduler+0x13c>)
 8003022:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003026:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003028:	f000 f968 	bl	80032fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800302c:	4b11      	ldr	r3, [pc, #68]	@ (8003074 <xPortStartScheduler+0x140>)
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003032:	f000 f987 	bl	8003344 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003036:	4b10      	ldr	r3, [pc, #64]	@ (8003078 <xPortStartScheduler+0x144>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a0f      	ldr	r2, [pc, #60]	@ (8003078 <xPortStartScheduler+0x144>)
 800303c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003040:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003042:	f7ff ff61 	bl	8002f08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003046:	f7ff fd51 	bl	8002aec <vTaskSwitchContext>
    prvTaskExitError();
 800304a:	f7ff ff19 	bl	8002e80 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	e000ed00 	.word	0xe000ed00
 800305c:	410fc271 	.word	0x410fc271
 8003060:	410fc270 	.word	0x410fc270
 8003064:	e000e400 	.word	0xe000e400
 8003068:	20000184 	.word	0x20000184
 800306c:	20000188 	.word	0x20000188
 8003070:	e000ed20 	.word	0xe000ed20
 8003074:	2000000c 	.word	0x2000000c
 8003078:	e000ef34 	.word	0xe000ef34

0800307c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 800307c:	b480      	push	{r7}
 800307e:	b087      	sub	sp, #28
 8003080:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003082:	4b38      	ldr	r3, [pc, #224]	@ (8003164 <vInitPrioGroupValue+0xe8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a38      	ldr	r2, [pc, #224]	@ (8003168 <vInitPrioGroupValue+0xec>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d10b      	bne.n	80030a4 <vInitPrioGroupValue+0x28>
        __asm volatile
 800308c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003090:	f383 8811 	msr	BASEPRI, r3
 8003094:	f3bf 8f6f 	isb	sy
 8003098:	f3bf 8f4f 	dsb	sy
 800309c:	60fb      	str	r3, [r7, #12]
    }
 800309e:	bf00      	nop
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80030a4:	4b2f      	ldr	r3, [pc, #188]	@ (8003164 <vInitPrioGroupValue+0xe8>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a30      	ldr	r2, [pc, #192]	@ (800316c <vInitPrioGroupValue+0xf0>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10b      	bne.n	80030c6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 80030ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b2:	f383 8811 	msr	BASEPRI, r3
 80030b6:	f3bf 8f6f 	isb	sy
 80030ba:	f3bf 8f4f 	dsb	sy
 80030be:	613b      	str	r3, [r7, #16]
    }
 80030c0:	bf00      	nop
 80030c2:	bf00      	nop
 80030c4:	e7fd      	b.n	80030c2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80030c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003170 <vInitPrioGroupValue+0xf4>)
 80030c8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	22ff      	movs	r2, #255	@ 0xff
 80030d6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	4b22      	ldr	r3, [pc, #136]	@ (8003174 <vInitPrioGroupValue+0xf8>)
 80030ec:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80030ee:	4b22      	ldr	r3, [pc, #136]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 80030f0:	2207      	movs	r2, #7
 80030f2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030f4:	e009      	b.n	800310a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80030f6:	4b20      	ldr	r3, [pc, #128]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 80030fe:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	b2db      	uxtb	r3, r3
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	b2db      	uxtb	r3, r3
 8003108:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800310a:	78fb      	ldrb	r3, [r7, #3]
 800310c:	b2db      	uxtb	r3, r3
 800310e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003112:	2b80      	cmp	r3, #128	@ 0x80
 8003114:	d0ef      	beq.n	80030f6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003116:	4b18      	ldr	r3, [pc, #96]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f1c3 0307 	rsb	r3, r3, #7
 800311e:	2b04      	cmp	r3, #4
 8003120:	d00b      	beq.n	800313a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8003122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003126:	f383 8811 	msr	BASEPRI, r3
 800312a:	f3bf 8f6f 	isb	sy
 800312e:	f3bf 8f4f 	dsb	sy
 8003132:	60bb      	str	r3, [r7, #8]
    }
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	e7fd      	b.n	8003136 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800313a:	4b0f      	ldr	r3, [pc, #60]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	021b      	lsls	r3, r3, #8
 8003140:	4a0d      	ldr	r2, [pc, #52]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 8003142:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800314c:	4a0a      	ldr	r2, [pc, #40]	@ (8003178 <vInitPrioGroupValue+0xfc>)
 800314e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	b2da      	uxtb	r2, r3
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003158:	bf00      	nop
 800315a:	371c      	adds	r7, #28
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	e000ed00 	.word	0xe000ed00
 8003168:	410fc271 	.word	0x410fc271
 800316c:	410fc270 	.word	0x410fc270
 8003170:	e000e400 	.word	0xe000e400
 8003174:	20000184 	.word	0x20000184
 8003178:	20000188 	.word	0x20000188

0800317c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
        __asm volatile
 8003182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003186:	f383 8811 	msr	BASEPRI, r3
 800318a:	f3bf 8f6f 	isb	sy
 800318e:	f3bf 8f4f 	dsb	sy
 8003192:	607b      	str	r3, [r7, #4]
    }
 8003194:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003196:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <vPortEnterCritical+0x5c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3301      	adds	r3, #1
 800319c:	4a0e      	ldr	r2, [pc, #56]	@ (80031d8 <vPortEnterCritical+0x5c>)
 800319e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80031a0:	4b0d      	ldr	r3, [pc, #52]	@ (80031d8 <vPortEnterCritical+0x5c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d110      	bne.n	80031ca <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80031a8:	4b0c      	ldr	r3, [pc, #48]	@ (80031dc <vPortEnterCritical+0x60>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00b      	beq.n	80031ca <vPortEnterCritical+0x4e>
        __asm volatile
 80031b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	603b      	str	r3, [r7, #0]
    }
 80031c4:	bf00      	nop
 80031c6:	bf00      	nop
 80031c8:	e7fd      	b.n	80031c6 <vPortEnterCritical+0x4a>
    }
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	2000000c 	.word	0x2000000c
 80031dc:	e000ed04 	.word	0xe000ed04

080031e0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80031e6:	4b12      	ldr	r3, [pc, #72]	@ (8003230 <vPortExitCritical+0x50>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <vPortExitCritical+0x26>
        __asm volatile
 80031ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f2:	f383 8811 	msr	BASEPRI, r3
 80031f6:	f3bf 8f6f 	isb	sy
 80031fa:	f3bf 8f4f 	dsb	sy
 80031fe:	607b      	str	r3, [r7, #4]
    }
 8003200:	bf00      	nop
 8003202:	bf00      	nop
 8003204:	e7fd      	b.n	8003202 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003206:	4b0a      	ldr	r3, [pc, #40]	@ (8003230 <vPortExitCritical+0x50>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	3b01      	subs	r3, #1
 800320c:	4a08      	ldr	r2, [pc, #32]	@ (8003230 <vPortExitCritical+0x50>)
 800320e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003210:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <vPortExitCritical+0x50>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d105      	bne.n	8003224 <vPortExitCritical+0x44>
 8003218:	2300      	movs	r3, #0
 800321a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003222:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	2000000c 	.word	0x2000000c
	...

08003240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003240:	f3ef 8009 	mrs	r0, PSP
 8003244:	f3bf 8f6f 	isb	sy
 8003248:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <pxCurrentTCBConst>)
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	f01e 0f10 	tst.w	lr, #16
 8003250:	bf08      	it	eq
 8003252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800325a:	6010      	str	r0, [r2, #0]
 800325c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003260:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003264:	f380 8811 	msr	BASEPRI, r0
 8003268:	f3bf 8f4f 	dsb	sy
 800326c:	f3bf 8f6f 	isb	sy
 8003270:	f7ff fc3c 	bl	8002aec <vTaskSwitchContext>
 8003274:	f04f 0000 	mov.w	r0, #0
 8003278:	f380 8811 	msr	BASEPRI, r0
 800327c:	bc09      	pop	{r0, r3}
 800327e:	6819      	ldr	r1, [r3, #0]
 8003280:	6808      	ldr	r0, [r1, #0]
 8003282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003286:	f01e 0f10 	tst.w	lr, #16
 800328a:	bf08      	it	eq
 800328c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003290:	f380 8809 	msr	PSP, r0
 8003294:	f3bf 8f6f 	isb	sy
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	f3af 8000 	nop.w

080032a0 <pxCurrentTCBConst>:
 80032a0:	20000080 	.word	0x20000080
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80032a4:	bf00      	nop
 80032a6:	bf00      	nop

080032a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
        __asm volatile
 80032ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b2:	f383 8811 	msr	BASEPRI, r3
 80032b6:	f3bf 8f6f 	isb	sy
 80032ba:	f3bf 8f4f 	dsb	sy
 80032be:	607b      	str	r3, [r7, #4]
    }
 80032c0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80032c2:	f002 fa81 	bl	80057c8 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80032c6:	f7ff fb53 	bl	8002970 <xTaskIncrementTick>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d006      	beq.n	80032de <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80032d0:	f002 fad8 	bl	8005884 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80032d4:	4b08      	ldr	r3, [pc, #32]	@ (80032f8 <SysTick_Handler+0x50>)
 80032d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	e001      	b.n	80032e2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80032de:	f002 fab5 	bl	800584c <SEGGER_SYSVIEW_RecordExitISR>
 80032e2:	2300      	movs	r3, #0
 80032e4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	f383 8811 	msr	BASEPRI, r3
    }
 80032ec:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80032ee:	bf00      	nop
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	e000ed04 	.word	0xe000ed04

080032fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003300:	4b0b      	ldr	r3, [pc, #44]	@ (8003330 <vPortSetupTimerInterrupt+0x34>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003306:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <vPortSetupTimerInterrupt+0x38>)
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800330c:	4b0a      	ldr	r3, [pc, #40]	@ (8003338 <vPortSetupTimerInterrupt+0x3c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a0a      	ldr	r2, [pc, #40]	@ (800333c <vPortSetupTimerInterrupt+0x40>)
 8003312:	fba2 2303 	umull	r2, r3, r2, r3
 8003316:	099b      	lsrs	r3, r3, #6
 8003318:	4a09      	ldr	r2, [pc, #36]	@ (8003340 <vPortSetupTimerInterrupt+0x44>)
 800331a:	3b01      	subs	r3, #1
 800331c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800331e:	4b04      	ldr	r3, [pc, #16]	@ (8003330 <vPortSetupTimerInterrupt+0x34>)
 8003320:	2207      	movs	r2, #7
 8003322:	601a      	str	r2, [r3, #0]
}
 8003324:	bf00      	nop
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	e000e010 	.word	0xe000e010
 8003334:	e000e018 	.word	0xe000e018
 8003338:	20000000 	.word	0x20000000
 800333c:	10624dd3 	.word	0x10624dd3
 8003340:	e000e014 	.word	0xe000e014

08003344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003344:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003354 <vPortEnableVFP+0x10>
 8003348:	6801      	ldr	r1, [r0, #0]
 800334a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800334e:	6001      	str	r1, [r0, #0]
 8003350:	4770      	bx	lr
 8003352:	0000      	.short	0x0000
 8003354:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003358:	bf00      	nop
 800335a:	bf00      	nop

0800335c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003362:	f3ef 8305 	mrs	r3, IPSR
 8003366:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b0f      	cmp	r3, #15
 800336c:	d915      	bls.n	800339a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800336e:	4a18      	ldr	r2, [pc, #96]	@ (80033d0 <vPortValidateInterruptPriority+0x74>)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4413      	add	r3, r2
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003378:	4b16      	ldr	r3, [pc, #88]	@ (80033d4 <vPortValidateInterruptPriority+0x78>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	7afa      	ldrb	r2, [r7, #11]
 800337e:	429a      	cmp	r2, r3
 8003380:	d20b      	bcs.n	800339a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8003382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003386:	f383 8811 	msr	BASEPRI, r3
 800338a:	f3bf 8f6f 	isb	sy
 800338e:	f3bf 8f4f 	dsb	sy
 8003392:	607b      	str	r3, [r7, #4]
    }
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	e7fd      	b.n	8003396 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800339a:	4b0f      	ldr	r3, [pc, #60]	@ (80033d8 <vPortValidateInterruptPriority+0x7c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80033a2:	4b0e      	ldr	r3, [pc, #56]	@ (80033dc <vPortValidateInterruptPriority+0x80>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d90b      	bls.n	80033c2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80033aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ae:	f383 8811 	msr	BASEPRI, r3
 80033b2:	f3bf 8f6f 	isb	sy
 80033b6:	f3bf 8f4f 	dsb	sy
 80033ba:	603b      	str	r3, [r7, #0]
    }
 80033bc:	bf00      	nop
 80033be:	bf00      	nop
 80033c0:	e7fd      	b.n	80033be <vPortValidateInterruptPriority+0x62>
    }
 80033c2:	bf00      	nop
 80033c4:	3714      	adds	r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	e000e3f0 	.word	0xe000e3f0
 80033d4:	20000184 	.word	0x20000184
 80033d8:	e000ed0c 	.word	0xe000ed0c
 80033dc:	20000188 	.word	0x20000188

080033e0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08a      	sub	sp, #40	@ 0x28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80033ec:	f7ff f9ee 	bl	80027cc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80033f0:	4b66      	ldr	r3, [pc, #408]	@ (800358c <pvPortMalloc+0x1ac>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80033f8:	f000 f938 	bl	800366c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80033fc:	4b64      	ldr	r3, [pc, #400]	@ (8003590 <pvPortMalloc+0x1b0>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	f040 80a9 	bne.w	800355c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d02e      	beq.n	800346e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003410:	2208      	movs	r2, #8
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	429a      	cmp	r2, r3
 800341a:	d228      	bcs.n	800346e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800341c:	2208      	movs	r2, #8
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4413      	add	r3, r2
 8003422:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	2b00      	cmp	r3, #0
 800342c:	d022      	beq.n	8003474 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f023 0307 	bic.w	r3, r3, #7
 8003434:	3308      	adds	r3, #8
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	429a      	cmp	r2, r3
 800343a:	d215      	bcs.n	8003468 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f023 0307 	bic.w	r3, r3, #7
 8003442:	3308      	adds	r3, #8
 8003444:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f003 0307 	and.w	r3, r3, #7
 800344c:	2b00      	cmp	r3, #0
 800344e:	d011      	beq.n	8003474 <pvPortMalloc+0x94>
        __asm volatile
 8003450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003454:	f383 8811 	msr	BASEPRI, r3
 8003458:	f3bf 8f6f 	isb	sy
 800345c:	f3bf 8f4f 	dsb	sy
 8003460:	617b      	str	r3, [r7, #20]
    }
 8003462:	bf00      	nop
 8003464:	bf00      	nop
 8003466:	e7fd      	b.n	8003464 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800346c:	e002      	b.n	8003474 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800346e:	2300      	movs	r3, #0
 8003470:	607b      	str	r3, [r7, #4]
 8003472:	e000      	b.n	8003476 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003474:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d06f      	beq.n	800355c <pvPortMalloc+0x17c>
 800347c:	4b45      	ldr	r3, [pc, #276]	@ (8003594 <pvPortMalloc+0x1b4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	429a      	cmp	r2, r3
 8003484:	d86a      	bhi.n	800355c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003486:	4b44      	ldr	r3, [pc, #272]	@ (8003598 <pvPortMalloc+0x1b8>)
 8003488:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800348a:	4b43      	ldr	r3, [pc, #268]	@ (8003598 <pvPortMalloc+0x1b8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003490:	e004      	b.n	800349c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800349c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d903      	bls.n	80034ae <pvPortMalloc+0xce>
 80034a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f1      	bne.n	8003492 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80034ae:	4b37      	ldr	r3, [pc, #220]	@ (800358c <pvPortMalloc+0x1ac>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d051      	beq.n	800355c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2208      	movs	r2, #8
 80034be:	4413      	add	r3, r2
 80034c0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	1ad2      	subs	r2, r2, r3
 80034d2:	2308      	movs	r3, #8
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d920      	bls.n	800351c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4413      	add	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00b      	beq.n	8003504 <pvPortMalloc+0x124>
        __asm volatile
 80034ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034f0:	f383 8811 	msr	BASEPRI, r3
 80034f4:	f3bf 8f6f 	isb	sy
 80034f8:	f3bf 8f4f 	dsb	sy
 80034fc:	613b      	str	r3, [r7, #16]
    }
 80034fe:	bf00      	nop
 8003500:	bf00      	nop
 8003502:	e7fd      	b.n	8003500 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	1ad2      	subs	r2, r2, r3
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003516:	69b8      	ldr	r0, [r7, #24]
 8003518:	f000 f90a 	bl	8003730 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800351c:	4b1d      	ldr	r3, [pc, #116]	@ (8003594 <pvPortMalloc+0x1b4>)
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	4a1b      	ldr	r2, [pc, #108]	@ (8003594 <pvPortMalloc+0x1b4>)
 8003528:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800352a:	4b1a      	ldr	r3, [pc, #104]	@ (8003594 <pvPortMalloc+0x1b4>)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	4b1b      	ldr	r3, [pc, #108]	@ (800359c <pvPortMalloc+0x1bc>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d203      	bcs.n	800353e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003536:	4b17      	ldr	r3, [pc, #92]	@ (8003594 <pvPortMalloc+0x1b4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a18      	ldr	r2, [pc, #96]	@ (800359c <pvPortMalloc+0x1bc>)
 800353c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	4b13      	ldr	r3, [pc, #76]	@ (8003590 <pvPortMalloc+0x1b0>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	431a      	orrs	r2, r3
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003552:	4b13      	ldr	r3, [pc, #76]	@ (80035a0 <pvPortMalloc+0x1c0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	3301      	adds	r3, #1
 8003558:	4a11      	ldr	r2, [pc, #68]	@ (80035a0 <pvPortMalloc+0x1c0>)
 800355a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800355c:	f7ff f944 	bl	80027e8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00b      	beq.n	8003582 <pvPortMalloc+0x1a2>
        __asm volatile
 800356a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800356e:	f383 8811 	msr	BASEPRI, r3
 8003572:	f3bf 8f6f 	isb	sy
 8003576:	f3bf 8f4f 	dsb	sy
 800357a:	60fb      	str	r3, [r7, #12]
    }
 800357c:	bf00      	nop
 800357e:	bf00      	nop
 8003580:	e7fd      	b.n	800357e <pvPortMalloc+0x19e>
    return pvReturn;
 8003582:	69fb      	ldr	r3, [r7, #28]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3728      	adds	r7, #40	@ 0x28
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20012d94 	.word	0x20012d94
 8003590:	20012da8 	.word	0x20012da8
 8003594:	20012d98 	.word	0x20012d98
 8003598:	20012d8c 	.word	0x20012d8c
 800359c:	20012d9c 	.word	0x20012d9c
 80035a0:	20012da0 	.word	0x20012da0

080035a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d04f      	beq.n	8003656 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80035b6:	2308      	movs	r3, #8
 80035b8:	425b      	negs	r3, r3
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4413      	add	r3, r2
 80035be:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4b25      	ldr	r3, [pc, #148]	@ (8003660 <vPortFree+0xbc>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4013      	ands	r3, r2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10b      	bne.n	80035ea <vPortFree+0x46>
        __asm volatile
 80035d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d6:	f383 8811 	msr	BASEPRI, r3
 80035da:	f3bf 8f6f 	isb	sy
 80035de:	f3bf 8f4f 	dsb	sy
 80035e2:	60fb      	str	r3, [r7, #12]
    }
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	e7fd      	b.n	80035e6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <vPortFree+0x66>
        __asm volatile
 80035f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035f6:	f383 8811 	msr	BASEPRI, r3
 80035fa:	f3bf 8f6f 	isb	sy
 80035fe:	f3bf 8f4f 	dsb	sy
 8003602:	60bb      	str	r3, [r7, #8]
    }
 8003604:	bf00      	nop
 8003606:	bf00      	nop
 8003608:	e7fd      	b.n	8003606 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	4b14      	ldr	r3, [pc, #80]	@ (8003660 <vPortFree+0xbc>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01e      	beq.n	8003656 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d11a      	bne.n	8003656 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	4b0e      	ldr	r3, [pc, #56]	@ (8003660 <vPortFree+0xbc>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	43db      	mvns	r3, r3
 800362a:	401a      	ands	r2, r3
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003630:	f7ff f8cc 	bl	80027cc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <vPortFree+0xc0>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4413      	add	r3, r2
 800363e:	4a09      	ldr	r2, [pc, #36]	@ (8003664 <vPortFree+0xc0>)
 8003640:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003642:	6938      	ldr	r0, [r7, #16]
 8003644:	f000 f874 	bl	8003730 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003648:	4b07      	ldr	r3, [pc, #28]	@ (8003668 <vPortFree+0xc4>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	3301      	adds	r3, #1
 800364e:	4a06      	ldr	r2, [pc, #24]	@ (8003668 <vPortFree+0xc4>)
 8003650:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003652:	f7ff f8c9 	bl	80027e8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	20012da8 	.word	0x20012da8
 8003664:	20012d98 	.word	0x20012d98
 8003668:	20012da4 	.word	0x20012da4

0800366c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003672:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003676:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003678:	4b27      	ldr	r3, [pc, #156]	@ (8003718 <prvHeapInit+0xac>)
 800367a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00c      	beq.n	80036a0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	3307      	adds	r3, #7
 800368a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f023 0307 	bic.w	r3, r3, #7
 8003692:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	4a1f      	ldr	r2, [pc, #124]	@ (8003718 <prvHeapInit+0xac>)
 800369c:	4413      	add	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80036a4:	4a1d      	ldr	r2, [pc, #116]	@ (800371c <prvHeapInit+0xb0>)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80036aa:	4b1c      	ldr	r3, [pc, #112]	@ (800371c <prvHeapInit+0xb0>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	4413      	add	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80036b8:	2208      	movs	r2, #8
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f023 0307 	bic.w	r3, r3, #7
 80036c6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4a15      	ldr	r2, [pc, #84]	@ (8003720 <prvHeapInit+0xb4>)
 80036cc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80036ce:	4b14      	ldr	r3, [pc, #80]	@ (8003720 <prvHeapInit+0xb4>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2200      	movs	r2, #0
 80036d4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80036d6:	4b12      	ldr	r3, [pc, #72]	@ (8003720 <prvHeapInit+0xb4>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2200      	movs	r2, #0
 80036dc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	1ad2      	subs	r2, r2, r3
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80036ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003720 <prvHeapInit+0xb4>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003724 <prvHeapInit+0xb8>)
 80036fa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	4a09      	ldr	r2, [pc, #36]	@ (8003728 <prvHeapInit+0xbc>)
 8003702:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003704:	4b09      	ldr	r3, [pc, #36]	@ (800372c <prvHeapInit+0xc0>)
 8003706:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800370a:	601a      	str	r2, [r3, #0]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	2000018c 	.word	0x2000018c
 800371c:	20012d8c 	.word	0x20012d8c
 8003720:	20012d94 	.word	0x20012d94
 8003724:	20012d9c 	.word	0x20012d9c
 8003728:	20012d98 	.word	0x20012d98
 800372c:	20012da8 	.word	0x20012da8

08003730 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003738:	4b28      	ldr	r3, [pc, #160]	@ (80037dc <prvInsertBlockIntoFreeList+0xac>)
 800373a:	60fb      	str	r3, [r7, #12]
 800373c:	e002      	b.n	8003744 <prvInsertBlockIntoFreeList+0x14>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60fb      	str	r3, [r7, #12]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	429a      	cmp	r2, r3
 800374c:	d8f7      	bhi.n	800373e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	4413      	add	r3, r2
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	429a      	cmp	r2, r3
 800375e:	d108      	bne.n	8003772 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	441a      	add	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	441a      	add	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d118      	bne.n	80037b8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	4b15      	ldr	r3, [pc, #84]	@ (80037e0 <prvInsertBlockIntoFreeList+0xb0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	429a      	cmp	r2, r3
 8003790:	d00d      	beq.n	80037ae <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	441a      	add	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	e008      	b.n	80037c0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80037ae:	4b0c      	ldr	r3, [pc, #48]	@ (80037e0 <prvInsertBlockIntoFreeList+0xb0>)
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	e003      	b.n	80037c0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d002      	beq.n	80037ce <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80037ce:	bf00      	nop
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	20012d8c 	.word	0x20012d8c
 80037e0:	20012d94 	.word	0x20012d94

080037e4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80037e8:	4803      	ldr	r0, [pc, #12]	@ (80037f8 <_cbSendSystemDesc+0x14>)
 80037ea:	f001 ff97 	bl	800571c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80037ee:	4803      	ldr	r0, [pc, #12]	@ (80037fc <_cbSendSystemDesc+0x18>)
 80037f0:	f001 ff94 	bl	800571c <SEGGER_SYSVIEW_SendSysDesc>
}
 80037f4:	bf00      	nop
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	08005f54 	.word	0x08005f54
 80037fc:	08005f98 	.word	0x08005f98

08003800 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003804:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <SEGGER_SYSVIEW_Conf+0x20>)
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	4b05      	ldr	r3, [pc, #20]	@ (8003820 <SEGGER_SYSVIEW_Conf+0x20>)
 800380a:	6819      	ldr	r1, [r3, #0]
 800380c:	4b05      	ldr	r3, [pc, #20]	@ (8003824 <SEGGER_SYSVIEW_Conf+0x24>)
 800380e:	4a06      	ldr	r2, [pc, #24]	@ (8003828 <SEGGER_SYSVIEW_Conf+0x28>)
 8003810:	f001 fc08 	bl	8005024 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003814:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003818:	f001 fc48 	bl	80050ac <SEGGER_SYSVIEW_SetRAMBase>
}
 800381c:	bf00      	nop
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20000000 	.word	0x20000000
 8003824:	080037e5 	.word	0x080037e5
 8003828:	0800603c 	.word	0x0800603c

0800382c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800382c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800382e:	b085      	sub	sp, #20
 8003830:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003832:	2300      	movs	r3, #0
 8003834:	607b      	str	r3, [r7, #4]
 8003836:	e033      	b.n	80038a0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003838:	491e      	ldr	r1, [pc, #120]	@ (80038b4 <_cbSendTaskList+0x88>)
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	6818      	ldr	r0, [r3, #0]
 8003848:	491a      	ldr	r1, [pc, #104]	@ (80038b4 <_cbSendTaskList+0x88>)
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	4613      	mov	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	3304      	adds	r3, #4
 8003858:	6819      	ldr	r1, [r3, #0]
 800385a:	4c16      	ldr	r4, [pc, #88]	@ (80038b4 <_cbSendTaskList+0x88>)
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	4613      	mov	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	4413      	add	r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4423      	add	r3, r4
 8003868:	3308      	adds	r3, #8
 800386a:	681c      	ldr	r4, [r3, #0]
 800386c:	4d11      	ldr	r5, [pc, #68]	@ (80038b4 <_cbSendTaskList+0x88>)
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	442b      	add	r3, r5
 800387a:	330c      	adds	r3, #12
 800387c:	681d      	ldr	r5, [r3, #0]
 800387e:	4e0d      	ldr	r6, [pc, #52]	@ (80038b4 <_cbSendTaskList+0x88>)
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	4613      	mov	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	4433      	add	r3, r6
 800388c:	3310      	adds	r3, #16
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	462b      	mov	r3, r5
 8003894:	4622      	mov	r2, r4
 8003896:	f000 f8bd 	bl	8003a14 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	3301      	adds	r3, #1
 800389e:	607b      	str	r3, [r7, #4]
 80038a0:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <_cbSendTaskList+0x8c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d3c6      	bcc.n	8003838 <_cbSendTaskList+0xc>
  }
}
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038b4:	20012dac 	.word	0x20012dac
 80038b8:	20012e4c 	.word	0x20012e4c

080038bc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80038bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c0:	b082      	sub	sp, #8
 80038c2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80038c4:	f7ff f842 	bl	800294c <xTaskGetTickCountFromISR>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2200      	movs	r2, #0
 80038cc:	469a      	mov	sl, r3
 80038ce:	4693      	mov	fp, r2
 80038d0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80038d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80038d8:	4602      	mov	r2, r0
 80038da:	460b      	mov	r3, r1
 80038dc:	f04f 0a00 	mov.w	sl, #0
 80038e0:	f04f 0b00 	mov.w	fp, #0
 80038e4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80038e8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80038ec:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80038f0:	4652      	mov	r2, sl
 80038f2:	465b      	mov	r3, fp
 80038f4:	1a14      	subs	r4, r2, r0
 80038f6:	eb63 0501 	sbc.w	r5, r3, r1
 80038fa:	f04f 0200 	mov.w	r2, #0
 80038fe:	f04f 0300 	mov.w	r3, #0
 8003902:	00ab      	lsls	r3, r5, #2
 8003904:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003908:	00a2      	lsls	r2, r4, #2
 800390a:	4614      	mov	r4, r2
 800390c:	461d      	mov	r5, r3
 800390e:	eb14 0800 	adds.w	r8, r4, r0
 8003912:	eb45 0901 	adc.w	r9, r5, r1
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800392a:	4690      	mov	r8, r2
 800392c:	4699      	mov	r9, r3
 800392e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003932:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003936:	4610      	mov	r0, r2
 8003938:	4619      	mov	r1, r3
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003944 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af02      	add	r7, sp, #8
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003952:	2205      	movs	r2, #5
 8003954:	492b      	ldr	r1, [pc, #172]	@ (8003a04 <SYSVIEW_AddTask+0xc0>)
 8003956:	68b8      	ldr	r0, [r7, #8]
 8003958:	f002 fa6c 	bl	8005e34 <memcmp>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d04b      	beq.n	80039fa <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003962:	4b29      	ldr	r3, [pc, #164]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b07      	cmp	r3, #7
 8003968:	d903      	bls.n	8003972 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800396a:	4828      	ldr	r0, [pc, #160]	@ (8003a0c <SYSVIEW_AddTask+0xc8>)
 800396c:	f002 f9d8 	bl	8005d20 <SEGGER_SYSVIEW_Warn>
    return;
 8003970:	e044      	b.n	80039fc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003972:	4b25      	ldr	r3, [pc, #148]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	4926      	ldr	r1, [pc, #152]	@ (8003a10 <SYSVIEW_AddTask+0xcc>)
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003986:	4b20      	ldr	r3, [pc, #128]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	4921      	ldr	r1, [pc, #132]	@ (8003a10 <SYSVIEW_AddTask+0xcc>)
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	3304      	adds	r3, #4
 8003998:	68ba      	ldr	r2, [r7, #8]
 800399a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800399c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	491b      	ldr	r1, [pc, #108]	@ (8003a10 <SYSVIEW_AddTask+0xcc>)
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3308      	adds	r3, #8
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80039b2:	4b15      	ldr	r3, [pc, #84]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	4916      	ldr	r1, [pc, #88]	@ (8003a10 <SYSVIEW_AddTask+0xcc>)
 80039b8:	4613      	mov	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	330c      	adds	r3, #12
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80039c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	4910      	ldr	r1, [pc, #64]	@ (8003a10 <SYSVIEW_AddTask+0xcc>)
 80039ce:	4613      	mov	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4413      	add	r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	440b      	add	r3, r1
 80039d8:	3310      	adds	r3, #16
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80039de:	4b0a      	ldr	r3, [pc, #40]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	3301      	adds	r3, #1
 80039e4:	4a08      	ldr	r2, [pc, #32]	@ (8003a08 <SYSVIEW_AddTask+0xc4>)
 80039e6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	68b9      	ldr	r1, [r7, #8]
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 f80e 	bl	8003a14 <SYSVIEW_SendTaskInfo>
 80039f8:	e000      	b.n	80039fc <SYSVIEW_AddTask+0xb8>
    return;
 80039fa:	bf00      	nop

}
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	08005fa8 	.word	0x08005fa8
 8003a08:	20012e4c 	.word	0x20012e4c
 8003a0c:	08005fb0 	.word	0x08005fb0
 8003a10:	20012dac 	.word	0x20012dac

08003a14 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	@ 0x28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
 8003a20:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003a22:	f107 0314 	add.w	r3, r7, #20
 8003a26:	2214      	movs	r2, #20
 8003a28:	2100      	movs	r1, #0
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f002 fa12 	bl	8005e54 <memset>
  TaskInfo.TaskID     = TaskID;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a42:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003a44:	f107 0314 	add.w	r3, r7, #20
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f001 fd6f 	bl	800552c <SEGGER_SYSVIEW_SendTaskInfo>
}
 8003a4e:	bf00      	nop
 8003a50:	3728      	adds	r7, #40	@ 0x28
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <__NVIC_EnableIRQ>:
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	db0b      	blt.n	8003a82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	f003 021f 	and.w	r2, r3, #31
 8003a70:	4907      	ldr	r1, [pc, #28]	@ (8003a90 <__NVIC_EnableIRQ+0x38>)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	2001      	movs	r0, #1
 8003a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	e000e100 	.word	0xe000e100

08003a94 <__NVIC_SetPriority>:
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	6039      	str	r1, [r7, #0]
 8003a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	db0a      	blt.n	8003abe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	490c      	ldr	r1, [pc, #48]	@ (8003ae0 <__NVIC_SetPriority+0x4c>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	0112      	lsls	r2, r2, #4
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003abc:	e00a      	b.n	8003ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	4908      	ldr	r1, [pc, #32]	@ (8003ae4 <__NVIC_SetPriority+0x50>)
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	3b04      	subs	r3, #4
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	761a      	strb	r2, [r3, #24]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	e000e100 	.word	0xe000e100
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8003aee:	f002 f973 	bl	8005dd8 <SEGGER_SYSVIEW_IsStarted>
 8003af2:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8003afa:	f001 fb9b 	bl	8005234 <SEGGER_SYSVIEW_Start>
  }
}
 8003afe:	bf00      	nop
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8003b12:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <_cbOnUARTRx+0x3c>)
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b03      	cmp	r3, #3
 8003b18:	d806      	bhi.n	8003b28 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b44 <_cbOnUARTRx+0x3c>)
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	4b08      	ldr	r3, [pc, #32]	@ (8003b44 <_cbOnUARTRx+0x3c>)
 8003b24:	701a      	strb	r2, [r3, #0]
    goto Done;
 8003b26:	e009      	b.n	8003b3c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8003b28:	f7ff ffde 	bl	8003ae8 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8003b2c:	4b05      	ldr	r3, [pc, #20]	@ (8003b44 <_cbOnUARTRx+0x3c>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	4618      	mov	r0, r3
 8003b32:	1dfb      	adds	r3, r7, #7
 8003b34:	2201      	movs	r2, #1
 8003b36:	4619      	mov	r1, r3
 8003b38:	f000 fb9a 	bl	8004270 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8003b3c:	bf00      	nop
}
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	20000010 	.word	0x20000010

08003b48 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003b50:	4b14      	ldr	r3, [pc, #80]	@ (8003ba4 <_cbOnUARTTx+0x5c>)
 8003b52:	785b      	ldrb	r3, [r3, #1]
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d80f      	bhi.n	8003b78 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003b58:	4b12      	ldr	r3, [pc, #72]	@ (8003ba4 <_cbOnUARTTx+0x5c>)
 8003b5a:	785b      	ldrb	r3, [r3, #1]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ba8 <_cbOnUARTTx+0x60>)
 8003b60:	5c9a      	ldrb	r2, [r3, r2]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003b66:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba4 <_cbOnUARTTx+0x5c>)
 8003b68:	785b      	ldrb	r3, [r3, #1]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba4 <_cbOnUARTTx+0x5c>)
 8003b70:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003b72:	2301      	movs	r3, #1
 8003b74:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003b76:	e00f      	b.n	8003b98 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003b78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba4 <_cbOnUARTTx+0x5c>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	6879      	ldr	r1, [r7, #4]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f000 fa19 	bl	8003fb8 <SEGGER_RTT_ReadUpBufferNoLock>
 8003b86:	4603      	mov	r3, r0
 8003b88:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	da02      	bge.n	8003b96 <_cbOnUARTTx+0x4e>
    r = 0;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	e000      	b.n	8003b98 <_cbOnUARTTx+0x50>
  }
Done:
 8003b96:	bf00      	nop
  return r;
 8003b98:	68fb      	ldr	r3, [r7, #12]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000010 	.word	0x20000010
 8003ba8:	08006044 	.word	0x08006044

08003bac <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003bb4:	4a04      	ldr	r2, [pc, #16]	@ (8003bc8 <SEGGER_UART_init+0x1c>)
 8003bb6:	4905      	ldr	r1, [pc, #20]	@ (8003bcc <SEGGER_UART_init+0x20>)
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f863 	bl	8003c84 <HIF_UART_Init>
}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	08003b09 	.word	0x08003b09
 8003bcc:	08003b49 	.word	0x08003b49

08003bd0 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8003bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c50 <USART2_IRQHandler+0x80>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f003 0320 	and.w	r3, r3, #32
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d011      	beq.n	8003c0a <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8003be6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c54 <USART2_IRQHandler+0x84>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f003 030b 	and.w	r3, r3, #11
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d108      	bne.n	8003c0a <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8003bf8:	4b17      	ldr	r3, [pc, #92]	@ (8003c58 <USART2_IRQHandler+0x88>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d004      	beq.n	8003c0a <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8003c00:	4b15      	ldr	r3, [pc, #84]	@ (8003c58 <USART2_IRQHandler+0x88>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	79fa      	ldrb	r2, [r7, #7]
 8003c06:	4610      	mov	r0, r2
 8003c08:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01a      	beq.n	8003c4a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003c14:	4b11      	ldr	r3, [pc, #68]	@ (8003c5c <USART2_IRQHandler+0x8c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d015      	beq.n	8003c48 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8003c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c5c <USART2_IRQHandler+0x8c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	1dfa      	adds	r2, r7, #7
 8003c22:	4610      	mov	r0, r2
 8003c24:	4798      	blx	r3
 8003c26:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c60 <USART2_IRQHandler+0x90>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a0b      	ldr	r2, [pc, #44]	@ (8003c60 <USART2_IRQHandler+0x90>)
 8003c34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e006      	b.n	8003c4a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003c3c:	4b04      	ldr	r3, [pc, #16]	@ (8003c50 <USART2_IRQHandler+0x80>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003c40:	79fa      	ldrb	r2, [r7, #7]
 8003c42:	4b04      	ldr	r3, [pc, #16]	@ (8003c54 <USART2_IRQHandler+0x84>)
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	e000      	b.n	8003c4a <USART2_IRQHandler+0x7a>
      return;
 8003c48:	bf00      	nop
    }
  }
}
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40004400 	.word	0x40004400
 8003c54:	40004404 	.word	0x40004404
 8003c58:	20012e50 	.word	0x20012e50
 8003c5c:	20012e54 	.word	0x20012e54
 8003c60:	4000440c 	.word	0x4000440c

08003c64 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003c64:	b480      	push	{r7}
 8003c66:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003c68:	4b05      	ldr	r3, [pc, #20]	@ (8003c80 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a04      	ldr	r2, [pc, #16]	@ (8003c80 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c72:	6013      	str	r3, [r2, #0]
}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	4000440c 	.word	0x4000440c

08003c84 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003c90:	4b2e      	ldr	r3, [pc, #184]	@ (8003d4c <HIF_UART_Init+0xc8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a2d      	ldr	r2, [pc, #180]	@ (8003d4c <HIF_UART_Init+0xc8>)
 8003c96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c9a:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8003c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8003d50 <HIF_UART_Init+0xcc>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a2b      	ldr	r2, [pc, #172]	@ (8003d50 <HIF_UART_Init+0xcc>)
 8003ca2:	f043 0301 	orr.w	r3, r3, #1
 8003ca6:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8003d54 <HIF_UART_Init+0xd0>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cb4:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8003cbc:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003cbe:	4a25      	ldr	r2, [pc, #148]	@ (8003d54 <HIF_UART_Init+0xd0>)
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003cc4:	4b24      	ldr	r3, [pc, #144]	@ (8003d58 <HIF_UART_Init+0xd4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cd0:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8003cd8:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8003cda:	4a1f      	ldr	r2, [pc, #124]	@ (8003d58 <HIF_UART_Init+0xd4>)
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8003d5c <HIF_UART_Init+0xd8>)
 8003ce2:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8003ce6:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d60 <HIF_UART_Init+0xdc>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8003cee:	4b1d      	ldr	r3, [pc, #116]	@ (8003d64 <HIF_UART_Init+0xe0>)
 8003cf0:	2280      	movs	r2, #128	@ 0x80
 8003cf2:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8003cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8003d68 <HIF_UART_Init+0xe4>)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d02:	3301      	adds	r3, #1
 8003d04:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	085b      	lsrs	r3, r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d12:	d302      	bcc.n	8003d1a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003d14:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8003d18:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d004      	beq.n	8003d2a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	011b      	lsls	r3, r3, #4
 8003d24:	4a11      	ldr	r2, [pc, #68]	@ (8003d6c <HIF_UART_Init+0xe8>)
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003d2a:	4a11      	ldr	r2, [pc, #68]	@ (8003d70 <HIF_UART_Init+0xec>)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003d30:	4a10      	ldr	r2, [pc, #64]	@ (8003d74 <HIF_UART_Init+0xf0>)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003d36:	2106      	movs	r1, #6
 8003d38:	2026      	movs	r0, #38	@ 0x26
 8003d3a:	f7ff feab 	bl	8003a94 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003d3e:	2026      	movs	r0, #38	@ 0x26
 8003d40:	f7ff fe8a 	bl	8003a58 <__NVIC_EnableIRQ>
}
 8003d44:	bf00      	nop
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40023840 	.word	0x40023840
 8003d50:	40023830 	.word	0x40023830
 8003d54:	40020020 	.word	0x40020020
 8003d58:	40020000 	.word	0x40020000
 8003d5c:	4000440c 	.word	0x4000440c
 8003d60:	40004410 	.word	0x40004410
 8003d64:	40004414 	.word	0x40004414
 8003d68:	0501bd00 	.word	0x0501bd00
 8003d6c:	40004408 	.word	0x40004408
 8003d70:	20012e50 	.word	0x20012e50
 8003d74:	20012e54 	.word	0x20012e54

08003d78 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003d7e:	4b24      	ldr	r3, [pc, #144]	@ (8003e10 <_DoInit+0x98>)
 8003d80:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2203      	movs	r2, #3
 8003d86:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2203      	movs	r2, #3
 8003d8c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a20      	ldr	r2, [pc, #128]	@ (8003e14 <_DoInit+0x9c>)
 8003d92:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a20      	ldr	r2, [pc, #128]	@ (8003e18 <_DoInit+0xa0>)
 8003d98:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003da0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a17      	ldr	r2, [pc, #92]	@ (8003e14 <_DoInit+0x9c>)
 8003db8:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a17      	ldr	r2, [pc, #92]	@ (8003e1c <_DoInit+0xa4>)
 8003dbe:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3307      	adds	r3, #7
 8003ddc:	4a10      	ldr	r2, [pc, #64]	@ (8003e20 <_DoInit+0xa8>)
 8003dde:	6810      	ldr	r0, [r2, #0]
 8003de0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003de2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a0e      	ldr	r2, [pc, #56]	@ (8003e24 <_DoInit+0xac>)
 8003dea:	6810      	ldr	r0, [r2, #0]
 8003dec:	6018      	str	r0, [r3, #0]
 8003dee:	8891      	ldrh	r1, [r2, #4]
 8003df0:	7992      	ldrb	r2, [r2, #6]
 8003df2:	8099      	strh	r1, [r3, #4]
 8003df4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003df6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003e00:	f3bf 8f5f 	dmb	sy
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	20012e58 	.word	0x20012e58
 8003e14:	08006000 	.word	0x08006000
 8003e18:	20012f00 	.word	0x20012f00
 8003e1c:	20013300 	.word	0x20013300
 8003e20:	0800600c 	.word	0x0800600c
 8003e24:	08006010 	.word	0x08006010

08003e28 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08a      	sub	sp, #40	@ 0x28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003e34:	2300      	movs	r3, #0
 8003e36:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d905      	bls.n	8003e58 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	3b01      	subs	r3, #1
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e56:	e007      	b.n	8003e68 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	69b9      	ldr	r1, [r7, #24]
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	1acb      	subs	r3, r1, r3
 8003e62:	4413      	add	r3, r2
 8003e64:	3b01      	subs	r3, #1
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e72:	4293      	cmp	r3, r2
 8003e74:	bf28      	it	cs
 8003e76:	4613      	movcs	r3, r2
 8003e78:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	bf28      	it	cs
 8003e82:	4613      	movcs	r3, r2
 8003e84:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003e90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	6978      	ldr	r0, [r7, #20]
 8003e96:	f002 f809 	bl	8005eac <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003e9a:	6a3a      	ldr	r2, [r7, #32]
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9e:	4413      	add	r3, r2
 8003ea0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea6:	4413      	add	r3, r2
 8003ea8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003eb2:	69fa      	ldr	r2, [r7, #28]
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	4413      	add	r3, r2
 8003eb8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d101      	bne.n	8003ec8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003ec8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	69fa      	ldr	r2, [r7, #28]
 8003ed0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1b2      	bne.n	8003e3e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003ed8:	6a3b      	ldr	r3, [r7, #32]
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3728      	adds	r7, #40	@ 0x28
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b088      	sub	sp, #32
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d911      	bls.n	8003f2a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	68b9      	ldr	r1, [r7, #8]
 8003f14:	6938      	ldr	r0, [r7, #16]
 8003f16:	f001 ffc9 	bl	8005eac <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003f1a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	441a      	add	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003f28:	e01f      	b.n	8003f6a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	4413      	add	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	68b9      	ldr	r1, [r7, #8]
 8003f3c:	6938      	ldr	r0, [r7, #16]
 8003f3e:	f001 ffb5 	bl	8005eac <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	4413      	add	r3, r2
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	4619      	mov	r1, r3
 8003f5a:	6938      	ldr	r0, [r7, #16]
 8003f5c:	f001 ffa6 	bl	8005eac <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003f60:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	60da      	str	r2, [r3, #12]
}
 8003f6a:	bf00      	nop
 8003f6c:	3720      	adds	r7, #32
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003f72:	b480      	push	{r7}
 8003f74:	b087      	sub	sp, #28
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d808      	bhi.n	8003fa0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689a      	ldr	r2, [r3, #8]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	1ad2      	subs	r2, r2, r3
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4413      	add	r3, r2
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	617b      	str	r3, [r7, #20]
 8003f9e:	e004      	b.n	8003faa <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003faa:	697b      	ldr	r3, [r7, #20]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	371c      	adds	r7, #28
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b08c      	sub	sp, #48	@ 0x30
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003fc4:	4b3e      	ldr	r3, [pc, #248]	@ (80040c0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003fc6:	623b      	str	r3, [r7, #32]
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003fd2:	f7ff fed1 	bl	8003d78 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	4613      	mov	r3, r2
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	4413      	add	r3, r2
 8003fe0:	00db      	lsls	r3, r3, #3
 8003fe2:	4a37      	ldr	r2, [pc, #220]	@ (80040c0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003fe4:	4413      	add	r3, r2
 8003fe6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003ffc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	429a      	cmp	r2, r3
 8004002:	d92b      	bls.n	800405c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4293      	cmp	r3, r2
 8004014:	bf28      	it	cs
 8004016:	4613      	movcs	r3, r2
 8004018:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004020:	4413      	add	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	6939      	ldr	r1, [r7, #16]
 8004028:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800402a:	f001 ff3f 	bl	8005eac <memcpy>
    NumBytesRead += NumBytesRem;
 800402e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	4413      	add	r3, r2
 8004034:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	4413      	add	r3, r2
 800403c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004046:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	4413      	add	r3, r2
 800404c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004054:	429a      	cmp	r2, r3
 8004056:	d101      	bne.n	800405c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004058:	2300      	movs	r3, #0
 800405a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4293      	cmp	r3, r2
 800406a:	bf28      	it	cs
 800406c:	4613      	movcs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d019      	beq.n	80040aa <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407c:	4413      	add	r3, r2
 800407e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	6939      	ldr	r1, [r7, #16]
 8004084:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004086:	f001 ff11 	bl	8005eac <memcpy>
    NumBytesRead += NumBytesRem;
 800408a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	4413      	add	r3, r2
 8004090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	4413      	add	r3, r2
 8004098:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80040a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	4413      	add	r3, r2
 80040a8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80040aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040b4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80040b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3730      	adds	r7, #48	@ 0x30
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	20012e58 	.word	0x20012e58

080040c4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08c      	sub	sp, #48	@ 0x30
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80040d0:	4b3e      	ldr	r3, [pc, #248]	@ (80041cc <SEGGER_RTT_ReadNoLock+0x108>)
 80040d2:	623b      	str	r3, [r7, #32]
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <SEGGER_RTT_ReadNoLock+0x1e>
 80040de:	f7ff fe4b 	bl	8003d78 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	4613      	mov	r3, r2
 80040e6:	005b      	lsls	r3, r3, #1
 80040e8:	4413      	add	r3, r2
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	3360      	adds	r3, #96	@ 0x60
 80040ee:	4a37      	ldr	r2, [pc, #220]	@ (80041cc <SEGGER_RTT_ReadNoLock+0x108>)
 80040f0:	4413      	add	r3, r2
 80040f2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004104:	2300      	movs	r3, #0
 8004106:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004108:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	429a      	cmp	r2, r3
 800410e:	d92b      	bls.n	8004168 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	689a      	ldr	r2, [r3, #8]
 8004114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4293      	cmp	r3, r2
 8004120:	bf28      	it	cs
 8004122:	4613      	movcs	r3, r2
 8004124:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412c:	4413      	add	r3, r2
 800412e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	6939      	ldr	r1, [r7, #16]
 8004134:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004136:	f001 feb9 	bl	8005eac <memcpy>
    NumBytesRead += NumBytesRem;
 800413a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	4413      	add	r3, r2
 8004140:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	4413      	add	r3, r2
 8004148:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004152:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	4413      	add	r3, r2
 8004158:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004160:	429a      	cmp	r2, r3
 8004162:	d101      	bne.n	8004168 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004164:	2300      	movs	r3, #0
 8004166:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4293      	cmp	r3, r2
 8004176:	bf28      	it	cs
 8004178:	4613      	movcs	r3, r2
 800417a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d019      	beq.n	80041b6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004188:	4413      	add	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	6939      	ldr	r1, [r7, #16]
 8004190:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004192:	f001 fe8b 	bl	8005eac <memcpy>
    NumBytesRead += NumBytesRem;
 8004196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	4413      	add	r3, r2
 800419c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800419e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	4413      	add	r3, r2
 80041a4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80041ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	4413      	add	r3, r2
 80041b4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80041b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041c0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80041c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3730      	adds	r7, #48	@ 0x30
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	20012e58 	.word	0x20012e58

080041d0 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	3360      	adds	r3, #96	@ 0x60
 80041ec:	4a1f      	ldr	r2, [pc, #124]	@ (800426c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80041ee:	4413      	add	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d029      	beq.n	800424e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d82e      	bhi.n	800425c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d002      	beq.n	8004208 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8004202:	2b01      	cmp	r3, #1
 8004204:	d013      	beq.n	800422e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8004206:	e029      	b.n	800425c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004208:	6978      	ldr	r0, [r7, #20]
 800420a:	f7ff feb2 	bl	8003f72 <_GetAvailWriteSpace>
 800420e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	429a      	cmp	r2, r3
 8004216:	d202      	bcs.n	800421e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8004218:	2300      	movs	r3, #0
 800421a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800421c:	e021      	b.n	8004262 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	69b9      	ldr	r1, [r7, #24]
 8004226:	6978      	ldr	r0, [r7, #20]
 8004228:	f7ff fe5b 	bl	8003ee2 <_WriteNoCheck>
    break;
 800422c:	e019      	b.n	8004262 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800422e:	6978      	ldr	r0, [r7, #20]
 8004230:	f7ff fe9f 	bl	8003f72 <_GetAvailWriteSpace>
 8004234:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4293      	cmp	r3, r2
 800423c:	bf28      	it	cs
 800423e:	4613      	movcs	r3, r2
 8004240:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004242:	69fa      	ldr	r2, [r7, #28]
 8004244:	69b9      	ldr	r1, [r7, #24]
 8004246:	6978      	ldr	r0, [r7, #20]
 8004248:	f7ff fe4b 	bl	8003ee2 <_WriteNoCheck>
    break;
 800424c:	e009      	b.n	8004262 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	69b9      	ldr	r1, [r7, #24]
 8004252:	6978      	ldr	r0, [r7, #20]
 8004254:	f7ff fde8 	bl	8003e28 <_WriteBlocking>
 8004258:	61f8      	str	r0, [r7, #28]
    break;
 800425a:	e002      	b.n	8004262 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 800425c:	2300      	movs	r3, #0
 800425e:	61fb      	str	r3, [r7, #28]
    break;
 8004260:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004262:	69fb      	ldr	r3, [r7, #28]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3720      	adds	r7, #32
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	20012e58 	.word	0x20012e58

08004270 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800427c:	4b0e      	ldr	r3, [pc, #56]	@ (80042b8 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800427e:	61fb      	str	r3, [r7, #28]
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <SEGGER_RTT_WriteDownBuffer+0x1e>
 800428a:	f7ff fd75 	bl	8003d78 <_DoInit>
  SEGGER_RTT_LOCK();
 800428e:	f3ef 8311 	mrs	r3, BASEPRI
 8004292:	f04f 0120 	mov.w	r1, #32
 8004296:	f381 8811 	msr	BASEPRI, r1
 800429a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	68b9      	ldr	r1, [r7, #8]
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f7ff ff95 	bl	80041d0 <SEGGER_RTT_WriteDownBufferNoLock>
 80042a6:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80042ae:	697b      	ldr	r3, [r7, #20]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3720      	adds	r7, #32
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	20012e58 	.word	0x20012e58

080042bc <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80042bc:	b580      	push	{r7, lr}
 80042be:	b088      	sub	sp, #32
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
 80042c8:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80042ca:	4b3d      	ldr	r3, [pc, #244]	@ (80043c0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80042cc:	61bb      	str	r3, [r7, #24]
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <SEGGER_RTT_AllocUpBuffer+0x20>
 80042d8:	f7ff fd4e 	bl	8003d78 <_DoInit>
  SEGGER_RTT_LOCK();
 80042dc:	f3ef 8311 	mrs	r3, BASEPRI
 80042e0:	f04f 0120 	mov.w	r1, #32
 80042e4:	f381 8811 	msr	BASEPRI, r1
 80042e8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80042ea:	4b35      	ldr	r3, [pc, #212]	@ (80043c0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80042ec:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80042f2:	6939      	ldr	r1, [r7, #16]
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	1c5a      	adds	r2, r3, #1
 80042f8:	4613      	mov	r3, r2
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	4413      	add	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	440b      	add	r3, r1
 8004302:	3304      	adds	r3, #4
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	3301      	adds	r3, #1
 800430e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	69fa      	ldr	r2, [r7, #28]
 8004316:	429a      	cmp	r2, r3
 8004318:	dbeb      	blt.n	80042f2 <SEGGER_RTT_AllocUpBuffer+0x36>
 800431a:	e000      	b.n	800431e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800431c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	69fa      	ldr	r2, [r7, #28]
 8004324:	429a      	cmp	r2, r3
 8004326:	da3f      	bge.n	80043a8 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004328:	6939      	ldr	r1, [r7, #16]
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	4613      	mov	r3, r2
 8004330:	005b      	lsls	r3, r3, #1
 8004332:	4413      	add	r3, r2
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	440b      	add	r3, r1
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800433c:	6939      	ldr	r1, [r7, #16]
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	4613      	mov	r3, r2
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	4413      	add	r3, r2
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	440b      	add	r3, r1
 800434c:	3304      	adds	r3, #4
 800434e:	68ba      	ldr	r2, [r7, #8]
 8004350:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004352:	6939      	ldr	r1, [r7, #16]
 8004354:	69fa      	ldr	r2, [r7, #28]
 8004356:	4613      	mov	r3, r2
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	4413      	add	r3, r2
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	440b      	add	r3, r1
 8004360:	3320      	adds	r3, #32
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004366:	6939      	ldr	r1, [r7, #16]
 8004368:	69fa      	ldr	r2, [r7, #28]
 800436a:	4613      	mov	r3, r2
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	4413      	add	r3, r2
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	440b      	add	r3, r1
 8004374:	3328      	adds	r3, #40	@ 0x28
 8004376:	2200      	movs	r2, #0
 8004378:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800437a:	6939      	ldr	r1, [r7, #16]
 800437c:	69fa      	ldr	r2, [r7, #28]
 800437e:	4613      	mov	r3, r2
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	4413      	add	r3, r2
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	440b      	add	r3, r1
 8004388:	3324      	adds	r3, #36	@ 0x24
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800438e:	6939      	ldr	r1, [r7, #16]
 8004390:	69fa      	ldr	r2, [r7, #28]
 8004392:	4613      	mov	r3, r2
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	4413      	add	r3, r2
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	440b      	add	r3, r1
 800439c:	332c      	adds	r3, #44	@ 0x2c
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80043a2:	f3bf 8f5f 	dmb	sy
 80043a6:	e002      	b.n	80043ae <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80043a8:	f04f 33ff 	mov.w	r3, #4294967295
 80043ac:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80043b4:	69fb      	ldr	r3, [r7, #28]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3720      	adds	r7, #32
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20012e58 	.word	0x20012e58

080043c4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b088      	sub	sp, #32
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80043d2:	4b33      	ldr	r3, [pc, #204]	@ (80044a0 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80043d4:	61bb      	str	r3, [r7, #24]
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80043e0:	f7ff fcca 	bl	8003d78 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80043e4:	4b2e      	ldr	r3, [pc, #184]	@ (80044a0 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80043e6:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	461a      	mov	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d24d      	bcs.n	8004490 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80043f4:	f3ef 8311 	mrs	r3, BASEPRI
 80043f8:	f04f 0120 	mov.w	r1, #32
 80043fc:	f381 8811 	msr	BASEPRI, r1
 8004400:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d031      	beq.n	800446c <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004408:	6979      	ldr	r1, [r7, #20]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4613      	mov	r3, r2
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	4413      	add	r3, r2
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	440b      	add	r3, r1
 8004416:	3360      	adds	r3, #96	@ 0x60
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 800441c:	6979      	ldr	r1, [r7, #20]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	4613      	mov	r3, r2
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	4413      	add	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	440b      	add	r3, r1
 800442a:	3364      	adds	r3, #100	@ 0x64
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004430:	6979      	ldr	r1, [r7, #20]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	4613      	mov	r3, r2
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	4413      	add	r3, r2
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	440b      	add	r3, r1
 800443e:	3368      	adds	r3, #104	@ 0x68
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004444:	6979      	ldr	r1, [r7, #20]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	4613      	mov	r3, r2
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	4413      	add	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	440b      	add	r3, r1
 8004452:	3370      	adds	r3, #112	@ 0x70
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004458:	6979      	ldr	r1, [r7, #20]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	4613      	mov	r3, r2
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	4413      	add	r3, r2
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	440b      	add	r3, r1
 8004466:	336c      	adds	r3, #108	@ 0x6c
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 800446c:	6979      	ldr	r1, [r7, #20]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	4613      	mov	r3, r2
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	4413      	add	r3, r2
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	440b      	add	r3, r1
 800447a:	3374      	adds	r3, #116	@ 0x74
 800447c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800447e:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004480:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800448a:	2300      	movs	r3, #0
 800448c:	61fb      	str	r3, [r7, #28]
 800448e:	e002      	b.n	8004496 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004490:	f04f 33ff 	mov.w	r3, #4294967295
 8004494:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004496:	69fb      	ldr	r3, [r7, #28]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3720      	adds	r7, #32
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	20012e58 	.word	0x20012e58

080044a4 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80044a4:	b480      	push	{r7}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80044b0:	2300      	movs	r3, #0
 80044b2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80044b4:	e002      	b.n	80044bc <_EncodeStr+0x18>
    Len++;
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	3301      	adds	r3, #1
 80044ba:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	4413      	add	r3, r2
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1f6      	bne.n	80044b6 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d901      	bls.n	80044d4 <_EncodeStr+0x30>
    Len = Limit;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80044d8:	d806      	bhi.n	80044e8 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	60fa      	str	r2, [r7, #12]
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	701a      	strb	r2, [r3, #0]
 80044e6:	e011      	b.n	800450c <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	1c5a      	adds	r2, r3, #1
 80044ec:	60fa      	str	r2, [r7, #12]
 80044ee:	22ff      	movs	r2, #255	@ 0xff
 80044f0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	1c5a      	adds	r2, r3, #1
 80044f6:	60fa      	str	r2, [r7, #12]
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	b2d2      	uxtb	r2, r2
 80044fc:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	0a19      	lsrs	r1, r3, #8
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	60fa      	str	r2, [r7, #12]
 8004508:	b2ca      	uxtb	r2, r1
 800450a:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800450c:	2300      	movs	r3, #0
 800450e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004510:	e00a      	b.n	8004528 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	1c53      	adds	r3, r2, #1
 8004516:	60bb      	str	r3, [r7, #8]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	1c59      	adds	r1, r3, #1
 800451c:	60f9      	str	r1, [r7, #12]
 800451e:	7812      	ldrb	r2, [r2, #0]
 8004520:	701a      	strb	r2, [r3, #0]
    n++;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	3301      	adds	r3, #1
 8004526:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	429a      	cmp	r2, r3
 800452e:	d3f0      	bcc.n	8004512 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004530:	68fb      	ldr	r3, [r7, #12]
}
 8004532:	4618      	mov	r0, r3
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3304      	adds	r3, #4
}
 800454a:	4618      	mov	r0, r3
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800455e:	4b35      	ldr	r3, [pc, #212]	@ (8004634 <_HandleIncomingPacket+0xdc>)
 8004560:	7e1b      	ldrb	r3, [r3, #24]
 8004562:	4618      	mov	r0, r3
 8004564:	1cfb      	adds	r3, r7, #3
 8004566:	2201      	movs	r2, #1
 8004568:	4619      	mov	r1, r3
 800456a:	f7ff fdab 	bl	80040c4 <SEGGER_RTT_ReadNoLock>
 800456e:	4603      	mov	r3, r0
 8004570:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	dd59      	ble.n	800462c <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	2b80      	cmp	r3, #128	@ 0x80
 800457c:	d032      	beq.n	80045e4 <_HandleIncomingPacket+0x8c>
 800457e:	2b80      	cmp	r3, #128	@ 0x80
 8004580:	dc42      	bgt.n	8004608 <_HandleIncomingPacket+0xb0>
 8004582:	2b07      	cmp	r3, #7
 8004584:	dc16      	bgt.n	80045b4 <_HandleIncomingPacket+0x5c>
 8004586:	2b00      	cmp	r3, #0
 8004588:	dd3e      	ble.n	8004608 <_HandleIncomingPacket+0xb0>
 800458a:	3b01      	subs	r3, #1
 800458c:	2b06      	cmp	r3, #6
 800458e:	d83b      	bhi.n	8004608 <_HandleIncomingPacket+0xb0>
 8004590:	a201      	add	r2, pc, #4	@ (adr r2, 8004598 <_HandleIncomingPacket+0x40>)
 8004592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004596:	bf00      	nop
 8004598:	080045bb 	.word	0x080045bb
 800459c:	080045c1 	.word	0x080045c1
 80045a0:	080045c7 	.word	0x080045c7
 80045a4:	080045cd 	.word	0x080045cd
 80045a8:	080045d3 	.word	0x080045d3
 80045ac:	080045d9 	.word	0x080045d9
 80045b0:	080045df 	.word	0x080045df
 80045b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80045b6:	d034      	beq.n	8004622 <_HandleIncomingPacket+0xca>
 80045b8:	e026      	b.n	8004608 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80045ba:	f000 fe3b 	bl	8005234 <SEGGER_SYSVIEW_Start>
      break;
 80045be:	e035      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80045c0:	f000 fef4 	bl	80053ac <SEGGER_SYSVIEW_Stop>
      break;
 80045c4:	e032      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80045c6:	f001 f8cd 	bl	8005764 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80045ca:	e02f      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80045cc:	f001 f892 	bl	80056f4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80045d0:	e02c      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80045d2:	f000 ff11 	bl	80053f8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80045d6:	e029      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80045d8:	f001 fb50 	bl	8005c7c <SEGGER_SYSVIEW_SendNumModules>
      break;
 80045dc:	e026      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80045de:	f001 fb2f 	bl	8005c40 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80045e2:	e023      	b.n	800462c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80045e4:	4b13      	ldr	r3, [pc, #76]	@ (8004634 <_HandleIncomingPacket+0xdc>)
 80045e6:	7e1b      	ldrb	r3, [r3, #24]
 80045e8:	4618      	mov	r0, r3
 80045ea:	1cfb      	adds	r3, r7, #3
 80045ec:	2201      	movs	r2, #1
 80045ee:	4619      	mov	r1, r3
 80045f0:	f7ff fd68 	bl	80040c4 <SEGGER_RTT_ReadNoLock>
 80045f4:	4603      	mov	r3, r0
 80045f6:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	dd13      	ble.n	8004626 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80045fe:	78fb      	ldrb	r3, [r7, #3]
 8004600:	4618      	mov	r0, r3
 8004602:	f001 fa9d 	bl	8005b40 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004606:	e00e      	b.n	8004626 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	b25b      	sxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	da0c      	bge.n	800462a <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004610:	4b08      	ldr	r3, [pc, #32]	@ (8004634 <_HandleIncomingPacket+0xdc>)
 8004612:	7e1b      	ldrb	r3, [r3, #24]
 8004614:	4618      	mov	r0, r3
 8004616:	1cfb      	adds	r3, r7, #3
 8004618:	2201      	movs	r2, #1
 800461a:	4619      	mov	r1, r3
 800461c:	f7ff fd52 	bl	80040c4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004620:	e003      	b.n	800462a <_HandleIncomingPacket+0xd2>
      break;
 8004622:	bf00      	nop
 8004624:	e002      	b.n	800462c <_HandleIncomingPacket+0xd4>
      break;
 8004626:	bf00      	nop
 8004628:	e000      	b.n	800462c <_HandleIncomingPacket+0xd4>
      break;
 800462a:	bf00      	nop
    }
  }
}
 800462c:	bf00      	nop
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	20014318 	.word	0x20014318

08004638 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004638:	b580      	push	{r7, lr}
 800463a:	b08c      	sub	sp, #48	@ 0x30
 800463c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800463e:	2301      	movs	r3, #1
 8004640:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004642:	1d3b      	adds	r3, r7, #4
 8004644:	3301      	adds	r3, #1
 8004646:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800464c:	4b32      	ldr	r3, [pc, #200]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004652:	e00b      	b.n	800466c <_TrySendOverflowPacket+0x34>
 8004654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004656:	b2da      	uxtb	r2, r3
 8004658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465a:	1c59      	adds	r1, r3, #1
 800465c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800465e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]
 8004666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004668:	09db      	lsrs	r3, r3, #7
 800466a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800466c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004670:	d8f0      	bhi.n	8004654 <_TrySendOverflowPacket+0x1c>
 8004672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004674:	1c5a      	adds	r2, r3, #1
 8004676:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004678:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800467a:	b2d2      	uxtb	r2, r2
 800467c:	701a      	strb	r2, [r3, #0]
 800467e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004680:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004682:	4b26      	ldr	r3, [pc, #152]	@ (800471c <_TrySendOverflowPacket+0xe4>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004688:	4b23      	ldr	r3, [pc, #140]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	627b      	str	r3, [r7, #36]	@ 0x24
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	623b      	str	r3, [r7, #32]
 800469a:	e00b      	b.n	80046b4 <_TrySendOverflowPacket+0x7c>
 800469c:	6a3b      	ldr	r3, [r7, #32]
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a2:	1c59      	adds	r1, r3, #1
 80046a4:	6279      	str	r1, [r7, #36]	@ 0x24
 80046a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]
 80046ae:	6a3b      	ldr	r3, [r7, #32]
 80046b0:	09db      	lsrs	r3, r3, #7
 80046b2:	623b      	str	r3, [r7, #32]
 80046b4:	6a3b      	ldr	r3, [r7, #32]
 80046b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80046b8:	d8f0      	bhi.n	800469c <_TrySendOverflowPacket+0x64>
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	627a      	str	r2, [r7, #36]	@ 0x24
 80046c0:	6a3a      	ldr	r2, [r7, #32]
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	701a      	strb	r2, [r3, #0]
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80046ca:	4b13      	ldr	r3, [pc, #76]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 80046cc:	785b      	ldrb	r3, [r3, #1]
 80046ce:	4618      	mov	r0, r3
 80046d0:	1d3b      	adds	r3, r7, #4
 80046d2:	69fa      	ldr	r2, [r7, #28]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	1d3b      	adds	r3, r7, #4
 80046da:	4619      	mov	r1, r3
 80046dc:	f7fb fd78 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80046e0:	4603      	mov	r3, r0
 80046e2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80046e4:	f7ff fabe 	bl	8003c64 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d009      	beq.n	8004702 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80046ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80046f4:	4b08      	ldr	r3, [pc, #32]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	4b06      	ldr	r3, [pc, #24]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 80046fe:	701a      	strb	r2, [r3, #0]
 8004700:	e004      	b.n	800470c <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004702:	4b05      	ldr	r3, [pc, #20]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	3301      	adds	r3, #1
 8004708:	4a03      	ldr	r2, [pc, #12]	@ (8004718 <_TrySendOverflowPacket+0xe0>)
 800470a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800470c:	693b      	ldr	r3, [r7, #16]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3730      	adds	r7, #48	@ 0x30
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20014318 	.word	0x20014318
 800471c:	e0001004 	.word	0xe0001004

08004720 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004720:	b580      	push	{r7, lr}
 8004722:	b08a      	sub	sp, #40	@ 0x28
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800472c:	4b6d      	ldr	r3, [pc, #436]	@ (80048e4 <_SendPacket+0x1c4>)
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d010      	beq.n	8004756 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004734:	4b6b      	ldr	r3, [pc, #428]	@ (80048e4 <_SendPacket+0x1c4>)
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 80a5 	beq.w	8004888 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800473e:	4b69      	ldr	r3, [pc, #420]	@ (80048e4 <_SendPacket+0x1c4>)
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d109      	bne.n	800475a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004746:	f7ff ff77 	bl	8004638 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800474a:	4b66      	ldr	r3, [pc, #408]	@ (80048e4 <_SendPacket+0x1c4>)
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	2b01      	cmp	r3, #1
 8004750:	f040 809c 	bne.w	800488c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8004754:	e001      	b.n	800475a <_SendPacket+0x3a>
    goto Send;
 8004756:	bf00      	nop
 8004758:	e000      	b.n	800475c <_SendPacket+0x3c>
Send:
 800475a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b1f      	cmp	r3, #31
 8004760:	d809      	bhi.n	8004776 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004762:	4b60      	ldr	r3, [pc, #384]	@ (80048e4 <_SendPacket+0x1c4>)
 8004764:	69da      	ldr	r2, [r3, #28]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	fa22 f303 	lsr.w	r3, r2, r3
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	2b00      	cmp	r3, #0
 8004772:	f040 808d 	bne.w	8004890 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b17      	cmp	r3, #23
 800477a:	d807      	bhi.n	800478c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	3b01      	subs	r3, #1
 8004780:	60fb      	str	r3, [r7, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	b2da      	uxtb	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	701a      	strb	r2, [r3, #0]
 800478a:	e03d      	b.n	8004808 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	2b7f      	cmp	r3, #127	@ 0x7f
 8004798:	d912      	bls.n	80047c0 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	09da      	lsrs	r2, r3, #7
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	3a01      	subs	r2, #1
 80047b2:	60fa      	str	r2, [r7, #12]
 80047b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	701a      	strb	r2, [r3, #0]
 80047be:	e006      	b.n	80047ce <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	3b01      	subs	r3, #1
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80047d2:	d912      	bls.n	80047fa <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	09da      	lsrs	r2, r3, #7
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	3b01      	subs	r3, #1
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	b2d2      	uxtb	r2, r2
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	3a01      	subs	r2, #1
 80047ec:	60fa      	str	r2, [r7, #12]
 80047ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	701a      	strb	r2, [r3, #0]
 80047f8:	e006      	b.n	8004808 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	3b01      	subs	r3, #1
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	b2da      	uxtb	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004808:	4b37      	ldr	r3, [pc, #220]	@ (80048e8 <_SendPacket+0x1c8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800480e:	4b35      	ldr	r3, [pc, #212]	@ (80048e4 <_SendPacket+0x1c4>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	627b      	str	r3, [r7, #36]	@ 0x24
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	623b      	str	r3, [r7, #32]
 8004820:	e00b      	b.n	800483a <_SendPacket+0x11a>
 8004822:	6a3b      	ldr	r3, [r7, #32]
 8004824:	b2da      	uxtb	r2, r3
 8004826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004828:	1c59      	adds	r1, r3, #1
 800482a:	6279      	str	r1, [r7, #36]	@ 0x24
 800482c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004830:	b2d2      	uxtb	r2, r2
 8004832:	701a      	strb	r2, [r3, #0]
 8004834:	6a3b      	ldr	r3, [r7, #32]
 8004836:	09db      	lsrs	r3, r3, #7
 8004838:	623b      	str	r3, [r7, #32]
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	2b7f      	cmp	r3, #127	@ 0x7f
 800483e:	d8f0      	bhi.n	8004822 <_SendPacket+0x102>
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	627a      	str	r2, [r7, #36]	@ 0x24
 8004846:	6a3a      	ldr	r2, [r7, #32]
 8004848:	b2d2      	uxtb	r2, r2
 800484a:	701a      	strb	r2, [r3, #0]
 800484c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004850:	4b24      	ldr	r3, [pc, #144]	@ (80048e4 <_SendPacket+0x1c4>)
 8004852:	785b      	ldrb	r3, [r3, #1]
 8004854:	4618      	mov	r0, r3
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	461a      	mov	r2, r3
 800485e:	68f9      	ldr	r1, [r7, #12]
 8004860:	f7fb fcb6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004864:	4603      	mov	r3, r0
 8004866:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004868:	f7ff f9fc 	bl	8003c64 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004872:	4a1c      	ldr	r2, [pc, #112]	@ (80048e4 <_SendPacket+0x1c4>)
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	60d3      	str	r3, [r2, #12]
 8004878:	e00b      	b.n	8004892 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800487a:	4b1a      	ldr	r3, [pc, #104]	@ (80048e4 <_SendPacket+0x1c4>)
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	3301      	adds	r3, #1
 8004880:	b2da      	uxtb	r2, r3
 8004882:	4b18      	ldr	r3, [pc, #96]	@ (80048e4 <_SendPacket+0x1c4>)
 8004884:	701a      	strb	r2, [r3, #0]
 8004886:	e004      	b.n	8004892 <_SendPacket+0x172>
    goto SendDone;
 8004888:	bf00      	nop
 800488a:	e002      	b.n	8004892 <_SendPacket+0x172>
      goto SendDone;
 800488c:	bf00      	nop
 800488e:	e000      	b.n	8004892 <_SendPacket+0x172>
      goto SendDone;
 8004890:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004892:	4b14      	ldr	r3, [pc, #80]	@ (80048e4 <_SendPacket+0x1c4>)
 8004894:	7e1b      	ldrb	r3, [r3, #24]
 8004896:	4619      	mov	r1, r3
 8004898:	4a14      	ldr	r2, [pc, #80]	@ (80048ec <_SendPacket+0x1cc>)
 800489a:	460b      	mov	r3, r1
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	440b      	add	r3, r1
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	4413      	add	r3, r2
 80048a4:	336c      	adds	r3, #108	@ 0x6c
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	4b0e      	ldr	r3, [pc, #56]	@ (80048e4 <_SendPacket+0x1c4>)
 80048aa:	7e1b      	ldrb	r3, [r3, #24]
 80048ac:	4618      	mov	r0, r3
 80048ae:	490f      	ldr	r1, [pc, #60]	@ (80048ec <_SendPacket+0x1cc>)
 80048b0:	4603      	mov	r3, r0
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	4403      	add	r3, r0
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	440b      	add	r3, r1
 80048ba:	3370      	adds	r3, #112	@ 0x70
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d00b      	beq.n	80048da <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80048c2:	4b08      	ldr	r3, [pc, #32]	@ (80048e4 <_SendPacket+0x1c4>)
 80048c4:	789b      	ldrb	r3, [r3, #2]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d107      	bne.n	80048da <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80048ca:	4b06      	ldr	r3, [pc, #24]	@ (80048e4 <_SendPacket+0x1c4>)
 80048cc:	2201      	movs	r2, #1
 80048ce:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80048d0:	f7ff fe42 	bl	8004558 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80048d4:	4b03      	ldr	r3, [pc, #12]	@ (80048e4 <_SendPacket+0x1c4>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80048da:	bf00      	nop
 80048dc:	3728      	adds	r7, #40	@ 0x28
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	20014318 	.word	0x20014318
 80048e8:	e0001004 	.word	0xe0001004
 80048ec:	20012e58 	.word	0x20012e58

080048f0 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08a      	sub	sp, #40	@ 0x28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	460b      	mov	r3, r1
 80048fa:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	3301      	adds	r3, #1
 8004906:	2b80      	cmp	r3, #128	@ 0x80
 8004908:	d80a      	bhi.n	8004920 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	1c59      	adds	r1, r3, #1
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6051      	str	r1, [r2, #4]
 8004914:	78fa      	ldrb	r2, [r7, #3]
 8004916:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	2b80      	cmp	r3, #128	@ 0x80
 8004926:	d15a      	bne.n	80049de <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	627b      	str	r3, [r7, #36]	@ 0x24
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	623b      	str	r3, [r7, #32]
 8004948:	e00b      	b.n	8004962 <_StoreChar+0x72>
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	b2da      	uxtb	r2, r3
 800494e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004950:	1c59      	adds	r1, r3, #1
 8004952:	6279      	str	r1, [r7, #36]	@ 0x24
 8004954:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	09db      	lsrs	r3, r3, #7
 8004960:	623b      	str	r3, [r7, #32]
 8004962:	6a3b      	ldr	r3, [r7, #32]
 8004964:	2b7f      	cmp	r3, #127	@ 0x7f
 8004966:	d8f0      	bhi.n	800494a <_StoreChar+0x5a>
 8004968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	627a      	str	r2, [r7, #36]	@ 0x24
 800496e:	6a3a      	ldr	r2, [r7, #32]
 8004970:	b2d2      	uxtb	r2, r2
 8004972:	701a      	strb	r2, [r3, #0]
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	61fb      	str	r3, [r7, #28]
 800497c:	2300      	movs	r3, #0
 800497e:	61bb      	str	r3, [r7, #24]
 8004980:	e00b      	b.n	800499a <_StoreChar+0xaa>
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	b2da      	uxtb	r2, r3
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	1c59      	adds	r1, r3, #1
 800498a:	61f9      	str	r1, [r7, #28]
 800498c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004990:	b2d2      	uxtb	r2, r2
 8004992:	701a      	strb	r2, [r3, #0]
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	09db      	lsrs	r3, r3, #7
 8004998:	61bb      	str	r3, [r7, #24]
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	2b7f      	cmp	r3, #127	@ 0x7f
 800499e:	d8f0      	bhi.n	8004982 <_StoreChar+0x92>
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	61fa      	str	r2, [r7, #28]
 80049a6:	69ba      	ldr	r2, [r7, #24]
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	701a      	strb	r2, [r3, #0]
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	221a      	movs	r2, #26
 80049b6:	6939      	ldr	r1, [r7, #16]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff feb1 	bl	8004720 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff fdbb 	bl	800453e <_PreparePacket>
 80049c8:	4602      	mov	r2, r0
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	1c5a      	adds	r2, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	611a      	str	r2, [r3, #16]
  }
}
 80049de:	bf00      	nop
 80049e0:	3728      	adds	r7, #40	@ 0x28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
	...

080049e8 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b08a      	sub	sp, #40	@ 0x28
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80049fa:	2301      	movs	r3, #1
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80049fe:	2301      	movs	r3, #1
 8004a00:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004a02:	e007      	b.n	8004a14 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8004a04:	6a3a      	ldr	r2, [r7, #32]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0c:	623b      	str	r3, [r7, #32]
    Width++;
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	3301      	adds	r3, #1
 8004a12:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004a14:	6a3a      	ldr	r2, [r7, #32]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d2f3      	bcs.n	8004a04 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d901      	bls.n	8004a28 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8004a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d000      	beq.n	8004a34 <_PrintUnsigned+0x4c>
 8004a32:	e01f      	b.n	8004a74 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 8004a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d01c      	beq.n	8004a74 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8004a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <_PrintUnsigned+0x68>
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d102      	bne.n	8004a50 <_PrintUnsigned+0x68>
        c = '0';
 8004a4a:	2330      	movs	r3, #48	@ 0x30
 8004a4c:	76fb      	strb	r3, [r7, #27]
 8004a4e:	e001      	b.n	8004a54 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 8004a50:	2320      	movs	r3, #32
 8004a52:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004a54:	e007      	b.n	8004a66 <_PrintUnsigned+0x7e>
        FieldWidth--;
 8004a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8004a5c:	7efb      	ldrb	r3, [r7, #27]
 8004a5e:	4619      	mov	r1, r3
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f7ff ff45 	bl	80048f0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <_PrintUnsigned+0x8c>
 8004a6c:	69fa      	ldr	r2, [r7, #28]
 8004a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d3f0      	bcc.n	8004a56 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d903      	bls.n	8004a82 <_PrintUnsigned+0x9a>
      NumDigits--;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	603b      	str	r3, [r7, #0]
 8004a80:	e009      	b.n	8004a96 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8a:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d200      	bcs.n	8004a96 <_PrintUnsigned+0xae>
        break;
 8004a94:	e005      	b.n	8004aa2 <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	fb02 f303 	mul.w	r3, r2, r3
 8004a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004aa0:	e7e8      	b.n	8004a74 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aaa:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab0:	fb02 f303 	mul.w	r3, r2, r3
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8004aba:	4a15      	ldr	r2, [pc, #84]	@ (8004b10 <_PrintUnsigned+0x128>)
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	4413      	add	r3, r2
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f7ff ff13 	bl	80048f0 <_StoreChar>
    Digit /= Base;
 8004aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad2:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1e3      	bne.n	8004aa2 <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8004ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d011      	beq.n	8004b08 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00e      	beq.n	8004b08 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004aea:	e006      	b.n	8004afa <_PrintUnsigned+0x112>
        FieldWidth--;
 8004aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aee:	3b01      	subs	r3, #1
 8004af0:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 8004af2:	2120      	movs	r1, #32
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f7ff fefb 	bl	80048f0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d003      	beq.n	8004b08 <_PrintUnsigned+0x120>
 8004b00:	69fa      	ldr	r2, [r7, #28]
 8004b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d3f1      	bcc.n	8004aec <_PrintUnsigned+0x104>
      }
    }
  }
}
 8004b08:	bf00      	nop
 8004b0a:	3728      	adds	r7, #40	@ 0x28
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	08006054 	.word	0x08006054

08004b14 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b088      	sub	sp, #32
 8004b18:	af02      	add	r7, sp, #8
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	bfb8      	it	lt
 8004b28:	425b      	neglt	r3, r3
 8004b2a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004b30:	e007      	b.n	8004b42 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	fb92 f3f3 	sdiv	r3, r2, r3
 8004b3a:	613b      	str	r3, [r7, #16]
    Width++;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	daf3      	bge.n	8004b32 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d901      	bls.n	8004b56 <_PrintInt+0x42>
    Width = NumDigits;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00a      	beq.n	8004b72 <_PrintInt+0x5e>
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	db04      	blt.n	8004b6c <_PrintInt+0x58>
 8004b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d002      	beq.n	8004b72 <_PrintInt+0x5e>
    FieldWidth--;
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d002      	beq.n	8004b82 <_PrintInt+0x6e>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d016      	beq.n	8004bb0 <_PrintInt+0x9c>
 8004b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d111      	bne.n	8004bb0 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00e      	beq.n	8004bb0 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004b92:	e006      	b.n	8004ba2 <_PrintInt+0x8e>
        FieldWidth--;
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8004b9a:	2120      	movs	r1, #32
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f7ff fea7 	bl	80048f0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d003      	beq.n	8004bb0 <_PrintInt+0x9c>
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d3f1      	bcc.n	8004b94 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	da07      	bge.n	8004bc6 <_PrintInt+0xb2>
    v = -v;
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	425b      	negs	r3, r3
 8004bba:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004bbc:	212d      	movs	r1, #45	@ 0x2d
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f7ff fe96 	bl	80048f0 <_StoreChar>
 8004bc4:	e008      	b.n	8004bd8 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc8:	f003 0304 	and.w	r3, r3, #4
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8004bd0:	212b      	movs	r1, #43	@ 0x2b
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7ff fe8c 	bl	80048f0 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d019      	beq.n	8004c16 <_PrintInt+0x102>
 8004be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d114      	bne.n	8004c16 <_PrintInt+0x102>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d111      	bne.n	8004c16 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00e      	beq.n	8004c16 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004bf8:	e006      	b.n	8004c08 <_PrintInt+0xf4>
        FieldWidth--;
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8004c00:	2130      	movs	r1, #48	@ 0x30
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f7ff fe74 	bl	80048f0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <_PrintInt+0x102>
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d3f1      	bcc.n	8004bfa <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8004c16:	68b9      	ldr	r1, [r7, #8]
 8004c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1a:	9301      	str	r3, [sp, #4]
 8004c1c:	6a3b      	ldr	r3, [r7, #32]
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f7ff fedf 	bl	80049e8 <_PrintUnsigned>
}
 8004c2a:	bf00      	nop
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b098      	sub	sp, #96	@ 0x60
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004c40:	f3ef 8311 	mrs	r3, BASEPRI
 8004c44:	f04f 0120 	mov.w	r1, #32
 8004c48:	f381 8811 	msr	BASEPRI, r1
 8004c4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c4e:	48b7      	ldr	r0, [pc, #732]	@ (8004f2c <_VPrintTarget+0x2f8>)
 8004c50:	f7ff fc75 	bl	800453e <_PreparePacket>
 8004c54:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8004c56:	4bb5      	ldr	r3, [pc, #724]	@ (8004f2c <_VPrintTarget+0x2f8>)
 8004c58:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8004c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c60:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	3301      	adds	r3, #1
 8004c66:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3301      	adds	r3, #1
 8004c78:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8004c7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 8183 	beq.w	8004f8a <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8004c84:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004c88:	2b25      	cmp	r3, #37	@ 0x25
 8004c8a:	f040 8170 	bne.w	8004f6e <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8004c92:	2301      	movs	r3, #1
 8004c94:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8004c9e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ca2:	3b23      	subs	r3, #35	@ 0x23
 8004ca4:	2b0d      	cmp	r3, #13
 8004ca6:	d83f      	bhi.n	8004d28 <_VPrintTarget+0xf4>
 8004ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb0 <_VPrintTarget+0x7c>)
 8004caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cae:	bf00      	nop
 8004cb0:	08004d19 	.word	0x08004d19
 8004cb4:	08004d29 	.word	0x08004d29
 8004cb8:	08004d29 	.word	0x08004d29
 8004cbc:	08004d29 	.word	0x08004d29
 8004cc0:	08004d29 	.word	0x08004d29
 8004cc4:	08004d29 	.word	0x08004d29
 8004cc8:	08004d29 	.word	0x08004d29
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004d09 	.word	0x08004d09
 8004cd4:	08004d29 	.word	0x08004d29
 8004cd8:	08004ce9 	.word	0x08004ce9
 8004cdc:	08004d29 	.word	0x08004d29
 8004ce0:	08004d29 	.word	0x08004d29
 8004ce4:	08004cf9 	.word	0x08004cf9
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8004ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cea:	f043 0301 	orr.w	r3, r3, #1
 8004cee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	60fb      	str	r3, [r7, #12]
 8004cf6:	e01a      	b.n	8004d2e <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8004cf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cfa:	f043 0302 	orr.w	r3, r3, #2
 8004cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	3301      	adds	r3, #1
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	e012      	b.n	8004d2e <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8004d08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d0a:	f043 0304 	orr.w	r3, r3, #4
 8004d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	3301      	adds	r3, #1
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	e00a      	b.n	8004d2e <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8004d18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d1a:	f043 0308 	orr.w	r3, r3, #8
 8004d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	3301      	adds	r3, #1
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	e002      	b.n	8004d2e <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d2c:	bf00      	nop
        }
      } while (v);
 8004d2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1b0      	bne.n	8004c96 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004d34:	2300      	movs	r3, #0
 8004d36:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8004d40:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d44:	2b2f      	cmp	r3, #47	@ 0x2f
 8004d46:	d912      	bls.n	8004d6e <_VPrintTarget+0x13a>
 8004d48:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d4c:	2b39      	cmp	r3, #57	@ 0x39
 8004d4e:	d80e      	bhi.n	8004d6e <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3301      	adds	r3, #1
 8004d54:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8004d56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d58:	4613      	mov	r3, r2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	4413      	add	r3, r2
 8004d5e:	005b      	lsls	r3, r3, #1
 8004d60:	461a      	mov	r2, r3
 8004d62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d66:	4413      	add	r3, r2
 8004d68:	3b30      	subs	r3, #48	@ 0x30
 8004d6a:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8004d6c:	e7e4      	b.n	8004d38 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8004d7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d80:	d11d      	bne.n	8004dbe <_VPrintTarget+0x18a>
        sFormat++;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	3301      	adds	r3, #1
 8004d86:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8004d90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d94:	2b2f      	cmp	r3, #47	@ 0x2f
 8004d96:	d912      	bls.n	8004dbe <_VPrintTarget+0x18a>
 8004d98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d9c:	2b39      	cmp	r3, #57	@ 0x39
 8004d9e:	d80e      	bhi.n	8004dbe <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	3301      	adds	r3, #1
 8004da4:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8004da6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004da8:	4613      	mov	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4413      	add	r3, r2
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	461a      	mov	r2, r3
 8004db2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004db6:	4413      	add	r3, r2
 8004db8:	3b30      	subs	r3, #48	@ 0x30
 8004dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8004dbc:	e7e4      	b.n	8004d88 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8004dc6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004dca:	2b6c      	cmp	r3, #108	@ 0x6c
 8004dcc:	d003      	beq.n	8004dd6 <_VPrintTarget+0x1a2>
 8004dce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004dd2:	2b68      	cmp	r3, #104	@ 0x68
 8004dd4:	d107      	bne.n	8004de6 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3301      	adds	r3, #1
 8004de2:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004de4:	e7ef      	b.n	8004dc6 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8004de6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004dea:	2b25      	cmp	r3, #37	@ 0x25
 8004dec:	f000 80b3 	beq.w	8004f56 <_VPrintTarget+0x322>
 8004df0:	2b25      	cmp	r3, #37	@ 0x25
 8004df2:	f2c0 80b7 	blt.w	8004f64 <_VPrintTarget+0x330>
 8004df6:	2b78      	cmp	r3, #120	@ 0x78
 8004df8:	f300 80b4 	bgt.w	8004f64 <_VPrintTarget+0x330>
 8004dfc:	2b58      	cmp	r3, #88	@ 0x58
 8004dfe:	f2c0 80b1 	blt.w	8004f64 <_VPrintTarget+0x330>
 8004e02:	3b58      	subs	r3, #88	@ 0x58
 8004e04:	2b20      	cmp	r3, #32
 8004e06:	f200 80ad 	bhi.w	8004f64 <_VPrintTarget+0x330>
 8004e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e10 <_VPrintTarget+0x1dc>)
 8004e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e10:	08004f07 	.word	0x08004f07
 8004e14:	08004f65 	.word	0x08004f65
 8004e18:	08004f65 	.word	0x08004f65
 8004e1c:	08004f65 	.word	0x08004f65
 8004e20:	08004f65 	.word	0x08004f65
 8004e24:	08004f65 	.word	0x08004f65
 8004e28:	08004f65 	.word	0x08004f65
 8004e2c:	08004f65 	.word	0x08004f65
 8004e30:	08004f65 	.word	0x08004f65
 8004e34:	08004f65 	.word	0x08004f65
 8004e38:	08004f65 	.word	0x08004f65
 8004e3c:	08004e95 	.word	0x08004e95
 8004e40:	08004ebb 	.word	0x08004ebb
 8004e44:	08004f65 	.word	0x08004f65
 8004e48:	08004f65 	.word	0x08004f65
 8004e4c:	08004f65 	.word	0x08004f65
 8004e50:	08004f65 	.word	0x08004f65
 8004e54:	08004f65 	.word	0x08004f65
 8004e58:	08004f65 	.word	0x08004f65
 8004e5c:	08004f65 	.word	0x08004f65
 8004e60:	08004f65 	.word	0x08004f65
 8004e64:	08004f65 	.word	0x08004f65
 8004e68:	08004f65 	.word	0x08004f65
 8004e6c:	08004f65 	.word	0x08004f65
 8004e70:	08004f31 	.word	0x08004f31
 8004e74:	08004f65 	.word	0x08004f65
 8004e78:	08004f65 	.word	0x08004f65
 8004e7c:	08004f65 	.word	0x08004f65
 8004e80:	08004f65 	.word	0x08004f65
 8004e84:	08004ee1 	.word	0x08004ee1
 8004e88:	08004f65 	.word	0x08004f65
 8004e8c:	08004f65 	.word	0x08004f65
 8004e90:	08004f07 	.word	0x08004f07
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	1d19      	adds	r1, r3, #4
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6011      	str	r1, [r2, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8004ea2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ea4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 8004ea8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004eac:	f107 0314 	add.w	r3, r7, #20
 8004eb0:	4611      	mov	r1, r2
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f7ff fd1c 	bl	80048f0 <_StoreChar>
        break;
 8004eb8:	e055      	b.n	8004f66 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	1d19      	adds	r1, r3, #4
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6011      	str	r1, [r2, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004ec8:	f107 0014 	add.w	r0, r7, #20
 8004ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ece:	9301      	str	r3, [sp, #4]
 8004ed0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ed6:	220a      	movs	r2, #10
 8004ed8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004eda:	f7ff fe1b 	bl	8004b14 <_PrintInt>
        break;
 8004ede:	e042      	b.n	8004f66 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	1d19      	adds	r1, r3, #4
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6011      	str	r1, [r2, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004eee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004ef0:	f107 0014 	add.w	r0, r7, #20
 8004ef4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ef6:	9301      	str	r3, [sp, #4]
 8004ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004efa:	9300      	str	r3, [sp, #0]
 8004efc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004efe:	220a      	movs	r2, #10
 8004f00:	f7ff fd72 	bl	80049e8 <_PrintUnsigned>
        break;
 8004f04:	e02f      	b.n	8004f66 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	1d19      	adds	r1, r3, #4
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6011      	str	r1, [r2, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004f14:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f16:	f107 0014 	add.w	r0, r7, #20
 8004f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f1c:	9301      	str	r3, [sp, #4]
 8004f1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f20:	9300      	str	r3, [sp, #0]
 8004f22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f24:	2210      	movs	r2, #16
 8004f26:	f7ff fd5f 	bl	80049e8 <_PrintUnsigned>
        break;
 8004f2a:	e01c      	b.n	8004f66 <_VPrintTarget+0x332>
 8004f2c:	20014348 	.word	0x20014348
      case 'p':
        v = va_arg(*pParamList, int);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	1d19      	adds	r1, r3, #4
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	6011      	str	r1, [r2, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004f3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f40:	f107 0014 	add.w	r0, r7, #20
 8004f44:	2300      	movs	r3, #0
 8004f46:	9301      	str	r3, [sp, #4]
 8004f48:	2308      	movs	r3, #8
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	2308      	movs	r3, #8
 8004f4e:	2210      	movs	r2, #16
 8004f50:	f7ff fd4a 	bl	80049e8 <_PrintUnsigned>
        break;
 8004f54:	e007      	b.n	8004f66 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004f56:	f107 0314 	add.w	r3, r7, #20
 8004f5a:	2125      	movs	r1, #37	@ 0x25
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7ff fcc7 	bl	80048f0 <_StoreChar>
        break;
 8004f62:	e000      	b.n	8004f66 <_VPrintTarget+0x332>
      default:
        break;
 8004f64:	bf00      	nop
      }
      sFormat++;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	3301      	adds	r3, #1
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	e007      	b.n	8004f7e <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004f6e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8004f72:	f107 0314 	add.w	r3, r7, #20
 8004f76:	4611      	mov	r1, r2
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff fcb9 	bl	80048f0 <_StoreChar>
    }
  } while (*sFormat);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f47f ae72 	bne.w	8004c6c <_VPrintTarget+0x38>
 8004f88:	e000      	b.n	8004f8c <_VPrintTarget+0x358>
      break;
 8004f8a:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d041      	beq.n	8005016 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004f92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fa2:	e00b      	b.n	8004fbc <_VPrintTarget+0x388>
 8004fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004faa:	1c59      	adds	r1, r3, #1
 8004fac:	6439      	str	r1, [r7, #64]	@ 0x40
 8004fae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]
 8004fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fb8:	09db      	lsrs	r3, r3, #7
 8004fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fc0:	d8f0      	bhi.n	8004fa4 <_VPrintTarget+0x370>
 8004fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fc4:	1c5a      	adds	r2, r3, #1
 8004fc6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004fc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]
 8004fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fd0:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fda:	e00b      	b.n	8004ff4 <_VPrintTarget+0x3c0>
 8004fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe2:	1c59      	adds	r1, r3, #1
 8004fe4:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fe6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fea:	b2d2      	uxtb	r2, r2
 8004fec:	701a      	strb	r2, [r3, #0]
 8004fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ff0:	09db      	lsrs	r3, r3, #7
 8004ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ff6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ff8:	d8f0      	bhi.n	8004fdc <_VPrintTarget+0x3a8>
 8004ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ffc:	1c5a      	adds	r2, r3, #1
 8004ffe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005000:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	701a      	strb	r2, [r3, #0]
 8005006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005008:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	69b9      	ldr	r1, [r7, #24]
 800500e:	221a      	movs	r2, #26
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fb85 	bl	8004720 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005018:	f383 8811 	msr	BASEPRI, r3
#endif
}
 800501c:	bf00      	nop
 800501e:	3758      	adds	r7, #88	@ 0x58
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005032:	2300      	movs	r3, #0
 8005034:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005038:	4917      	ldr	r1, [pc, #92]	@ (8005098 <SEGGER_SYSVIEW_Init+0x74>)
 800503a:	4818      	ldr	r0, [pc, #96]	@ (800509c <SEGGER_SYSVIEW_Init+0x78>)
 800503c:	f7ff f93e 	bl	80042bc <SEGGER_RTT_AllocUpBuffer>
 8005040:	4603      	mov	r3, r0
 8005042:	b2da      	uxtb	r2, r3
 8005044:	4b16      	ldr	r3, [pc, #88]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005046:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005048:	4b15      	ldr	r3, [pc, #84]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800504a:	785a      	ldrb	r2, [r3, #1]
 800504c:	4b14      	ldr	r3, [pc, #80]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800504e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005050:	4b13      	ldr	r3, [pc, #76]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005052:	7e1b      	ldrb	r3, [r3, #24]
 8005054:	4618      	mov	r0, r3
 8005056:	2300      	movs	r3, #0
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	2308      	movs	r3, #8
 800505c:	4a11      	ldr	r2, [pc, #68]	@ (80050a4 <SEGGER_SYSVIEW_Init+0x80>)
 800505e:	490f      	ldr	r1, [pc, #60]	@ (800509c <SEGGER_SYSVIEW_Init+0x78>)
 8005060:	f7ff f9b0 	bl	80043c4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005064:	4b0e      	ldr	r3, [pc, #56]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800506a:	4b0f      	ldr	r3, [pc, #60]	@ (80050a8 <SEGGER_SYSVIEW_Init+0x84>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a0c      	ldr	r2, [pc, #48]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005070:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005072:	4a0b      	ldr	r2, [pc, #44]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005078:	4a09      	ldr	r2, [pc, #36]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800507e:	4a08      	ldr	r2, [pc, #32]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005084:	4a06      	ldr	r2, [pc, #24]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800508a:	4b05      	ldr	r3, [pc, #20]	@ (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800508c:	2200      	movs	r2, #0
 800508e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005090:	bf00      	nop
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	20013310 	.word	0x20013310
 800509c:	08006018 	.word	0x08006018
 80050a0:	20014318 	.word	0x20014318
 80050a4:	20014310 	.word	0x20014310
 80050a8:	e0001004 	.word	0xe0001004

080050ac <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80050b4:	4a04      	ldr	r2, [pc, #16]	@ (80050c8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6113      	str	r3, [r2, #16]
}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	20014318 	.word	0x20014318

080050cc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80050d4:	f3ef 8311 	mrs	r3, BASEPRI
 80050d8:	f04f 0120 	mov.w	r1, #32
 80050dc:	f381 8811 	msr	BASEPRI, r1
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	4808      	ldr	r0, [pc, #32]	@ (8005104 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80050e4:	f7ff fa2b 	bl	800453e <_PreparePacket>
 80050e8:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	68b8      	ldr	r0, [r7, #8]
 80050f0:	f7ff fb16 	bl	8004720 <_SendPacket>
  RECORD_END();
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f383 8811 	msr	BASEPRI, r3
}
 80050fa:	bf00      	nop
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	20014348 	.word	0x20014348

08005108 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005112:	f3ef 8311 	mrs	r3, BASEPRI
 8005116:	f04f 0120 	mov.w	r1, #32
 800511a:	f381 8811 	msr	BASEPRI, r1
 800511e:	617b      	str	r3, [r7, #20]
 8005120:	4816      	ldr	r0, [pc, #88]	@ (800517c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005122:	f7ff fa0c 	bl	800453e <_PreparePacket>
 8005126:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	61fb      	str	r3, [r7, #28]
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	61bb      	str	r3, [r7, #24]
 8005134:	e00b      	b.n	800514e <SEGGER_SYSVIEW_RecordU32+0x46>
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	b2da      	uxtb	r2, r3
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	1c59      	adds	r1, r3, #1
 800513e:	61f9      	str	r1, [r7, #28]
 8005140:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	09db      	lsrs	r3, r3, #7
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	2b7f      	cmp	r3, #127	@ 0x7f
 8005152:	d8f0      	bhi.n	8005136 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	61fa      	str	r2, [r7, #28]
 800515a:	69ba      	ldr	r2, [r7, #24]
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	68f9      	ldr	r1, [r7, #12]
 8005168:	6938      	ldr	r0, [r7, #16]
 800516a:	f7ff fad9 	bl	8004720 <_SendPacket>
  RECORD_END();
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f383 8811 	msr	BASEPRI, r3
}
 8005174:	bf00      	nop
 8005176:	3720      	adds	r7, #32
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	20014348 	.word	0x20014348

08005180 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005180:	b580      	push	{r7, lr}
 8005182:	b08c      	sub	sp, #48	@ 0x30
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800518c:	f3ef 8311 	mrs	r3, BASEPRI
 8005190:	f04f 0120 	mov.w	r1, #32
 8005194:	f381 8811 	msr	BASEPRI, r1
 8005198:	61fb      	str	r3, [r7, #28]
 800519a:	4825      	ldr	r0, [pc, #148]	@ (8005230 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800519c:	f7ff f9cf 	bl	800453e <_PreparePacket>
 80051a0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ae:	e00b      	b.n	80051c8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80051b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b6:	1c59      	adds	r1, r3, #1
 80051b8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80051ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	701a      	strb	r2, [r3, #0]
 80051c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c4:	09db      	lsrs	r3, r3, #7
 80051c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80051cc:	d8f0      	bhi.n	80051b0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80051ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]
 80051da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051dc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	623b      	str	r3, [r7, #32]
 80051e6:	e00b      	b.n	8005200 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ee:	1c59      	adds	r1, r3, #1
 80051f0:	6279      	str	r1, [r7, #36]	@ 0x24
 80051f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	701a      	strb	r2, [r3, #0]
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	09db      	lsrs	r3, r3, #7
 80051fe:	623b      	str	r3, [r7, #32]
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	2b7f      	cmp	r3, #127	@ 0x7f
 8005204:	d8f0      	bhi.n	80051e8 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	627a      	str	r2, [r7, #36]	@ 0x24
 800520c:	6a3a      	ldr	r2, [r7, #32]
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]
 8005212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005214:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	6979      	ldr	r1, [r7, #20]
 800521a:	69b8      	ldr	r0, [r7, #24]
 800521c:	f7ff fa80 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	f383 8811 	msr	BASEPRI, r3
}
 8005226:	bf00      	nop
 8005228:	3730      	adds	r7, #48	@ 0x30
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	20014348 	.word	0x20014348

08005234 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005234:	b580      	push	{r7, lr}
 8005236:	b08c      	sub	sp, #48	@ 0x30
 8005238:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800523a:	4b59      	ldr	r3, [pc, #356]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 800523c:	2201      	movs	r2, #1
 800523e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005240:	f3ef 8311 	mrs	r3, BASEPRI
 8005244:	f04f 0120 	mov.w	r1, #32
 8005248:	f381 8811 	msr	BASEPRI, r1
 800524c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800524e:	4b54      	ldr	r3, [pc, #336]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 8005250:	785b      	ldrb	r3, [r3, #1]
 8005252:	220a      	movs	r2, #10
 8005254:	4953      	ldr	r1, [pc, #332]	@ (80053a4 <SEGGER_SYSVIEW_Start+0x170>)
 8005256:	4618      	mov	r0, r3
 8005258:	f7fa ffba 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005262:	f7fe fcff 	bl	8003c64 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005266:	200a      	movs	r0, #10
 8005268:	f7ff ff30 	bl	80050cc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800526c:	f3ef 8311 	mrs	r3, BASEPRI
 8005270:	f04f 0120 	mov.w	r1, #32
 8005274:	f381 8811 	msr	BASEPRI, r1
 8005278:	60bb      	str	r3, [r7, #8]
 800527a:	484b      	ldr	r0, [pc, #300]	@ (80053a8 <SEGGER_SYSVIEW_Start+0x174>)
 800527c:	f7ff f95f 	bl	800453e <_PreparePacket>
 8005280:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800528a:	4b45      	ldr	r3, [pc, #276]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005290:	e00b      	b.n	80052aa <SEGGER_SYSVIEW_Start+0x76>
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	b2da      	uxtb	r2, r3
 8005296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005298:	1c59      	adds	r1, r3, #1
 800529a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800529c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80052a0:	b2d2      	uxtb	r2, r2
 80052a2:	701a      	strb	r2, [r3, #0]
 80052a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a6:	09db      	lsrs	r3, r3, #7
 80052a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80052ae:	d8f0      	bhi.n	8005292 <SEGGER_SYSVIEW_Start+0x5e>
 80052b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052b8:	b2d2      	uxtb	r2, r2
 80052ba:	701a      	strb	r2, [r3, #0]
 80052bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052be:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80052c4:	4b36      	ldr	r3, [pc, #216]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	623b      	str	r3, [r7, #32]
 80052ca:	e00b      	b.n	80052e4 <SEGGER_SYSVIEW_Start+0xb0>
 80052cc:	6a3b      	ldr	r3, [r7, #32]
 80052ce:	b2da      	uxtb	r2, r3
 80052d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d2:	1c59      	adds	r1, r3, #1
 80052d4:	6279      	str	r1, [r7, #36]	@ 0x24
 80052d6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80052da:	b2d2      	uxtb	r2, r2
 80052dc:	701a      	strb	r2, [r3, #0]
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	09db      	lsrs	r3, r3, #7
 80052e2:	623b      	str	r3, [r7, #32]
 80052e4:	6a3b      	ldr	r3, [r7, #32]
 80052e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80052e8:	d8f0      	bhi.n	80052cc <SEGGER_SYSVIEW_Start+0x98>
 80052ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80052f0:	6a3a      	ldr	r2, [r7, #32]
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	701a      	strb	r2, [r3, #0]
 80052f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	61fb      	str	r3, [r7, #28]
 80052fe:	4b28      	ldr	r3, [pc, #160]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	61bb      	str	r3, [r7, #24]
 8005304:	e00b      	b.n	800531e <SEGGER_SYSVIEW_Start+0xea>
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	b2da      	uxtb	r2, r3
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	1c59      	adds	r1, r3, #1
 800530e:	61f9      	str	r1, [r7, #28]
 8005310:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005314:	b2d2      	uxtb	r2, r2
 8005316:	701a      	strb	r2, [r3, #0]
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	09db      	lsrs	r3, r3, #7
 800531c:	61bb      	str	r3, [r7, #24]
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	2b7f      	cmp	r3, #127	@ 0x7f
 8005322:	d8f0      	bhi.n	8005306 <SEGGER_SYSVIEW_Start+0xd2>
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	61fa      	str	r2, [r7, #28]
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	701a      	strb	r2, [r3, #0]
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	617b      	str	r3, [r7, #20]
 8005338:	2300      	movs	r3, #0
 800533a:	613b      	str	r3, [r7, #16]
 800533c:	e00b      	b.n	8005356 <SEGGER_SYSVIEW_Start+0x122>
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	b2da      	uxtb	r2, r3
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	1c59      	adds	r1, r3, #1
 8005346:	6179      	str	r1, [r7, #20]
 8005348:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	701a      	strb	r2, [r3, #0]
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	09db      	lsrs	r3, r3, #7
 8005354:	613b      	str	r3, [r7, #16]
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	2b7f      	cmp	r3, #127	@ 0x7f
 800535a:	d8f0      	bhi.n	800533e <SEGGER_SYSVIEW_Start+0x10a>
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	617a      	str	r2, [r7, #20]
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	b2d2      	uxtb	r2, r2
 8005366:	701a      	strb	r2, [r3, #0]
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800536c:	2218      	movs	r2, #24
 800536e:	6839      	ldr	r1, [r7, #0]
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f7ff f9d5 	bl	8004720 <_SendPacket>
      RECORD_END();
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800537c:	4b08      	ldr	r3, [pc, #32]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	2b00      	cmp	r3, #0
 8005382:	d002      	beq.n	800538a <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005384:	4b06      	ldr	r3, [pc, #24]	@ (80053a0 <SEGGER_SYSVIEW_Start+0x16c>)
 8005386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005388:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800538a:	f000 f9eb 	bl	8005764 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800538e:	f000 f9b1 	bl	80056f4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005392:	f000 fc73 	bl	8005c7c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005396:	bf00      	nop
 8005398:	3730      	adds	r7, #48	@ 0x30
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	20014318 	.word	0x20014318
 80053a4:	08006048 	.word	0x08006048
 80053a8:	20014348 	.word	0x20014348

080053ac <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80053b2:	f3ef 8311 	mrs	r3, BASEPRI
 80053b6:	f04f 0120 	mov.w	r1, #32
 80053ba:	f381 8811 	msr	BASEPRI, r1
 80053be:	607b      	str	r3, [r7, #4]
 80053c0:	480b      	ldr	r0, [pc, #44]	@ (80053f0 <SEGGER_SYSVIEW_Stop+0x44>)
 80053c2:	f7ff f8bc 	bl	800453e <_PreparePacket>
 80053c6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80053c8:	4b0a      	ldr	r3, [pc, #40]	@ (80053f4 <SEGGER_SYSVIEW_Stop+0x48>)
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d007      	beq.n	80053e0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80053d0:	220b      	movs	r2, #11
 80053d2:	6839      	ldr	r1, [r7, #0]
 80053d4:	6838      	ldr	r0, [r7, #0]
 80053d6:	f7ff f9a3 	bl	8004720 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80053da:	4b06      	ldr	r3, [pc, #24]	@ (80053f4 <SEGGER_SYSVIEW_Stop+0x48>)
 80053dc:	2200      	movs	r2, #0
 80053de:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f383 8811 	msr	BASEPRI, r3
}
 80053e6:	bf00      	nop
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20014348 	.word	0x20014348
 80053f4:	20014318 	.word	0x20014318

080053f8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b08c      	sub	sp, #48	@ 0x30
 80053fc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80053fe:	f3ef 8311 	mrs	r3, BASEPRI
 8005402:	f04f 0120 	mov.w	r1, #32
 8005406:	f381 8811 	msr	BASEPRI, r1
 800540a:	60fb      	str	r3, [r7, #12]
 800540c:	4845      	ldr	r0, [pc, #276]	@ (8005524 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800540e:	f7ff f896 	bl	800453e <_PreparePacket>
 8005412:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800541c:	4b42      	ldr	r3, [pc, #264]	@ (8005528 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005422:	e00b      	b.n	800543c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005426:	b2da      	uxtb	r2, r3
 8005428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542a:	1c59      	adds	r1, r3, #1
 800542c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800542e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005438:	09db      	lsrs	r3, r3, #7
 800543a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005440:	d8f0      	bhi.n	8005424 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005444:	1c5a      	adds	r2, r3, #1
 8005446:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005448:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	701a      	strb	r2, [r3, #0]
 800544e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005450:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
 8005456:	4b34      	ldr	r3, [pc, #208]	@ (8005528 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	623b      	str	r3, [r7, #32]
 800545c:	e00b      	b.n	8005476 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	b2da      	uxtb	r2, r3
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	1c59      	adds	r1, r3, #1
 8005466:	6279      	str	r1, [r7, #36]	@ 0x24
 8005468:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	701a      	strb	r2, [r3, #0]
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	09db      	lsrs	r3, r3, #7
 8005474:	623b      	str	r3, [r7, #32]
 8005476:	6a3b      	ldr	r3, [r7, #32]
 8005478:	2b7f      	cmp	r3, #127	@ 0x7f
 800547a:	d8f0      	bhi.n	800545e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800547c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547e:	1c5a      	adds	r2, r3, #1
 8005480:	627a      	str	r2, [r7, #36]	@ 0x24
 8005482:	6a3a      	ldr	r2, [r7, #32]
 8005484:	b2d2      	uxtb	r2, r2
 8005486:	701a      	strb	r2, [r3, #0]
 8005488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	61fb      	str	r3, [r7, #28]
 8005490:	4b25      	ldr	r3, [pc, #148]	@ (8005528 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005492:	691b      	ldr	r3, [r3, #16]
 8005494:	61bb      	str	r3, [r7, #24]
 8005496:	e00b      	b.n	80054b0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	b2da      	uxtb	r2, r3
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	1c59      	adds	r1, r3, #1
 80054a0:	61f9      	str	r1, [r7, #28]
 80054a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054a6:	b2d2      	uxtb	r2, r2
 80054a8:	701a      	strb	r2, [r3, #0]
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	09db      	lsrs	r3, r3, #7
 80054ae:	61bb      	str	r3, [r7, #24]
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80054b4:	d8f0      	bhi.n	8005498 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	61fa      	str	r2, [r7, #28]
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	701a      	strb	r2, [r3, #0]
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	2300      	movs	r3, #0
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	e00b      	b.n	80054e8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	1c59      	adds	r1, r3, #1
 80054d8:	6179      	str	r1, [r7, #20]
 80054da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054de:	b2d2      	uxtb	r2, r2
 80054e0:	701a      	strb	r2, [r3, #0]
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	09db      	lsrs	r3, r3, #7
 80054e6:	613b      	str	r3, [r7, #16]
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80054ec:	d8f0      	bhi.n	80054d0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	617a      	str	r2, [r7, #20]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80054fe:	2218      	movs	r2, #24
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	68b8      	ldr	r0, [r7, #8]
 8005504:	f7ff f90c 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800550e:	4b06      	ldr	r3, [pc, #24]	@ (8005528 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	2b00      	cmp	r3, #0
 8005514:	d002      	beq.n	800551c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005516:	4b04      	ldr	r3, [pc, #16]	@ (8005528 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551a:	4798      	blx	r3
  }
}
 800551c:	bf00      	nop
 800551e:	3730      	adds	r7, #48	@ 0x30
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	20014348 	.word	0x20014348
 8005528:	20014318 	.word	0x20014318

0800552c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800552c:	b580      	push	{r7, lr}
 800552e:	b092      	sub	sp, #72	@ 0x48
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005534:	f3ef 8311 	mrs	r3, BASEPRI
 8005538:	f04f 0120 	mov.w	r1, #32
 800553c:	f381 8811 	msr	BASEPRI, r1
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	486a      	ldr	r0, [pc, #424]	@ (80056ec <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005544:	f7fe fffb 	bl	800453e <_PreparePacket>
 8005548:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	647b      	str	r3, [r7, #68]	@ 0x44
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	4b66      	ldr	r3, [pc, #408]	@ (80056f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	643b      	str	r3, [r7, #64]	@ 0x40
 800555e:	e00b      	b.n	8005578 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005560:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005562:	b2da      	uxtb	r2, r3
 8005564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005566:	1c59      	adds	r1, r3, #1
 8005568:	6479      	str	r1, [r7, #68]	@ 0x44
 800556a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800556e:	b2d2      	uxtb	r2, r2
 8005570:	701a      	strb	r2, [r3, #0]
 8005572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005574:	09db      	lsrs	r3, r3, #7
 8005576:	643b      	str	r3, [r7, #64]	@ 0x40
 8005578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800557a:	2b7f      	cmp	r3, #127	@ 0x7f
 800557c:	d8f0      	bhi.n	8005560 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800557e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005580:	1c5a      	adds	r2, r3, #1
 8005582:	647a      	str	r2, [r7, #68]	@ 0x44
 8005584:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	701a      	strb	r2, [r3, #0]
 800558a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800558c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005598:	e00b      	b.n	80055b2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	b2da      	uxtb	r2, r3
 800559e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a0:	1c59      	adds	r1, r3, #1
 80055a2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80055a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80055a8:	b2d2      	uxtb	r2, r2
 80055aa:	701a      	strb	r2, [r3, #0]
 80055ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ae:	09db      	lsrs	r3, r3, #7
 80055b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80055b6:	d8f0      	bhi.n	800559a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80055b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80055be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055c0:	b2d2      	uxtb	r2, r2
 80055c2:	701a      	strb	r2, [r3, #0]
 80055c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2220      	movs	r2, #32
 80055ce:	4619      	mov	r1, r3
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f7fe ff67 	bl	80044a4 <_EncodeStr>
 80055d6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80055d8:	2209      	movs	r2, #9
 80055da:	68f9      	ldr	r1, [r7, #12]
 80055dc:	6938      	ldr	r0, [r7, #16]
 80055de:	f7ff f89f 	bl	8004720 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	4b40      	ldr	r3, [pc, #256]	@ (80056f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80055f6:	e00b      	b.n	8005610 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	b2da      	uxtb	r2, r3
 80055fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055fe:	1c59      	adds	r1, r3, #1
 8005600:	6379      	str	r1, [r7, #52]	@ 0x34
 8005602:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]
 800560a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560c:	09db      	lsrs	r3, r3, #7
 800560e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005612:	2b7f      	cmp	r3, #127	@ 0x7f
 8005614:	d8f0      	bhi.n	80055f8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005618:	1c5a      	adds	r2, r3, #1
 800561a:	637a      	str	r2, [r7, #52]	@ 0x34
 800561c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	701a      	strb	r2, [r3, #0]
 8005622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005624:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005630:	e00b      	b.n	800564a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005634:	b2da      	uxtb	r2, r3
 8005636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005638:	1c59      	adds	r1, r3, #1
 800563a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800563c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	701a      	strb	r2, [r3, #0]
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	09db      	lsrs	r3, r3, #7
 8005648:	62bb      	str	r3, [r7, #40]	@ 0x28
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	2b7f      	cmp	r3, #127	@ 0x7f
 800564e:	d8f0      	bhi.n	8005632 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005656:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	627b      	str	r3, [r7, #36]	@ 0x24
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	623b      	str	r3, [r7, #32]
 800566a:	e00b      	b.n	8005684 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800566c:	6a3b      	ldr	r3, [r7, #32]
 800566e:	b2da      	uxtb	r2, r3
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	1c59      	adds	r1, r3, #1
 8005674:	6279      	str	r1, [r7, #36]	@ 0x24
 8005676:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	701a      	strb	r2, [r3, #0]
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	09db      	lsrs	r3, r3, #7
 8005682:	623b      	str	r3, [r7, #32]
 8005684:	6a3b      	ldr	r3, [r7, #32]
 8005686:	2b7f      	cmp	r3, #127	@ 0x7f
 8005688:	d8f0      	bhi.n	800566c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	1c5a      	adds	r2, r3, #1
 800568e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005690:	6a3a      	ldr	r2, [r7, #32]
 8005692:	b2d2      	uxtb	r2, r2
 8005694:	701a      	strb	r2, [r3, #0]
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	61fb      	str	r3, [r7, #28]
 800569e:	2300      	movs	r3, #0
 80056a0:	61bb      	str	r3, [r7, #24]
 80056a2:	e00b      	b.n	80056bc <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	1c59      	adds	r1, r3, #1
 80056ac:	61f9      	str	r1, [r7, #28]
 80056ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	701a      	strb	r2, [r3, #0]
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	09db      	lsrs	r3, r3, #7
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	2b7f      	cmp	r3, #127	@ 0x7f
 80056c0:	d8f0      	bhi.n	80056a4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	61fa      	str	r2, [r7, #28]
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	b2d2      	uxtb	r2, r2
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80056d2:	2215      	movs	r2, #21
 80056d4:	68f9      	ldr	r1, [r7, #12]
 80056d6:	6938      	ldr	r0, [r7, #16]
 80056d8:	f7ff f822 	bl	8004720 <_SendPacket>
  RECORD_END();
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f383 8811 	msr	BASEPRI, r3
}
 80056e2:	bf00      	nop
 80056e4:	3748      	adds	r7, #72	@ 0x48
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	20014348 	.word	0x20014348
 80056f0:	20014318 	.word	0x20014318

080056f4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80056f8:	4b07      	ldr	r3, [pc, #28]	@ (8005718 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80056fa:	6a1b      	ldr	r3, [r3, #32]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d008      	beq.n	8005712 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005700:	4b05      	ldr	r3, [pc, #20]	@ (8005718 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005702:	6a1b      	ldr	r3, [r3, #32]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800570a:	4b03      	ldr	r3, [pc, #12]	@ (8005718 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	4798      	blx	r3
  }
}
 8005712:	bf00      	nop
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	20014318 	.word	0x20014318

0800571c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005724:	f3ef 8311 	mrs	r3, BASEPRI
 8005728:	f04f 0120 	mov.w	r1, #32
 800572c:	f381 8811 	msr	BASEPRI, r1
 8005730:	617b      	str	r3, [r7, #20]
 8005732:	480b      	ldr	r0, [pc, #44]	@ (8005760 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005734:	f7fe ff03 	bl	800453e <_PreparePacket>
 8005738:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800573a:	2280      	movs	r2, #128	@ 0x80
 800573c:	6879      	ldr	r1, [r7, #4]
 800573e:	6938      	ldr	r0, [r7, #16]
 8005740:	f7fe feb0 	bl	80044a4 <_EncodeStr>
 8005744:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005746:	220e      	movs	r2, #14
 8005748:	68f9      	ldr	r1, [r7, #12]
 800574a:	6938      	ldr	r0, [r7, #16]
 800574c:	f7fe ffe8 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f383 8811 	msr	BASEPRI, r3
}
 8005756:	bf00      	nop
 8005758:	3718      	adds	r7, #24
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	20014348 	.word	0x20014348

08005764 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005764:	b590      	push	{r4, r7, lr}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800576a:	4b15      	ldr	r3, [pc, #84]	@ (80057c0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d01a      	beq.n	80057a8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8005772:	4b13      	ldr	r3, [pc, #76]	@ (80057c0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d015      	beq.n	80057a8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800577c:	4b10      	ldr	r3, [pc, #64]	@ (80057c0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4798      	blx	r3
 8005784:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005788:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800578a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800578e:	f04f 0200 	mov.w	r2, #0
 8005792:	f04f 0300 	mov.w	r3, #0
 8005796:	000a      	movs	r2, r1
 8005798:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800579a:	4613      	mov	r3, r2
 800579c:	461a      	mov	r2, r3
 800579e:	4621      	mov	r1, r4
 80057a0:	200d      	movs	r0, #13
 80057a2:	f7ff fced 	bl	8005180 <SEGGER_SYSVIEW_RecordU32x2>
 80057a6:	e006      	b.n	80057b6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80057a8:	4b06      	ldr	r3, [pc, #24]	@ (80057c4 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4619      	mov	r1, r3
 80057ae:	200c      	movs	r0, #12
 80057b0:	f7ff fcaa 	bl	8005108 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd90      	pop	{r4, r7, pc}
 80057be:	bf00      	nop
 80057c0:	20014318 	.word	0x20014318
 80057c4:	e0001004 	.word	0xe0001004

080057c8 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80057ce:	f3ef 8311 	mrs	r3, BASEPRI
 80057d2:	f04f 0120 	mov.w	r1, #32
 80057d6:	f381 8811 	msr	BASEPRI, r1
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	4819      	ldr	r0, [pc, #100]	@ (8005844 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80057de:	f7fe feae 	bl	800453e <_PreparePacket>
 80057e2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80057e8:	4b17      	ldr	r3, [pc, #92]	@ (8005848 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057f0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	617b      	str	r3, [r7, #20]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	613b      	str	r3, [r7, #16]
 80057fa:	e00b      	b.n	8005814 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	1c59      	adds	r1, r3, #1
 8005804:	6179      	str	r1, [r7, #20]
 8005806:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	09db      	lsrs	r3, r3, #7
 8005812:	613b      	str	r3, [r7, #16]
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	2b7f      	cmp	r3, #127	@ 0x7f
 8005818:	d8f0      	bhi.n	80057fc <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	1c5a      	adds	r2, r3, #1
 800581e:	617a      	str	r2, [r7, #20]
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800582a:	2202      	movs	r2, #2
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	68b8      	ldr	r0, [r7, #8]
 8005830:	f7fe ff76 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f383 8811 	msr	BASEPRI, r3
}
 800583a:	bf00      	nop
 800583c:	3718      	adds	r7, #24
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	20014348 	.word	0x20014348
 8005848:	e000ed04 	.word	0xe000ed04

0800584c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005852:	f3ef 8311 	mrs	r3, BASEPRI
 8005856:	f04f 0120 	mov.w	r1, #32
 800585a:	f381 8811 	msr	BASEPRI, r1
 800585e:	607b      	str	r3, [r7, #4]
 8005860:	4807      	ldr	r0, [pc, #28]	@ (8005880 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005862:	f7fe fe6c 	bl	800453e <_PreparePacket>
 8005866:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005868:	2203      	movs	r2, #3
 800586a:	6839      	ldr	r1, [r7, #0]
 800586c:	6838      	ldr	r0, [r7, #0]
 800586e:	f7fe ff57 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f383 8811 	msr	BASEPRI, r3
}
 8005878:	bf00      	nop
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	20014348 	.word	0x20014348

08005884 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800588a:	f3ef 8311 	mrs	r3, BASEPRI
 800588e:	f04f 0120 	mov.w	r1, #32
 8005892:	f381 8811 	msr	BASEPRI, r1
 8005896:	607b      	str	r3, [r7, #4]
 8005898:	4807      	ldr	r0, [pc, #28]	@ (80058b8 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800589a:	f7fe fe50 	bl	800453e <_PreparePacket>
 800589e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80058a0:	2212      	movs	r2, #18
 80058a2:	6839      	ldr	r1, [r7, #0]
 80058a4:	6838      	ldr	r0, [r7, #0]
 80058a6:	f7fe ff3b 	bl	8004720 <_SendPacket>
  RECORD_END();
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f383 8811 	msr	BASEPRI, r3
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	20014348 	.word	0x20014348

080058bc <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80058c2:	f3ef 8311 	mrs	r3, BASEPRI
 80058c6:	f04f 0120 	mov.w	r1, #32
 80058ca:	f381 8811 	msr	BASEPRI, r1
 80058ce:	607b      	str	r3, [r7, #4]
 80058d0:	4807      	ldr	r0, [pc, #28]	@ (80058f0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80058d2:	f7fe fe34 	bl	800453e <_PreparePacket>
 80058d6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80058d8:	2211      	movs	r2, #17
 80058da:	6839      	ldr	r1, [r7, #0]
 80058dc:	6838      	ldr	r0, [r7, #0]
 80058de:	f7fe ff1f 	bl	8004720 <_SendPacket>
  RECORD_END();
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f383 8811 	msr	BASEPRI, r3
}
 80058e8:	bf00      	nop
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	20014348 	.word	0x20014348

080058f4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b088      	sub	sp, #32
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80058fc:	f3ef 8311 	mrs	r3, BASEPRI
 8005900:	f04f 0120 	mov.w	r1, #32
 8005904:	f381 8811 	msr	BASEPRI, r1
 8005908:	617b      	str	r3, [r7, #20]
 800590a:	4819      	ldr	r0, [pc, #100]	@ (8005970 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800590c:	f7fe fe17 	bl	800453e <_PreparePacket>
 8005910:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005916:	4b17      	ldr	r3, [pc, #92]	@ (8005974 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	61fb      	str	r3, [r7, #28]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	e00b      	b.n	8005942 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	b2da      	uxtb	r2, r3
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	1c59      	adds	r1, r3, #1
 8005932:	61f9      	str	r1, [r7, #28]
 8005934:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	09db      	lsrs	r3, r3, #7
 8005940:	61bb      	str	r3, [r7, #24]
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	2b7f      	cmp	r3, #127	@ 0x7f
 8005946:	d8f0      	bhi.n	800592a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	61fa      	str	r2, [r7, #28]
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	b2d2      	uxtb	r2, r2
 8005952:	701a      	strb	r2, [r3, #0]
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005958:	2208      	movs	r2, #8
 800595a:	68f9      	ldr	r1, [r7, #12]
 800595c:	6938      	ldr	r0, [r7, #16]
 800595e:	f7fe fedf 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f383 8811 	msr	BASEPRI, r3
}
 8005968:	bf00      	nop
 800596a:	3720      	adds	r7, #32
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20014348 	.word	0x20014348
 8005974:	20014318 	.word	0x20014318

08005978 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005978:	b580      	push	{r7, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005980:	f3ef 8311 	mrs	r3, BASEPRI
 8005984:	f04f 0120 	mov.w	r1, #32
 8005988:	f381 8811 	msr	BASEPRI, r1
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	4819      	ldr	r0, [pc, #100]	@ (80059f4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005990:	f7fe fdd5 	bl	800453e <_PreparePacket>
 8005994:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800599a:	4b17      	ldr	r3, [pc, #92]	@ (80059f8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	61fb      	str	r3, [r7, #28]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	61bb      	str	r3, [r7, #24]
 80059ac:	e00b      	b.n	80059c6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	1c59      	adds	r1, r3, #1
 80059b6:	61f9      	str	r1, [r7, #28]
 80059b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	701a      	strb	r2, [r3, #0]
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	09db      	lsrs	r3, r3, #7
 80059c4:	61bb      	str	r3, [r7, #24]
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80059ca:	d8f0      	bhi.n	80059ae <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	61fa      	str	r2, [r7, #28]
 80059d2:	69ba      	ldr	r2, [r7, #24]
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80059dc:	2204      	movs	r2, #4
 80059de:	68f9      	ldr	r1, [r7, #12]
 80059e0:	6938      	ldr	r0, [r7, #16]
 80059e2:	f7fe fe9d 	bl	8004720 <_SendPacket>
  RECORD_END();
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f383 8811 	msr	BASEPRI, r3
}
 80059ec:	bf00      	nop
 80059ee:	3720      	adds	r7, #32
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	20014348 	.word	0x20014348
 80059f8:	20014318 	.word	0x20014318

080059fc <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b088      	sub	sp, #32
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005a04:	f3ef 8311 	mrs	r3, BASEPRI
 8005a08:	f04f 0120 	mov.w	r1, #32
 8005a0c:	f381 8811 	msr	BASEPRI, r1
 8005a10:	617b      	str	r3, [r7, #20]
 8005a12:	4819      	ldr	r0, [pc, #100]	@ (8005a78 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005a14:	f7fe fd93 	bl	800453e <_PreparePacket>
 8005a18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005a1e:	4b17      	ldr	r3, [pc, #92]	@ (8005a7c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	61fb      	str	r3, [r7, #28]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	61bb      	str	r3, [r7, #24]
 8005a30:	e00b      	b.n	8005a4a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	b2da      	uxtb	r2, r3
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	1c59      	adds	r1, r3, #1
 8005a3a:	61f9      	str	r1, [r7, #28]
 8005a3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a40:	b2d2      	uxtb	r2, r2
 8005a42:	701a      	strb	r2, [r3, #0]
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	09db      	lsrs	r3, r3, #7
 8005a48:	61bb      	str	r3, [r7, #24]
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a4e:	d8f0      	bhi.n	8005a32 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	61fa      	str	r2, [r7, #28]
 8005a56:	69ba      	ldr	r2, [r7, #24]
 8005a58:	b2d2      	uxtb	r2, r2
 8005a5a:	701a      	strb	r2, [r3, #0]
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005a60:	2206      	movs	r2, #6
 8005a62:	68f9      	ldr	r1, [r7, #12]
 8005a64:	6938      	ldr	r0, [r7, #16]
 8005a66:	f7fe fe5b 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	f383 8811 	msr	BASEPRI, r3
}
 8005a70:	bf00      	nop
 8005a72:	3720      	adds	r7, #32
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20014348 	.word	0x20014348
 8005a7c:	20014318 	.word	0x20014318

08005a80 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08a      	sub	sp, #40	@ 0x28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a8a:	f3ef 8311 	mrs	r3, BASEPRI
 8005a8e:	f04f 0120 	mov.w	r1, #32
 8005a92:	f381 8811 	msr	BASEPRI, r1
 8005a96:	617b      	str	r3, [r7, #20]
 8005a98:	4827      	ldr	r0, [pc, #156]	@ (8005b38 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005a9a:	f7fe fd50 	bl	800453e <_PreparePacket>
 8005a9e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005aa4:	4b25      	ldr	r3, [pc, #148]	@ (8005b3c <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	623b      	str	r3, [r7, #32]
 8005ab6:	e00b      	b.n	8005ad0 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	b2da      	uxtb	r2, r3
 8005abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abe:	1c59      	adds	r1, r3, #1
 8005ac0:	6279      	str	r1, [r7, #36]	@ 0x24
 8005ac2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ac6:	b2d2      	uxtb	r2, r2
 8005ac8:	701a      	strb	r2, [r3, #0]
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	09db      	lsrs	r3, r3, #7
 8005ace:	623b      	str	r3, [r7, #32]
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ad4:	d8f0      	bhi.n	8005ab8 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	1c5a      	adds	r2, r3, #1
 8005ada:	627a      	str	r2, [r7, #36]	@ 0x24
 8005adc:	6a3a      	ldr	r2, [r7, #32]
 8005ade:	b2d2      	uxtb	r2, r2
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	61fb      	str	r3, [r7, #28]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	61bb      	str	r3, [r7, #24]
 8005aee:	e00b      	b.n	8005b08 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	1c59      	adds	r1, r3, #1
 8005af8:	61f9      	str	r1, [r7, #28]
 8005afa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005afe:	b2d2      	uxtb	r2, r2
 8005b00:	701a      	strb	r2, [r3, #0]
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	09db      	lsrs	r3, r3, #7
 8005b06:	61bb      	str	r3, [r7, #24]
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b0c:	d8f0      	bhi.n	8005af0 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	61fa      	str	r2, [r7, #28]
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8005b1e:	2207      	movs	r2, #7
 8005b20:	68f9      	ldr	r1, [r7, #12]
 8005b22:	6938      	ldr	r0, [r7, #16]
 8005b24:	f7fe fdfc 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f383 8811 	msr	BASEPRI, r3
}
 8005b2e:	bf00      	nop
 8005b30:	3728      	adds	r7, #40	@ 0x28
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20014348 	.word	0x20014348
 8005b3c:	20014318 	.word	0x20014318

08005b40 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b08c      	sub	sp, #48	@ 0x30
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	4603      	mov	r3, r0
 8005b48:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c38 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d06d      	beq.n	8005c2e <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005b52:	4b39      	ldr	r3, [pc, #228]	@ (8005c38 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005b58:	2300      	movs	r3, #0
 8005b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b5c:	e008      	b.n	8005b70 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8005b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d007      	beq.n	8005b7a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b70:	79fb      	ldrb	r3, [r7, #7]
 8005b72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d3f2      	bcc.n	8005b5e <SEGGER_SYSVIEW_SendModule+0x1e>
 8005b78:	e000      	b.n	8005b7c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005b7a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d055      	beq.n	8005c2e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005b82:	f3ef 8311 	mrs	r3, BASEPRI
 8005b86:	f04f 0120 	mov.w	r1, #32
 8005b8a:	f381 8811 	msr	BASEPRI, r1
 8005b8e:	617b      	str	r3, [r7, #20]
 8005b90:	482a      	ldr	r0, [pc, #168]	@ (8005c3c <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005b92:	f7fe fcd4 	bl	800453e <_PreparePacket>
 8005b96:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ba0:	79fb      	ldrb	r3, [r7, #7]
 8005ba2:	623b      	str	r3, [r7, #32]
 8005ba4:	e00b      	b.n	8005bbe <SEGGER_SYSVIEW_SendModule+0x7e>
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	1c59      	adds	r1, r3, #1
 8005bae:	6279      	str	r1, [r7, #36]	@ 0x24
 8005bb0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005bb4:	b2d2      	uxtb	r2, r2
 8005bb6:	701a      	strb	r2, [r3, #0]
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	09db      	lsrs	r3, r3, #7
 8005bbc:	623b      	str	r3, [r7, #32]
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bc2:	d8f0      	bhi.n	8005ba6 <SEGGER_SYSVIEW_SendModule+0x66>
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	1c5a      	adds	r2, r3, #1
 8005bc8:	627a      	str	r2, [r7, #36]	@ 0x24
 8005bca:	6a3a      	ldr	r2, [r7, #32]
 8005bcc:	b2d2      	uxtb	r2, r2
 8005bce:	701a      	strb	r2, [r3, #0]
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	61fb      	str	r3, [r7, #28]
 8005bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	61bb      	str	r3, [r7, #24]
 8005bde:	e00b      	b.n	8005bf8 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	b2da      	uxtb	r2, r3
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	1c59      	adds	r1, r3, #1
 8005be8:	61f9      	str	r1, [r7, #28]
 8005bea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005bee:	b2d2      	uxtb	r2, r2
 8005bf0:	701a      	strb	r2, [r3, #0]
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	09db      	lsrs	r3, r3, #7
 8005bf6:	61bb      	str	r3, [r7, #24]
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bfc:	d8f0      	bhi.n	8005be0 <SEGGER_SYSVIEW_SendModule+0xa0>
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	1c5a      	adds	r2, r3, #1
 8005c02:	61fa      	str	r2, [r7, #28]
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	701a      	strb	r2, [r3, #0]
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2280      	movs	r2, #128	@ 0x80
 8005c14:	4619      	mov	r1, r3
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f7fe fc44 	bl	80044a4 <_EncodeStr>
 8005c1c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005c1e:	2216      	movs	r2, #22
 8005c20:	68f9      	ldr	r1, [r7, #12]
 8005c22:	6938      	ldr	r0, [r7, #16]
 8005c24:	f7fe fd7c 	bl	8004720 <_SendPacket>
      RECORD_END();
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005c2e:	bf00      	nop
 8005c30:	3730      	adds	r7, #48	@ 0x30
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20014340 	.word	0x20014340
 8005c3c:	20014348 	.word	0x20014348

08005c40 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005c46:	4b0c      	ldr	r3, [pc, #48]	@ (8005c78 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00f      	beq.n	8005c6e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c78 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d002      	beq.n	8005c62 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f2      	bne.n	8005c54 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005c6e:	bf00      	nop
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	20014340 	.word	0x20014340

08005c7c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005c82:	f3ef 8311 	mrs	r3, BASEPRI
 8005c86:	f04f 0120 	mov.w	r1, #32
 8005c8a:	f381 8811 	msr	BASEPRI, r1
 8005c8e:	60fb      	str	r3, [r7, #12]
 8005c90:	4817      	ldr	r0, [pc, #92]	@ (8005cf0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005c92:	f7fe fc54 	bl	800453e <_PreparePacket>
 8005c96:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	4b14      	ldr	r3, [pc, #80]	@ (8005cf4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	e00b      	b.n	8005cc0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	b2da      	uxtb	r2, r3
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	1c59      	adds	r1, r3, #1
 8005cb0:	6179      	str	r1, [r7, #20]
 8005cb2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005cb6:	b2d2      	uxtb	r2, r2
 8005cb8:	701a      	strb	r2, [r3, #0]
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	09db      	lsrs	r3, r3, #7
 8005cbe:	613b      	str	r3, [r7, #16]
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cc4:	d8f0      	bhi.n	8005ca8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	617a      	str	r2, [r7, #20]
 8005ccc:	693a      	ldr	r2, [r7, #16]
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	701a      	strb	r2, [r3, #0]
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005cd6:	221b      	movs	r2, #27
 8005cd8:	6879      	ldr	r1, [r7, #4]
 8005cda:	68b8      	ldr	r0, [r7, #8]
 8005cdc:	f7fe fd20 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f383 8811 	msr	BASEPRI, r3
}
 8005ce6:	bf00      	nop
 8005ce8:	3718      	adds	r7, #24
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20014348 	.word	0x20014348
 8005cf4:	20014344 	.word	0x20014344

08005cf8 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8005cf8:	b40f      	push	{r0, r1, r2, r3}
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b082      	sub	sp, #8
 8005cfe:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8005d00:	f107 0314 	add.w	r3, r7, #20
 8005d04:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8005d06:	1d3b      	adds	r3, r7, #4
 8005d08:	461a      	mov	r2, r3
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	6938      	ldr	r0, [r7, #16]
 8005d0e:	f7fe ff91 	bl	8004c34 <_VPrintTarget>
  va_end(ParamList);
}
 8005d12:	bf00      	nop
 8005d14:	3708      	adds	r7, #8
 8005d16:	46bd      	mov	sp, r7
 8005d18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d1c:	b004      	add	sp, #16
 8005d1e:	4770      	bx	lr

08005d20 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	@ 0x28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005d28:	f3ef 8311 	mrs	r3, BASEPRI
 8005d2c:	f04f 0120 	mov.w	r1, #32
 8005d30:	f381 8811 	msr	BASEPRI, r1
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	4827      	ldr	r0, [pc, #156]	@ (8005dd4 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005d38:	f7fe fc01 	bl	800453e <_PreparePacket>
 8005d3c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005d3e:	2280      	movs	r2, #128	@ 0x80
 8005d40:	6879      	ldr	r1, [r7, #4]
 8005d42:	6938      	ldr	r0, [r7, #16]
 8005d44:	f7fe fbae 	bl	80044a4 <_EncodeStr>
 8005d48:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d4e:	2301      	movs	r3, #1
 8005d50:	623b      	str	r3, [r7, #32]
 8005d52:	e00b      	b.n	8005d6c <SEGGER_SYSVIEW_Warn+0x4c>
 8005d54:	6a3b      	ldr	r3, [r7, #32]
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	1c59      	adds	r1, r3, #1
 8005d5c:	6279      	str	r1, [r7, #36]	@ 0x24
 8005d5e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d62:	b2d2      	uxtb	r2, r2
 8005d64:	701a      	strb	r2, [r3, #0]
 8005d66:	6a3b      	ldr	r3, [r7, #32]
 8005d68:	09db      	lsrs	r3, r3, #7
 8005d6a:	623b      	str	r3, [r7, #32]
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d70:	d8f0      	bhi.n	8005d54 <SEGGER_SYSVIEW_Warn+0x34>
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d78:	6a3a      	ldr	r2, [r7, #32]
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	701a      	strb	r2, [r3, #0]
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d80:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	61fb      	str	r3, [r7, #28]
 8005d86:	2300      	movs	r3, #0
 8005d88:	61bb      	str	r3, [r7, #24]
 8005d8a:	e00b      	b.n	8005da4 <SEGGER_SYSVIEW_Warn+0x84>
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	1c59      	adds	r1, r3, #1
 8005d94:	61f9      	str	r1, [r7, #28]
 8005d96:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	701a      	strb	r2, [r3, #0]
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	09db      	lsrs	r3, r3, #7
 8005da2:	61bb      	str	r3, [r7, #24]
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005da8:	d8f0      	bhi.n	8005d8c <SEGGER_SYSVIEW_Warn+0x6c>
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	1c5a      	adds	r2, r3, #1
 8005dae:	61fa      	str	r2, [r7, #28]
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	b2d2      	uxtb	r2, r2
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005dba:	221a      	movs	r2, #26
 8005dbc:	68f9      	ldr	r1, [r7, #12]
 8005dbe:	6938      	ldr	r0, [r7, #16]
 8005dc0:	f7fe fcae 	bl	8004720 <_SendPacket>
  RECORD_END();
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f383 8811 	msr	BASEPRI, r3
}
 8005dca:	bf00      	nop
 8005dcc:	3728      	adds	r7, #40	@ 0x28
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	20014348 	.word	0x20014348

08005dd8 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005ddc:	4b13      	ldr	r3, [pc, #76]	@ (8005e2c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005dde:	7e1b      	ldrb	r3, [r3, #24]
 8005de0:	4619      	mov	r1, r3
 8005de2:	4a13      	ldr	r2, [pc, #76]	@ (8005e30 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005de4:	460b      	mov	r3, r1
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	440b      	add	r3, r1
 8005dea:	00db      	lsls	r3, r3, #3
 8005dec:	4413      	add	r3, r2
 8005dee:	336c      	adds	r3, #108	@ 0x6c
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4b0e      	ldr	r3, [pc, #56]	@ (8005e2c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005df4:	7e1b      	ldrb	r3, [r3, #24]
 8005df6:	4618      	mov	r0, r3
 8005df8:	490d      	ldr	r1, [pc, #52]	@ (8005e30 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	4403      	add	r3, r0
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	440b      	add	r3, r1
 8005e04:	3370      	adds	r3, #112	@ 0x70
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d00b      	beq.n	8005e24 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005e0c:	4b07      	ldr	r3, [pc, #28]	@ (8005e2c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005e0e:	789b      	ldrb	r3, [r3, #2]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d107      	bne.n	8005e24 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005e14:	4b05      	ldr	r3, [pc, #20]	@ (8005e2c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005e16:	2201      	movs	r2, #1
 8005e18:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005e1a:	f7fe fb9d 	bl	8004558 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005e1e:	4b03      	ldr	r3, [pc, #12]	@ (8005e2c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005e20:	2200      	movs	r2, #0
 8005e22:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005e24:	4b01      	ldr	r3, [pc, #4]	@ (8005e2c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005e26:	781b      	ldrb	r3, [r3, #0]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	20014318 	.word	0x20014318
 8005e30:	20012e58 	.word	0x20012e58

08005e34 <memcmp>:
 8005e34:	b510      	push	{r4, lr}
 8005e36:	3901      	subs	r1, #1
 8005e38:	4402      	add	r2, r0
 8005e3a:	4290      	cmp	r0, r2
 8005e3c:	d101      	bne.n	8005e42 <memcmp+0xe>
 8005e3e:	2000      	movs	r0, #0
 8005e40:	e005      	b.n	8005e4e <memcmp+0x1a>
 8005e42:	7803      	ldrb	r3, [r0, #0]
 8005e44:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005e48:	42a3      	cmp	r3, r4
 8005e4a:	d001      	beq.n	8005e50 <memcmp+0x1c>
 8005e4c:	1b18      	subs	r0, r3, r4
 8005e4e:	bd10      	pop	{r4, pc}
 8005e50:	3001      	adds	r0, #1
 8005e52:	e7f2      	b.n	8005e3a <memcmp+0x6>

08005e54 <memset>:
 8005e54:	4402      	add	r2, r0
 8005e56:	4603      	mov	r3, r0
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d100      	bne.n	8005e5e <memset+0xa>
 8005e5c:	4770      	bx	lr
 8005e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8005e62:	e7f9      	b.n	8005e58 <memset+0x4>

08005e64 <__libc_init_array>:
 8005e64:	b570      	push	{r4, r5, r6, lr}
 8005e66:	4d0d      	ldr	r5, [pc, #52]	@ (8005e9c <__libc_init_array+0x38>)
 8005e68:	4c0d      	ldr	r4, [pc, #52]	@ (8005ea0 <__libc_init_array+0x3c>)
 8005e6a:	1b64      	subs	r4, r4, r5
 8005e6c:	10a4      	asrs	r4, r4, #2
 8005e6e:	2600      	movs	r6, #0
 8005e70:	42a6      	cmp	r6, r4
 8005e72:	d109      	bne.n	8005e88 <__libc_init_array+0x24>
 8005e74:	4d0b      	ldr	r5, [pc, #44]	@ (8005ea4 <__libc_init_array+0x40>)
 8005e76:	4c0c      	ldr	r4, [pc, #48]	@ (8005ea8 <__libc_init_array+0x44>)
 8005e78:	f000 f826 	bl	8005ec8 <_init>
 8005e7c:	1b64      	subs	r4, r4, r5
 8005e7e:	10a4      	asrs	r4, r4, #2
 8005e80:	2600      	movs	r6, #0
 8005e82:	42a6      	cmp	r6, r4
 8005e84:	d105      	bne.n	8005e92 <__libc_init_array+0x2e>
 8005e86:	bd70      	pop	{r4, r5, r6, pc}
 8005e88:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e8c:	4798      	blx	r3
 8005e8e:	3601      	adds	r6, #1
 8005e90:	e7ee      	b.n	8005e70 <__libc_init_array+0xc>
 8005e92:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e96:	4798      	blx	r3
 8005e98:	3601      	adds	r6, #1
 8005e9a:	e7f2      	b.n	8005e82 <__libc_init_array+0x1e>
 8005e9c:	0800606c 	.word	0x0800606c
 8005ea0:	0800606c 	.word	0x0800606c
 8005ea4:	0800606c 	.word	0x0800606c
 8005ea8:	08006070 	.word	0x08006070

08005eac <memcpy>:
 8005eac:	440a      	add	r2, r1
 8005eae:	4291      	cmp	r1, r2
 8005eb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005eb4:	d100      	bne.n	8005eb8 <memcpy+0xc>
 8005eb6:	4770      	bx	lr
 8005eb8:	b510      	push	{r4, lr}
 8005eba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ebe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ec2:	4291      	cmp	r1, r2
 8005ec4:	d1f9      	bne.n	8005eba <memcpy+0xe>
 8005ec6:	bd10      	pop	{r4, pc}

08005ec8 <_init>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	bf00      	nop
 8005ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ece:	bc08      	pop	{r3}
 8005ed0:	469e      	mov	lr, r3
 8005ed2:	4770      	bx	lr

08005ed4 <_fini>:
 8005ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed6:	bf00      	nop
 8005ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eda:	bc08      	pop	{r3}
 8005edc:	469e      	mov	lr, r3
 8005ede:	4770      	bx	lr
