# notes

<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 1ï¸âƒ£</h1>

<p align="center">
<img  alt="wwek1" src="https://github.com/user-attachments/assets/cb677106-251e-46a9-81f6-9c2e6d0f99c0" width="600" />
</p>


---

<div align="center">

# ğŸš€ Week 1 â€” RTL Design & Logic Synthesis

ğŸŒŸ This is **Week 1** of the **VSD RISC-V SoC Tapeout Program** â€”

I explored **Verilog RTL design**, learned about **logic synthesis using Yosys**,

and understood the importance of **cell libraries, timing (setup/hold), and faster vs slower cells** in digital design.

</div>

---

## ğŸ¯ Week 1 Objectives

âœ”ï¸ Learn the basics of **Verilog RTL design** ğŸ“

âœ”ï¸ Introduction to **Yosys & Logic synthesis** âš™ï¸

âœ”ï¸ Understand **cell libraries (.lib) and their role in timing closure** â±ï¸

âœ”ï¸ Explore the difference between **faster vs slower cells** ğŸ”„

âœ”ï¸ Capture key learnings with practical notes ğŸ“š

---

## âœ… Tasks Completed

| ğŸ“ Task | ğŸ“Œ Description | ğŸ¯ Status |
| --- | --- | --- |
| 1 | Studied **Verilog RTL design fundamentals** | âœ… Done |
| 2 | Explored **Yosys** for logic synthesis | âœ… Done |
| 3 | Understood **why slow cells are needed (HOLD fixing)** | âœ… Done |
| 4 | Compared **Faster vs Slower Cells (Delay, Power, Area trade-offs)** | âœ… Done |
| 5 | Learned how all this ties into the **.lib file** for synthesis | âœ… Done |

---

## ğŸ“’ Key Learnings

## Day 1ï¸âƒ£

- **RTL Design** â†’ Describes circuits at register & logic level (synthesizable Verilog).
- **Yosys** â†’ Converts RTL â†’ Gate-level netlist using `.lib`.
- **Slow Cells** â†’ Prevent hold violations (ensure stable capture).
- **Fast vs Slow Cells**:
    - Fast â†’ Low delay, high area & power.
    - Slow â†’ High delay, low area & power.
- **Balance** â†’ Synthesizer guided by constraints for optimum PPA (Power, Performance, Area).

---

## ğŸ› ï¸ Tools in Use

- **Yosys** â†’ For RTL to gate-level logic synthesis âš™ï¸
- **Icarus Verilog** â†’ For RTL simulation ğŸ“
- **GTKWave** â†’ For debugging waveforms ğŸ“Š

---

ğŸ‘‰ Main Repo Link : [[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)]
