
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006804  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  080069b8  080069b8  000169b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c00  08006c00  000200ec  2**0
                  CONTENTS
  4 .ARM          00000008  08006c00  08006c00  00016c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c08  08006c08  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c08  08006c08  00016c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c0c  08006c0c  00016c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08006c10  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ec  2**0
                  CONTENTS
 10 .bss          00000258  200000ec  200000ec  000200ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000344  20000344  000200ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fc44  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002854  00000000  00000000  0002fd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea8  00000000  00000000  000325b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d80  00000000  00000000  00033460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025022  00000000  00000000  000341e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011c0f  00000000  00000000  00059202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9b13  00000000  00000000  0006ae11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00144924  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000449c  00000000  00000000  00144974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800699c 	.word	0x0800699c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000f0 	.word	0x200000f0
 80001ec:	0800699c 	.word	0x0800699c

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <bufferCreate>:
    uint16_t size;
    uint16_t capacity;
    uint8_t *data;
};

Buffer * bufferCreate(const uint16_t capacity) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80fb      	strh	r3, [r7, #6]
    Buffer * const buffer = (Buffer *) malloc(sizeof(Buffer));
 8000ee6:	200c      	movs	r0, #12
 8000ee8:	f004 f928 	bl	800513c <malloc>
 8000eec:	4603      	mov	r3, r0
 8000eee:	60fb      	str	r3, [r7, #12]
    buffer->data = (uint8_t *) malloc(sizeof(uint8_t) * capacity);
 8000ef0:	88fb      	ldrh	r3, [r7, #6]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f004 f922 	bl	800513c <malloc>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	461a      	mov	r2, r3
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	609a      	str	r2, [r3, #8]
    buffer->capacity = capacity;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	88fa      	ldrh	r2, [r7, #6]
 8000f04:	80da      	strh	r2, [r3, #6]
    bufferClear(buffer);
 8000f06:	68f8      	ldr	r0, [r7, #12]
 8000f08:	f000 f896 	bl	8001038 <bufferClear>
    return buffer;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <bufferPush>:

uint8_t bufferPush(Buffer * const buffer, const uint8_t value) {
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	70fb      	strb	r3, [r7, #3]
    if (buffer->size < buffer->capacity) {
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	889a      	ldrh	r2, [r3, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	88db      	ldrh	r3, [r3, #6]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d21f      	bcs.n	8000f6e <bufferPush+0x58>
        disableInt();
 8000f2e:	f000 f8f7 	bl	8001120 <disableInt>

        buffer->data[buffer->ptrIn] = value;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	8812      	ldrh	r2, [r2, #0]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	78fa      	ldrb	r2, [r7, #3]
 8000f3e:	701a      	strb	r2, [r3, #0]
        buffer->ptrIn = (buffer->ptrIn + 1) % buffer->capacity;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	3301      	adds	r3, #1
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	88d2      	ldrh	r2, [r2, #6]
 8000f4a:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f4e:	fb01 f202 	mul.w	r2, r1, r2
 8000f52:	1a9b      	subs	r3, r3, r2
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	801a      	strh	r2, [r3, #0]
        buffer->size++;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	889b      	ldrh	r3, [r3, #4]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	809a      	strh	r2, [r3, #4]

        enableInt();
 8000f66:	f000 f8ef 	bl	8001148 <enableInt>
        return 1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e000      	b.n	8000f70 <bufferPush+0x5a>
    } else
        return 0;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <bufferPushValues>:

uint16_t bufferPushValues(Buffer * const buffer, const uint8_t * const values, const uint16_t size) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	4613      	mov	r3, r2
 8000f84:	80fb      	strh	r3, [r7, #6]
    uint16_t pushed;
    for (pushed = 0; pushed < size; pushed++) {
 8000f86:	2300      	movs	r3, #0
 8000f88:	82fb      	strh	r3, [r7, #22]
 8000f8a:	e00f      	b.n	8000fac <bufferPushValues+0x34>
        if (!bufferPush(buffer, values[pushed]))
 8000f8c:	8afb      	ldrh	r3, [r7, #22]
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	4413      	add	r3, r2
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4619      	mov	r1, r3
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ffbd 	bl	8000f16 <bufferPush>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <bufferPushValues+0x2e>
            return pushed;
 8000fa2:	8afb      	ldrh	r3, [r7, #22]
 8000fa4:	e007      	b.n	8000fb6 <bufferPushValues+0x3e>
    for (pushed = 0; pushed < size; pushed++) {
 8000fa6:	8afb      	ldrh	r3, [r7, #22]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	82fb      	strh	r3, [r7, #22]
 8000fac:	8afa      	ldrh	r2, [r7, #22]
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d3eb      	bcc.n	8000f8c <bufferPushValues+0x14>
    }
    return pushed;
 8000fb4:	8afb      	ldrh	r3, [r7, #22]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <bufferPop>:

uint8_t bufferPop(Buffer * const buffer) {
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b084      	sub	sp, #16
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
    if (buffer->size == 0)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	889b      	ldrh	r3, [r3, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <bufferPop+0x14>
        return 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e01e      	b.n	8001010 <bufferPop+0x52>

    disableInt();
 8000fd2:	f000 f8a5 	bl	8001120 <disableInt>

    buffer->size--;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	889b      	ldrh	r3, [r3, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	809a      	strh	r2, [r3, #4]
    uint8_t value = buffer->data[buffer->ptrOut];
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	8852      	ldrh	r2, [r2, #2]
 8000fea:	4413      	add	r3, r2
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	73fb      	strb	r3, [r7, #15]
    buffer->ptrOut = (buffer->ptrOut + 1) % buffer->capacity;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	885b      	ldrh	r3, [r3, #2]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	88d2      	ldrh	r2, [r2, #6]
 8000ffa:	fb93 f1f2 	sdiv	r1, r3, r2
 8000ffe:	fb01 f202 	mul.w	r2, r1, r2
 8001002:	1a9b      	subs	r3, r3, r2
 8001004:	b29a      	uxth	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	805a      	strh	r2, [r3, #2]

    enableInt();
 800100a:	f000 f89d 	bl	8001148 <enableInt>

    return value;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <bufferPeek>:

uint8_t bufferPeek(const Buffer * const buffer) {
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    return buffer->data[buffer->ptrOut];
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	8852      	ldrh	r2, [r2, #2]
 8001028:	4413      	add	r3, r2
 800102a:	781b      	ldrb	r3, [r3, #0]
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <bufferClear>:

void bufferClear(Buffer * const buffer) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    disableInt();
 8001040:	f000 f86e 	bl	8001120 <disableInt>
    buffer->size = 0;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	809a      	strh	r2, [r3, #4]
    buffer->ptrIn = 0;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2200      	movs	r2, #0
 800104e:	801a      	strh	r2, [r3, #0]
    buffer->ptrOut = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	805a      	strh	r2, [r3, #2]
    enableInt();
 8001056:	f000 f877 	bl	8001148 <enableInt>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <bufferHasValues>:

uint8_t bufferHasValues(const Buffer * const buffer) {
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
    return buffer->size > 0;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	889b      	ldrh	r3, [r3, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	bf14      	ite	ne
 8001072:	2301      	movne	r3, #1
 8001074:	2300      	moveq	r3, #0
 8001076:	b2db      	uxtb	r3, r3
}
 8001078:	4618      	mov	r0, r3
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <bufferPopValues>:

uint16_t bufferPopValues(Buffer * const buffer, uint8_t * const buf, const uint16_t bufSize) {
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b087      	sub	sp, #28
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	4613      	mov	r3, r2
 8001090:	80fb      	strh	r3, [r7, #6]
    if (!bufferHasValues(buffer))
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	f7ff ffe5 	bl	8001062 <bufferHasValues>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <bufferPopValues+0x1e>
        return 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	e01d      	b.n	80010de <bufferPopValues+0x5a>
    uint16_t popSize = bufferGetSize(buffer);
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f000 f81f 	bl	80010e6 <bufferGetSize>
 80010a8:	4603      	mov	r3, r0
 80010aa:	82fb      	strh	r3, [r7, #22]
    if (popSize > bufSize)
 80010ac:	8afa      	ldrh	r2, [r7, #22]
 80010ae:	88fb      	ldrh	r3, [r7, #6]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d901      	bls.n	80010b8 <bufferPopValues+0x34>
        popSize = bufSize;
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	82fb      	strh	r3, [r7, #22]
    for (uint16_t i = 0; i < popSize; i++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	82bb      	strh	r3, [r7, #20]
 80010bc:	e00a      	b.n	80010d4 <bufferPopValues+0x50>
        buf[i] = bufferPop(buffer);
 80010be:	8abb      	ldrh	r3, [r7, #20]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	18d4      	adds	r4, r2, r3
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f7ff ff7a 	bl	8000fbe <bufferPop>
 80010ca:	4603      	mov	r3, r0
 80010cc:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < popSize; i++)
 80010ce:	8abb      	ldrh	r3, [r7, #20]
 80010d0:	3301      	adds	r3, #1
 80010d2:	82bb      	strh	r3, [r7, #20]
 80010d4:	8aba      	ldrh	r2, [r7, #20]
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d3f0      	bcc.n	80010be <bufferPopValues+0x3a>
    return popSize;
 80010dc:	8afb      	ldrh	r3, [r7, #22]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}

080010e6 <bufferGetSize>:

uint16_t bufferGetSize(const Buffer * const buffer) {
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
    return buffer->size;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	889b      	ldrh	r3, [r3, #4]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <bufferGetFreeSize>:

uint16_t bufferGetFreeSize(const Buffer * const buffer) {
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
    return buffer->capacity - buffer->size;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	88da      	ldrh	r2, [r3, #6]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	889b      	ldrh	r3, [r3, #4]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	b29b      	uxth	r3, r3
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <disableInt>:
uint16_t bufferPeekValues(const Buffer * const buffer, uint8_t **values) {
    *values = buffer->data + buffer->ptrOut;
    return buffer->size;
}

static void disableInt() {
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001126:	f3ef 8310 	mrs	r3, PRIMASK
 800112a:	607b      	str	r3, [r7, #4]
  return(result);
 800112c:	687b      	ldr	r3, [r7, #4]
	pmask = __get_PRIMASK();
 800112e:	4a05      	ldr	r2, [pc, #20]	; (8001144 <disableInt+0x24>)
 8001130:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001132:	b672      	cpsid	i
}
 8001134:	bf00      	nop
    __disable_irq();
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000108 	.word	0x20000108

08001148 <enableInt>:

static void enableInt() {
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
    __set_PRIMASK(pmask);
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <enableInt+0x20>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f383 8810 	msr	PRIMASK, r3
}
 800115a:	bf00      	nop
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	20000108 	.word	0x20000108

0800116c <commandCreate>:
struct Command {
    char *name;
    CommandAction action;
};

Command * commandCreate(const char * const name, const CommandAction action) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
    size_t nameLen = strlen(name);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff f844 	bl	8000204 <strlen>
 800117c:	6178      	str	r0, [r7, #20]
    char *nameCopy = (char *) malloc(sizeof(char) * (nameLen + 1));
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	4618      	mov	r0, r3
 8001184:	f003 ffda 	bl	800513c <malloc>
 8001188:	4603      	mov	r3, r0
 800118a:	613b      	str	r3, [r7, #16]
    strcpy(nameCopy, name);
 800118c:	6879      	ldr	r1, [r7, #4]
 800118e:	6938      	ldr	r0, [r7, #16]
 8001190:	f004 f8f4 	bl	800537c <strcpy>
    Command *command = (Command *) malloc(sizeof(Command));
 8001194:	2008      	movs	r0, #8
 8001196:	f003 ffd1 	bl	800513c <malloc>
 800119a:	4603      	mov	r3, r0
 800119c:	60fb      	str	r3, [r7, #12]
    command->name = nameCopy;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	601a      	str	r2, [r3, #0]
    command->action = action;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	605a      	str	r2, [r3, #4]
    return command;
 80011aa:	68fb      	ldr	r3, [r7, #12]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <commandExecute>:

const char * commandExecute(const Command * const command) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
    if (command == NULL || command->action == NULL)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <commandExecute+0x16>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <commandExecute+0x1a>
        return NULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e004      	b.n	80011d8 <commandExecute+0x24>
    return (*command->action)(NULL);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2000      	movs	r0, #0
 80011d4:	4798      	blx	r3
 80011d6:	4603      	mov	r3, r0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <commandGetName>:
    if (command == NULL)
        return;
    command->action = action;
}

const char * commandGetName(const Command * const command) {
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
    if (command == NULL)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <commandGetName+0x12>
        return NULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e001      	b.n	80011f6 <commandGetName+0x16>
    return command->name;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
	...

08001204 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b1e      	ldr	r3, [pc, #120]	; (8001288 <MX_GPIO_Init+0x84>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a1d      	ldr	r2, [pc, #116]	; (8001288 <MX_GPIO_Init+0x84>)
 8001214:	f043 0310 	orr.w	r3, r3, #16
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <MX_GPIO_Init+0x84>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0310 	and.w	r3, r3, #16
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <MX_GPIO_Init+0x84>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a16      	ldr	r2, [pc, #88]	; (8001288 <MX_GPIO_Init+0x84>)
 8001230:	f043 0304 	orr.w	r3, r3, #4
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_GPIO_Init+0x84>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	4b10      	ldr	r3, [pc, #64]	; (8001288 <MX_GPIO_Init+0x84>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a0f      	ldr	r2, [pc, #60]	; (8001288 <MX_GPIO_Init+0x84>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <MX_GPIO_Init+0x84>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_GPIO_Init+0x84>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a08      	ldr	r2, [pc, #32]	; (8001288 <MX_GPIO_Init+0x84>)
 8001268:	f043 0302 	orr.w	r3, r3, #2
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_GPIO_Init+0x84>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	683b      	ldr	r3, [r7, #0]

}
 800127a:	bf00      	nop
 800127c:	3714      	adds	r7, #20
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800

0800128c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	  commands[0] = commandCreate("1", (CommandAction) playA);
 8001290:	493b      	ldr	r1, [pc, #236]	; (8001380 <main+0xf4>)
 8001292:	483c      	ldr	r0, [pc, #240]	; (8001384 <main+0xf8>)
 8001294:	f7ff ff6a 	bl	800116c <commandCreate>
 8001298:	4603      	mov	r3, r0
 800129a:	4a3b      	ldr	r2, [pc, #236]	; (8001388 <main+0xfc>)
 800129c:	6013      	str	r3, [r2, #0]
	  commands[1] = commandCreate("2", (CommandAction) playB);
 800129e:	493b      	ldr	r1, [pc, #236]	; (800138c <main+0x100>)
 80012a0:	483b      	ldr	r0, [pc, #236]	; (8001390 <main+0x104>)
 80012a2:	f7ff ff63 	bl	800116c <commandCreate>
 80012a6:	4603      	mov	r3, r0
 80012a8:	4a37      	ldr	r2, [pc, #220]	; (8001388 <main+0xfc>)
 80012aa:	6053      	str	r3, [r2, #4]
	  commands[2] = commandCreate("3", (CommandAction) playC);
 80012ac:	4939      	ldr	r1, [pc, #228]	; (8001394 <main+0x108>)
 80012ae:	483a      	ldr	r0, [pc, #232]	; (8001398 <main+0x10c>)
 80012b0:	f7ff ff5c 	bl	800116c <commandCreate>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4a34      	ldr	r2, [pc, #208]	; (8001388 <main+0xfc>)
 80012b8:	6093      	str	r3, [r2, #8]
	  commands[3] = commandCreate("4", (CommandAction) playD);
 80012ba:	4938      	ldr	r1, [pc, #224]	; (800139c <main+0x110>)
 80012bc:	4838      	ldr	r0, [pc, #224]	; (80013a0 <main+0x114>)
 80012be:	f7ff ff55 	bl	800116c <commandCreate>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4a30      	ldr	r2, [pc, #192]	; (8001388 <main+0xfc>)
 80012c6:	60d3      	str	r3, [r2, #12]
	  commands[4] = commandCreate("5", (CommandAction) playE);
 80012c8:	4936      	ldr	r1, [pc, #216]	; (80013a4 <main+0x118>)
 80012ca:	4837      	ldr	r0, [pc, #220]	; (80013a8 <main+0x11c>)
 80012cc:	f7ff ff4e 	bl	800116c <commandCreate>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a2d      	ldr	r2, [pc, #180]	; (8001388 <main+0xfc>)
 80012d4:	6113      	str	r3, [r2, #16]
	  commands[5] = commandCreate("6", (CommandAction) playF);
 80012d6:	4935      	ldr	r1, [pc, #212]	; (80013ac <main+0x120>)
 80012d8:	4835      	ldr	r0, [pc, #212]	; (80013b0 <main+0x124>)
 80012da:	f7ff ff47 	bl	800116c <commandCreate>
 80012de:	4603      	mov	r3, r0
 80012e0:	4a29      	ldr	r2, [pc, #164]	; (8001388 <main+0xfc>)
 80012e2:	6153      	str	r3, [r2, #20]
	  commands[6] = commandCreate("7", (CommandAction) playG);
 80012e4:	4933      	ldr	r1, [pc, #204]	; (80013b4 <main+0x128>)
 80012e6:	4834      	ldr	r0, [pc, #208]	; (80013b8 <main+0x12c>)
 80012e8:	f7ff ff40 	bl	800116c <commandCreate>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4a26      	ldr	r2, [pc, #152]	; (8001388 <main+0xfc>)
 80012f0:	6193      	str	r3, [r2, #24]
	  commands[7] = commandCreate("+", (CommandAction) upOctave);
 80012f2:	4932      	ldr	r1, [pc, #200]	; (80013bc <main+0x130>)
 80012f4:	4832      	ldr	r0, [pc, #200]	; (80013c0 <main+0x134>)
 80012f6:	f7ff ff39 	bl	800116c <commandCreate>
 80012fa:	4603      	mov	r3, r0
 80012fc:	4a22      	ldr	r2, [pc, #136]	; (8001388 <main+0xfc>)
 80012fe:	61d3      	str	r3, [r2, #28]
	  commands[8] = commandCreate("-", (CommandAction) downOctave);
 8001300:	4930      	ldr	r1, [pc, #192]	; (80013c4 <main+0x138>)
 8001302:	4831      	ldr	r0, [pc, #196]	; (80013c8 <main+0x13c>)
 8001304:	f7ff ff32 	bl	800116c <commandCreate>
 8001308:	4603      	mov	r3, r0
 800130a:	4a1f      	ldr	r2, [pc, #124]	; (8001388 <main+0xfc>)
 800130c:	6213      	str	r3, [r2, #32]
	  commands[9] = commandCreate("A", (CommandAction) upDuration);
 800130e:	492f      	ldr	r1, [pc, #188]	; (80013cc <main+0x140>)
 8001310:	482f      	ldr	r0, [pc, #188]	; (80013d0 <main+0x144>)
 8001312:	f7ff ff2b 	bl	800116c <commandCreate>
 8001316:	4603      	mov	r3, r0
 8001318:	4a1b      	ldr	r2, [pc, #108]	; (8001388 <main+0xfc>)
 800131a:	6253      	str	r3, [r2, #36]	; 0x24
	  commands[10] = commandCreate("a", (CommandAction) downDuration);
 800131c:	492d      	ldr	r1, [pc, #180]	; (80013d4 <main+0x148>)
 800131e:	482e      	ldr	r0, [pc, #184]	; (80013d8 <main+0x14c>)
 8001320:	f7ff ff24 	bl	800116c <commandCreate>
 8001324:	4603      	mov	r3, r0
 8001326:	4a18      	ldr	r2, [pc, #96]	; (8001388 <main+0xfc>)
 8001328:	6293      	str	r3, [r2, #40]	; 0x28
	  commands[11] = commandCreate("\r", (CommandAction) playAll);
 800132a:	492c      	ldr	r1, [pc, #176]	; (80013dc <main+0x150>)
 800132c:	482c      	ldr	r0, [pc, #176]	; (80013e0 <main+0x154>)
 800132e:	f7ff ff1d 	bl	800116c <commandCreate>
 8001332:	4603      	mov	r3, r0
 8001334:	4a14      	ldr	r2, [pc, #80]	; (8001388 <main+0xfc>)
 8001336:	62d3      	str	r3, [r2, #44]	; 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001338:	f000 fec4 	bl	80020c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133c:	f000 f856 	bl	80013ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001340:	f7ff ff60 	bl	8001204 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8001344:	f000 fb88 	bl	8001a58 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001348:	f000 fa28 	bl	800179c <MX_TIM1_Init>
  MX_TIM6_Init();
 800134c:	f000 fac6 	bl	80018dc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  uartInit();
 8001350:	f000 fc24 	bl	8001b9c <uartInit>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001354:	2100      	movs	r1, #0
 8001356:	4823      	ldr	r0, [pc, #140]	; (80013e4 <main+0x158>)
 8001358:	f001 ffe0 	bl	800331c <HAL_TIM_PWM_Start>

  menuInit(commands, sizeof(commands));
 800135c:	2130      	movs	r1, #48	; 0x30
 800135e:	480a      	ldr	r0, [pc, #40]	; (8001388 <main+0xfc>)
 8001360:	f000 f90c 	bl	800157c <menuInit>
  sendMessage("Started\n");
 8001364:	4820      	ldr	r0, [pc, #128]	; (80013e8 <main+0x15c>)
 8001366:	f000 f8a1 	bl	80014ac <sendMessage>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uartPolling();
 800136a:	f000 fc2b 	bl	8001bc4 <uartPolling>

	  if (uartHasNext()) {
 800136e:	f000 fc09 	bl	8001b84 <uartHasNext>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0f8      	beq.n	800136a <main+0xde>
		  receiveAndSendChar();
 8001378:	f000 f8aa 	bl	80014d0 <receiveAndSendChar>
	  uartPolling();
 800137c:	e7f5      	b.n	800136a <main+0xde>
 800137e:	bf00      	nop
 8001380:	08001e15 	.word	0x08001e15
 8001384:	080069b8 	.word	0x080069b8
 8001388:	20000190 	.word	0x20000190
 800138c:	08001e25 	.word	0x08001e25
 8001390:	080069bc 	.word	0x080069bc
 8001394:	08001e35 	.word	0x08001e35
 8001398:	080069c0 	.word	0x080069c0
 800139c:	08001e45 	.word	0x08001e45
 80013a0:	080069c4 	.word	0x080069c4
 80013a4:	08001e55 	.word	0x08001e55
 80013a8:	080069c8 	.word	0x080069c8
 80013ac:	08001e65 	.word	0x08001e65
 80013b0:	080069cc 	.word	0x080069cc
 80013b4:	08001e75 	.word	0x08001e75
 80013b8:	080069d0 	.word	0x080069d0
 80013bc:	08001ec9 	.word	0x08001ec9
 80013c0:	080069d4 	.word	0x080069d4
 80013c4:	08001f1d 	.word	0x08001f1d
 80013c8:	080069d8 	.word	0x080069d8
 80013cc:	08001f71 	.word	0x08001f71
 80013d0:	080069dc 	.word	0x080069dc
 80013d4:	08001fc1 	.word	0x08001fc1
 80013d8:	080069e0 	.word	0x080069e0
 80013dc:	08001e85 	.word	0x08001e85
 80013e0:	080069e4 	.word	0x080069e4
 80013e4:	200001d0 	.word	0x200001d0
 80013e8:	080069e8 	.word	0x080069e8

080013ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b094      	sub	sp, #80	; 0x50
 80013f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f2:	f107 0320 	add.w	r3, r7, #32
 80013f6:	2230      	movs	r2, #48	; 0x30
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f003 fea6 	bl	800514c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001410:	2300      	movs	r3, #0
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <SystemClock_Config+0xb8>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	4a22      	ldr	r2, [pc, #136]	; (80014a4 <SystemClock_Config+0xb8>)
 800141a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800141e:	6413      	str	r3, [r2, #64]	; 0x40
 8001420:	4b20      	ldr	r3, [pc, #128]	; (80014a4 <SystemClock_Config+0xb8>)
 8001422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	4b1d      	ldr	r3, [pc, #116]	; (80014a8 <SystemClock_Config+0xbc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001438:	4a1b      	ldr	r2, [pc, #108]	; (80014a8 <SystemClock_Config+0xbc>)
 800143a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b19      	ldr	r3, [pc, #100]	; (80014a8 <SystemClock_Config+0xbc>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800144c:	2302      	movs	r3, #2
 800144e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001450:	2301      	movs	r3, #1
 8001452:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001454:	2310      	movs	r3, #16
 8001456:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001458:	2300      	movs	r3, #0
 800145a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4618      	mov	r0, r3
 8001462:	f001 f9f1 	bl	8002848 <HAL_RCC_OscConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800146c:	f000 f880 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001470:	230f      	movs	r3, #15
 8001472:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f001 fc54 	bl	8002d38 <HAL_RCC_ClockConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001496:	f000 f86b 	bl	8001570 <Error_Handler>
  }
}
 800149a:	bf00      	nop
 800149c:	3750      	adds	r7, #80	; 0x50
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40007000 	.word	0x40007000

080014ac <sendMessage>:

/* USER CODE BEGIN 4 */
static void sendMessage(const char * msg) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
    uartTransmit((uint8_t *) msg, strlen(msg));
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7fe fea5 	bl	8000204 <strlen>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f000 fb43 	bl	8001b4c <uartTransmit>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
	...

080014d0 <receiveAndSendChar>:

static void receiveAndSendChar() {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
    if (uartReceive(uartBuf + uartBufLast, 1)) {
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <receiveAndSendChar+0x68>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	461a      	mov	r2, r3
 80014dc:	4b17      	ldr	r3, [pc, #92]	; (800153c <receiveAndSendChar+0x6c>)
 80014de:	4413      	add	r3, r2
 80014e0:	2101      	movs	r1, #1
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 fb76 	bl	8001bd4 <uartReceive>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d020      	beq.n	8001530 <receiveAndSendChar+0x60>
        uint8_t received = uartBuf[uartBufLast];
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <receiveAndSendChar+0x68>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	461a      	mov	r2, r3
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <receiveAndSendChar+0x6c>)
 80014f6:	5c9b      	ldrb	r3, [r3, r2]
 80014f8:	70fb      	strb	r3, [r7, #3]
        uartBufLast++;
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <receiveAndSendChar+0x68>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4b0d      	ldr	r3, [pc, #52]	; (8001538 <receiveAndSendChar+0x68>)
 8001504:	701a      	strb	r2, [r3, #0]
        uartTransmit(&received, 1);
 8001506:	1cfb      	adds	r3, r7, #3
 8001508:	2101      	movs	r1, #1
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fb1e 	bl	8001b4c <uartTransmit>

        uartBuf[uartBufLast] = '\0';
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <receiveAndSendChar+0x68>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <receiveAndSendChar+0x6c>)
 8001518:	2100      	movs	r1, #0
 800151a:	5499      	strb	r1, [r3, r2]
        const char *commandResult = menuExecuteCommand((char *) uartBuf);
 800151c:	4807      	ldr	r0, [pc, #28]	; (800153c <receiveAndSendChar+0x6c>)
 800151e:	f000 f861 	bl	80015e4 <menuExecuteCommand>
 8001522:	6078      	str	r0, [r7, #4]
        sendMessage("\n");
 8001524:	4806      	ldr	r0, [pc, #24]	; (8001540 <receiveAndSendChar+0x70>)
 8001526:	f7ff ffc1 	bl	80014ac <sendMessage>
        sendCommandResult(commandResult);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 f80a 	bl	8001544 <sendCommandResult>
    }
}
 8001530:	bf00      	nop
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	2000018c 	.word	0x2000018c
 800153c:	2000010c 	.word	0x2000010c
 8001540:	080069f4 	.word	0x080069f4

08001544 <sendCommandResult>:

static void sendCommandResult(const char * commandResult) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
    uartTransmit((uint8_t *) commandResult, strlen(commandResult));
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7fe fe59 	bl	8000204 <strlen>
 8001552:	4603      	mov	r3, r0
 8001554:	b29b      	uxth	r3, r3
 8001556:	4619      	mov	r1, r3
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f000 faf7 	bl	8001b4c <uartTransmit>
    uartBufLast = 0;
 800155e:	4b03      	ldr	r3, [pc, #12]	; (800156c <sendCommandResult+0x28>)
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	2000018c 	.word	0x2000018c

08001570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
}
 8001576:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001578:	e7fe      	b.n	8001578 <Error_Handler+0x8>
	...

0800157c <menuInit>:
#include "command.h"

Command **menuCommands = NULL;
uint16_t menuSize;

void menuInit(Command ** const commands, const uint16_t commandsSize) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	460b      	mov	r3, r1
 8001586:	807b      	strh	r3, [r7, #2]
    if (menuCommands != NULL)
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <menuInit+0x60>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d121      	bne.n	80015d4 <menuInit+0x58>
        return;
    menuCommands = (Command **) malloc(sizeof(Command *) * commandsSize);
 8001590:	887b      	ldrh	r3, [r7, #2]
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4618      	mov	r0, r3
 8001596:	f003 fdd1 	bl	800513c <malloc>
 800159a:	4603      	mov	r3, r0
 800159c:	461a      	mov	r2, r3
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <menuInit+0x60>)
 80015a0:	601a      	str	r2, [r3, #0]
    for (uint16_t i = 0; i < commandsSize; i++) {
 80015a2:	2300      	movs	r3, #0
 80015a4:	81fb      	strh	r3, [r7, #14]
 80015a6:	e00d      	b.n	80015c4 <menuInit+0x48>
        menuCommands[i] = commands[i];
 80015a8:	89fb      	ldrh	r3, [r7, #14]
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	441a      	add	r2, r3
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <menuInit+0x60>)
 80015b2:	6819      	ldr	r1, [r3, #0]
 80015b4:	89fb      	ldrh	r3, [r7, #14]
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	440b      	add	r3, r1
 80015ba:	6812      	ldr	r2, [r2, #0]
 80015bc:	601a      	str	r2, [r3, #0]
    for (uint16_t i = 0; i < commandsSize; i++) {
 80015be:	89fb      	ldrh	r3, [r7, #14]
 80015c0:	3301      	adds	r3, #1
 80015c2:	81fb      	strh	r3, [r7, #14]
 80015c4:	89fa      	ldrh	r2, [r7, #14]
 80015c6:	887b      	ldrh	r3, [r7, #2]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d3ed      	bcc.n	80015a8 <menuInit+0x2c>
    }
    menuSize = commandsSize;
 80015cc:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <menuInit+0x64>)
 80015ce:	887b      	ldrh	r3, [r7, #2]
 80015d0:	8013      	strh	r3, [r2, #0]
 80015d2:	e000      	b.n	80015d6 <menuInit+0x5a>
        return;
 80015d4:	bf00      	nop
}
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	200001c0 	.word	0x200001c0
 80015e0:	200001c4 	.word	0x200001c4

080015e4 <menuExecuteCommand>:

const char * menuExecuteCommand(char * const commandName) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
    for (uint16_t i = 0; i < menuSize; i++) {
 80015ec:	2300      	movs	r3, #0
 80015ee:	81fb      	strh	r3, [r7, #14]
 80015f0:	e01f      	b.n	8001632 <menuExecuteCommand+0x4e>
        const Command * const command = menuCommands[i];
 80015f2:	4b15      	ldr	r3, [pc, #84]	; (8001648 <menuExecuteCommand+0x64>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	4413      	add	r3, r2
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	60bb      	str	r3, [r7, #8]
        if (strcmp(commandGetName(menuCommands[i]), commandName) == 0) {
 8001600:	4b11      	ldr	r3, [pc, #68]	; (8001648 <menuExecuteCommand+0x64>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	89fb      	ldrh	r3, [r7, #14]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fde7 	bl	80011e0 <commandGetName>
 8001612:	4603      	mov	r3, r0
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe fdea 	bl	80001f0 <strcmp>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d104      	bne.n	800162c <menuExecuteCommand+0x48>
            return commandExecute(command);
 8001622:	68b8      	ldr	r0, [r7, #8]
 8001624:	f7ff fdc6 	bl	80011b4 <commandExecute>
 8001628:	4603      	mov	r3, r0
 800162a:	e008      	b.n	800163e <menuExecuteCommand+0x5a>
    for (uint16_t i = 0; i < menuSize; i++) {
 800162c:	89fb      	ldrh	r3, [r7, #14]
 800162e:	3301      	adds	r3, #1
 8001630:	81fb      	strh	r3, [r7, #14]
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <menuExecuteCommand+0x68>)
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	89fa      	ldrh	r2, [r7, #14]
 8001638:	429a      	cmp	r2, r3
 800163a:	d3da      	bcc.n	80015f2 <menuExecuteCommand+0xe>
        }
    }
    return "Command not found\n";
 800163c:	4b04      	ldr	r3, [pc, #16]	; (8001650 <menuExecuteCommand+0x6c>)
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200001c0 	.word	0x200001c0
 800164c:	200001c4 	.word	0x200001c4
 8001650:	080069f8 	.word	0x080069f8

08001654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <HAL_MspInit+0x4c>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	4a0f      	ldr	r2, [pc, #60]	; (80016a0 <HAL_MspInit+0x4c>)
 8001664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001668:	6453      	str	r3, [r2, #68]	; 0x44
 800166a:	4b0d      	ldr	r3, [pc, #52]	; (80016a0 <HAL_MspInit+0x4c>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <HAL_MspInit+0x4c>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	4a08      	ldr	r2, [pc, #32]	; (80016a0 <HAL_MspInit+0x4c>)
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001684:	6413      	str	r3, [r2, #64]	; 0x40
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <HAL_MspInit+0x4c>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168e:	603b      	str	r3, [r7, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800

080016a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016a8:	e7fe      	b.n	80016a8 <NMI_Handler+0x4>

080016aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ae:	e7fe      	b.n	80016ae <HardFault_Handler+0x4>

080016b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b4:	e7fe      	b.n	80016b4 <MemManage_Handler+0x4>

080016b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ba:	e7fe      	b.n	80016ba <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f0:	f000 fd3a 	bl	8002168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80016fc:	4802      	ldr	r0, [pc, #8]	; (8001708 <USART6_IRQHandler+0x10>)
 80016fe:	f002 fdbf 	bl	8004280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000268 	.word	0x20000268

0800170c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001714:	4a14      	ldr	r2, [pc, #80]	; (8001768 <_sbrk+0x5c>)
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <_sbrk+0x60>)
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001720:	4b13      	ldr	r3, [pc, #76]	; (8001770 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d102      	bne.n	800172e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001728:	4b11      	ldr	r3, [pc, #68]	; (8001770 <_sbrk+0x64>)
 800172a:	4a12      	ldr	r2, [pc, #72]	; (8001774 <_sbrk+0x68>)
 800172c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <_sbrk+0x64>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	429a      	cmp	r2, r3
 800173a:	d207      	bcs.n	800174c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800173c:	f003 fcd4 	bl	80050e8 <__errno>
 8001740:	4603      	mov	r3, r0
 8001742:	220c      	movs	r2, #12
 8001744:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295
 800174a:	e009      	b.n	8001760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800174c:	4b08      	ldr	r3, [pc, #32]	; (8001770 <_sbrk+0x64>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001752:	4b07      	ldr	r3, [pc, #28]	; (8001770 <_sbrk+0x64>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	4a05      	ldr	r2, [pc, #20]	; (8001770 <_sbrk+0x64>)
 800175c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20030000 	.word	0x20030000
 800176c:	00000400 	.word	0x00000400
 8001770:	200001c8 	.word	0x200001c8
 8001774:	20000348 	.word	0x20000348

08001778 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <SystemInit+0x20>)
 800177e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001782:	4a05      	ldr	r2, [pc, #20]	; (8001798 <SystemInit+0x20>)
 8001784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b096      	sub	sp, #88	; 0x58
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]
 80017c8:	611a      	str	r2, [r3, #16]
 80017ca:	615a      	str	r2, [r3, #20]
 80017cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	2220      	movs	r2, #32
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f003 fcb9 	bl	800514c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017da:	4b3e      	ldr	r3, [pc, #248]	; (80018d4 <MX_TIM1_Init+0x138>)
 80017dc:	4a3e      	ldr	r2, [pc, #248]	; (80018d8 <MX_TIM1_Init+0x13c>)
 80017de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017e0:	4b3c      	ldr	r3, [pc, #240]	; (80018d4 <MX_TIM1_Init+0x138>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e6:	4b3b      	ldr	r3, [pc, #236]	; (80018d4 <MX_TIM1_Init+0x138>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10;
 80017ec:	4b39      	ldr	r3, [pc, #228]	; (80018d4 <MX_TIM1_Init+0x138>)
 80017ee:	220a      	movs	r2, #10
 80017f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f2:	4b38      	ldr	r3, [pc, #224]	; (80018d4 <MX_TIM1_Init+0x138>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017f8:	4b36      	ldr	r3, [pc, #216]	; (80018d4 <MX_TIM1_Init+0x138>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017fe:	4b35      	ldr	r3, [pc, #212]	; (80018d4 <MX_TIM1_Init+0x138>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001804:	4833      	ldr	r0, [pc, #204]	; (80018d4 <MX_TIM1_Init+0x138>)
 8001806:	f001 fc77 	bl	80030f8 <HAL_TIM_Base_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001810:	f7ff feae 	bl	8001570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001814:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001818:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800181a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800181e:	4619      	mov	r1, r3
 8001820:	482c      	ldr	r0, [pc, #176]	; (80018d4 <MX_TIM1_Init+0x138>)
 8001822:	f001 ff05 	bl	8003630 <HAL_TIM_ConfigClockSource>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800182c:	f7ff fea0 	bl	8001570 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001830:	4828      	ldr	r0, [pc, #160]	; (80018d4 <MX_TIM1_Init+0x138>)
 8001832:	f001 fd19 	bl	8003268 <HAL_TIM_PWM_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800183c:	f7ff fe98 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001840:	2300      	movs	r3, #0
 8001842:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001844:	2300      	movs	r3, #0
 8001846:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001848:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800184c:	4619      	mov	r1, r3
 800184e:	4821      	ldr	r0, [pc, #132]	; (80018d4 <MX_TIM1_Init+0x138>)
 8001850:	f002 fac6 	bl	8003de0 <HAL_TIMEx_MasterConfigSynchronization>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800185a:	f7ff fe89 	bl	8001570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800185e:	2360      	movs	r3, #96	; 0x60
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001866:	2300      	movs	r3, #0
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800186a:	2300      	movs	r3, #0
 800186c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001872:	2300      	movs	r3, #0
 8001874:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001876:	2300      	movs	r3, #0
 8001878:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800187a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800187e:	2200      	movs	r2, #0
 8001880:	4619      	mov	r1, r3
 8001882:	4814      	ldr	r0, [pc, #80]	; (80018d4 <MX_TIM1_Init+0x138>)
 8001884:	f001 fe12 	bl	80034ac <HAL_TIM_PWM_ConfigChannel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800188e:	f7ff fe6f 	bl	8001570 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001896:	2300      	movs	r3, #0
 8001898:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	4619      	mov	r1, r3
 80018b4:	4807      	ldr	r0, [pc, #28]	; (80018d4 <MX_TIM1_Init+0x138>)
 80018b6:	f002 fb0f 	bl	8003ed8 <HAL_TIMEx_ConfigBreakDeadTime>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80018c0:	f7ff fe56 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018c4:	4803      	ldr	r0, [pc, #12]	; (80018d4 <MX_TIM1_Init+0x138>)
 80018c6:	f000 f877 	bl	80019b8 <HAL_TIM_MspPostInit>

}
 80018ca:	bf00      	nop
 80018cc:	3758      	adds	r7, #88	; 0x58
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	200001d0 	.word	0x200001d0
 80018d8:	40010000 	.word	0x40010000

080018dc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e2:	463b      	mov	r3, r7
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <MX_TIM6_Init+0x64>)
 80018ec:	4a15      	ldr	r2, [pc, #84]	; (8001944 <MX_TIM6_Init+0x68>)
 80018ee:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15999;
 80018f0:	4b13      	ldr	r3, [pc, #76]	; (8001940 <MX_TIM6_Init+0x64>)
 80018f2:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80018f6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_TIM6_Init+0x64>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <MX_TIM6_Init+0x64>)
 8001900:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001904:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <MX_TIM6_Init+0x64>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800190c:	480c      	ldr	r0, [pc, #48]	; (8001940 <MX_TIM6_Init+0x64>)
 800190e:	f001 fbf3 	bl	80030f8 <HAL_TIM_Base_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001918:	f7ff fe2a 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800191c:	2300      	movs	r3, #0
 800191e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001920:	2300      	movs	r3, #0
 8001922:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4619      	mov	r1, r3
 8001928:	4805      	ldr	r0, [pc, #20]	; (8001940 <MX_TIM6_Init+0x64>)
 800192a:	f002 fa59 	bl	8003de0 <HAL_TIMEx_MasterConfigSynchronization>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001934:	f7ff fe1c 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000218 	.word	0x20000218
 8001944:	40001000 	.word	0x40001000

08001948 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a15      	ldr	r2, [pc, #84]	; (80019ac <HAL_TIM_Base_MspInit+0x64>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d10e      	bne.n	8001978 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <HAL_TIM_Base_MspInit+0x68>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001962:	4a13      	ldr	r2, [pc, #76]	; (80019b0 <HAL_TIM_Base_MspInit+0x68>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6453      	str	r3, [r2, #68]	; 0x44
 800196a:	4b11      	ldr	r3, [pc, #68]	; (80019b0 <HAL_TIM_Base_MspInit+0x68>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001976:	e012      	b.n	800199e <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0d      	ldr	r2, [pc, #52]	; (80019b4 <HAL_TIM_Base_MspInit+0x6c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d10d      	bne.n	800199e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <HAL_TIM_Base_MspInit+0x68>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <HAL_TIM_Base_MspInit+0x68>)
 800198c:	f043 0310 	orr.w	r3, r3, #16
 8001990:	6413      	str	r3, [r2, #64]	; 0x40
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <HAL_TIM_Base_MspInit+0x68>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	f003 0310 	and.w	r3, r3, #16
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
}
 800199e:	bf00      	nop
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40010000 	.word	0x40010000
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40001000 	.word	0x40001000

080019b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <HAL_TIM_MspPostInit+0x68>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d11e      	bne.n	8001a18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <HAL_TIM_MspPostInit+0x6c>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a10      	ldr	r2, [pc, #64]	; (8001a24 <HAL_TIM_MspPostInit+0x6c>)
 80019e4:	f043 0310 	orr.w	r3, r3, #16
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <HAL_TIM_MspPostInit+0x6c>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	4619      	mov	r1, r3
 8001a12:	4805      	ldr	r0, [pc, #20]	; (8001a28 <HAL_TIM_MspPostInit+0x70>)
 8001a14:	f000 fd6c 	bl	80024f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a18:	bf00      	nop
 8001a1a:	3720      	adds	r7, #32
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40010000 	.word	0x40010000
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40021000 	.word	0x40021000

08001a2c <TIM6_START>:
  /* USER CODE END TIM6_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
HAL_StatusTypeDef TIM6_START() {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	return HAL_TIM_Base_Start(&htim6);
 8001a30:	4802      	ldr	r0, [pc, #8]	; (8001a3c <TIM6_START+0x10>)
 8001a32:	f001 fbb1 	bl	8003198 <HAL_TIM_Base_Start>
 8001a36:	4603      	mov	r3, r0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000218 	.word	0x20000218

08001a40 <setPlayAllFlag>:

HAL_StatusTypeDef TIM6_STOP() {
	return HAL_TIM_Base_Stop(&htim6);
}

void setPlayAllFlag() {
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
	playAllFlag = 1;
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <setPlayAllFlag+0x14>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
};
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	200001cc 	.word	0x200001cc

08001a58 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a5e:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <MX_USART6_UART_Init+0x50>)
 8001a60:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a68:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a76:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a7e:	220c      	movs	r2, #12
 8001a80:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <MX_USART6_UART_Init+0x4c>)
 8001a90:	f002 fa74 	bl	8003f7c <HAL_UART_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001a9a:	f7ff fd69 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000268 	.word	0x20000268
 8001aa8:	40011400 	.word	0x40011400

08001aac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	; 0x28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a1d      	ldr	r2, [pc, #116]	; (8001b40 <HAL_UART_MspInit+0x94>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d133      	bne.n	8001b36 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_UART_MspInit+0x98>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad6:	4a1b      	ldr	r2, [pc, #108]	; (8001b44 <HAL_UART_MspInit+0x98>)
 8001ad8:	f043 0320 	orr.w	r3, r3, #32
 8001adc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ade:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <HAL_UART_MspInit+0x98>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	f003 0320 	and.w	r3, r3, #32
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <HAL_UART_MspInit+0x98>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a14      	ldr	r2, [pc, #80]	; (8001b44 <HAL_UART_MspInit+0x98>)
 8001af4:	f043 0304 	orr.w	r3, r3, #4
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <HAL_UART_MspInit+0x98>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b06:	23c0      	movs	r3, #192	; 0xc0
 8001b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b16:	2308      	movs	r3, #8
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4809      	ldr	r0, [pc, #36]	; (8001b48 <HAL_UART_MspInit+0x9c>)
 8001b22:	f000 fce5 	bl	80024f0 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	2047      	movs	r0, #71	; 0x47
 8001b2c:	f000 fc17 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001b30:	2047      	movs	r0, #71	; 0x47
 8001b32:	f000 fc30 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	; 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40011400 	.word	0x40011400
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020800 	.word	0x40020800

08001b4c <uartTransmit>:
  /* USER CODE END USART6_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
uint16_t uartTransmit(const uint8_t * const msg, const uint16_t msgSize) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	807b      	strh	r3, [r7, #2]
    if (msg == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <uartTransmit+0x16>
        return 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e009      	b.n	8001b76 <uartTransmit+0x2a>
    const uint16_t transmitted = bufferPushValues(txBuffer, msg, msgSize);
 8001b62:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <uartTransmit+0x34>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	887a      	ldrh	r2, [r7, #2]
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff fa04 	bl	8000f78 <bufferPushValues>
 8001b70:	4603      	mov	r3, r0
 8001b72:	81fb      	strh	r3, [r7, #14]
    return transmitted;
 8001b74:	89fb      	ldrh	r3, [r7, #14]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000260 	.word	0x20000260

08001b84 <uartHasNext>:

uint8_t uartHasNext() {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
    return bufferHasValues(rxBuffer);
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <uartHasNext+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fa68 	bl	8001062 <bufferHasValues>
 8001b92:	4603      	mov	r3, r0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000264 	.word	0x20000264

08001b9c <uartInit>:

void uartInit() {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
    txBuffer = bufferCreate(TX_BUFFER_SIZE);
 8001ba0:	2080      	movs	r0, #128	; 0x80
 8001ba2:	f7ff f99b 	bl	8000edc <bufferCreate>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a04      	ldr	r2, [pc, #16]	; (8001bbc <uartInit+0x20>)
 8001baa:	6013      	str	r3, [r2, #0]
    rxBuffer = bufferCreate(RX_BUFFER_SIZE);
 8001bac:	2080      	movs	r0, #128	; 0x80
 8001bae:	f7ff f995 	bl	8000edc <bufferCreate>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	4a02      	ldr	r2, [pc, #8]	; (8001bc0 <uartInit+0x24>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000260 	.word	0x20000260
 8001bc0:	20000264 	.word	0x20000264

08001bc4 <uartPolling>:

void uartPolling() {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
    hardwareTransmit();
 8001bc8:	f000 f84a 	bl	8001c60 <hardwareTransmit>
    hardwareReceive();
 8001bcc:	f000 f818 	bl	8001c00 <hardwareReceive>
}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <uartReceive>:

uint16_t uartReceive(uint8_t * const buffer, const uint16_t size) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
    const uint16_t received = bufferPopValues(rxBuffer, buffer, size);
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <uartReceive+0x28>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	887a      	ldrh	r2, [r7, #2]
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fa4b 	bl	8001084 <bufferPopValues>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	81fb      	strh	r3, [r7, #14]
    return received;
 8001bf2:	89fb      	ldrh	r3, [r7, #14]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000264 	.word	0x20000264

08001c00 <hardwareReceive>:

static void hardwareReceive() {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
    if (bufferGetFreeSize(rxBuffer) > 0) {
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <hardwareReceive+0x5c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fa77 	bl	80010fe <bufferGetFreeSize>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d010      	beq.n	8001c38 <hardwareReceive+0x38>
        uint8_t data = 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	71fb      	strb	r3, [r7, #7]
        if (uartHardwareReceivePolling(&data, 5)) {
 8001c1a:	1dfb      	adds	r3, r7, #7
 8001c1c:	2105      	movs	r1, #5
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 fa0e 	bl	8002040 <uartHardwareReceivePolling>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d006      	beq.n	8001c38 <hardwareReceive+0x38>
            bufferPush(rxBuffer, data);
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <hardwareReceive+0x5c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	79fa      	ldrb	r2, [r7, #7]
 8001c30:	4611      	mov	r1, r2
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff f96f 	bl	8000f16 <bufferPush>
        }
    }
    if (!bufferHasValues(rxBuffer))
 8001c38:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <hardwareReceive+0x5c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fa10 	bl	8001062 <bufferHasValues>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d104      	bne.n	8001c52 <hardwareReceive+0x52>
        bufferClear(rxBuffer);
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <hardwareReceive+0x5c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff f9f3 	bl	8001038 <bufferClear>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000264 	.word	0x20000264

08001c60 <hardwareTransmit>:

static void hardwareTransmit() {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
    if (bufferHasValues(txBuffer)) {
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <hardwareTransmit+0x48>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff f9f9 	bl	8001062 <bufferHasValues>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d013      	beq.n	8001c9e <hardwareTransmit+0x3e>
        const uint8_t byte = bufferPeek(txBuffer);
 8001c76:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <hardwareTransmit+0x48>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff f9cc 	bl	8001018 <bufferPeek>
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
        if (uartHardwareTransmitPolling(byte, 5))
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	2105      	movs	r1, #5
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f9bf 	bl	800200c <uartHardwareTransmitPolling>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d004      	beq.n	8001c9e <hardwareTransmit+0x3e>
            bufferPop(txBuffer);
 8001c94:	4b04      	ldr	r3, [pc, #16]	; (8001ca8 <hardwareTransmit+0x48>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff f990 	bl	8000fbe <bufferPop>
    }
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000260 	.word	0x20000260
 8001cac:	00000000 	.word	0x00000000

08001cb0 <getNoteFrequency>:
double notes[7] = {16.352, 18.354, 20.602, 21.827, 24.5, 27.5, 30.868};
char* noteNames[7] = {"A", "B", "C", "D", "E", "F", "G"};

int duration = 1000;

double getNoteFrequency(uint8_t noteNumber) {
 8001cb0:	b5b0      	push	{r4, r5, r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
	return rint(notes[noteNumber] * pow(2, octave));
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	4a18      	ldr	r2, [pc, #96]	; (8001d20 <getNoteFrequency+0x70>)
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	4413      	add	r3, r2
 8001cc2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <getNoteFrequency+0x74>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fc3a 	bl	8000544 <__aeabi_ui2d>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	ec43 2b11 	vmov	d1, r2, r3
 8001cd8:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8001d18 <getNoteFrequency+0x68>
 8001cdc:	f003 ff42 	bl	8005b64 <pow>
 8001ce0:	ec53 2b10 	vmov	r2, r3, d0
 8001ce4:	4620      	mov	r0, r4
 8001ce6:	4629      	mov	r1, r5
 8001ce8:	f7fe fca6 	bl	8000638 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	ec43 2b17 	vmov	d7, r2, r3
 8001cf4:	eeb0 0a47 	vmov.f32	s0, s14
 8001cf8:	eef0 0a67 	vmov.f32	s1, s15
 8001cfc:	f003 fea4 	bl	8005a48 <rint>
 8001d00:	eeb0 7a40 	vmov.f32	s14, s0
 8001d04:	eef0 7a60 	vmov.f32	s15, s1
}
 8001d08:	eeb0 0a47 	vmov.f32	s0, s14
 8001d0c:	eef0 0a67 	vmov.f32	s1, s15
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bdb0      	pop	{r4, r5, r7, pc}
 8001d16:	bf00      	nop
 8001d18:	00000000 	.word	0x00000000
 8001d1c:	40000000 	.word	0x40000000
 8001d20:	20000028 	.word	0x20000028
 8001d24:	200002ac 	.word	0x200002ac

08001d28 <setVolume>:

void setVolume(uint8_t volume) {
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	71fb      	strb	r3, [r7, #7]
	if (0 <= volume && volume <= 10) {
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	2b0a      	cmp	r3, #10
 8001d36:	d802      	bhi.n	8001d3e <setVolume+0x16>
		TIM1->CCR1 = volume;
 8001d38:	4a04      	ldr	r2, [pc, #16]	; (8001d4c <setVolume+0x24>)
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	6353      	str	r3, [r2, #52]	; 0x34
	}
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40010000 	.word	0x40010000

08001d50 <setFrequency>:

void setFrequency(uint16_t freq) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	80fb      	strh	r3, [r7, #6]
	TIM1->PSC = HAL_RCC_GetPCLK2Freq() / (10 * freq) - 1;
 8001d5a:	f001 f9b9 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8001d5e:	4601      	mov	r1, r0
 8001d60:	88fa      	ldrh	r2, [r7, #6]
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d6e:	4a03      	ldr	r2, [pc, #12]	; (8001d7c <setFrequency+0x2c>)
 8001d70:	3b01      	subs	r3, #1
 8001d72:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40010000 	.word	0x40010000

08001d80 <setPlay>:

void setPlay(uint8_t noteNumber) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
	setFrequency((uint8_t) getNoteFrequency(noteNumber));
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ff8f 	bl	8001cb0 <getNoteFrequency>
 8001d92:	ec53 2b10 	vmov	r2, r3, d0
 8001d96:	4610      	mov	r0, r2
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f7fe fefd 	bl	8000b98 <__aeabi_d2uiz>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ffd3 	bl	8001d50 <setFrequency>
	setVolume(10);
 8001daa:	200a      	movs	r0, #10
 8001dac:	f7ff ffbc 	bl	8001d28 <setVolume>
}
 8001db0:	bf00      	nop
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <playNote>:

char buf[128];
char* playNote(uint8_t noteNumber) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af02      	add	r7, sp, #8
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	setPlay(noteNumber);
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ffdb 	bl	8001d80 <setPlay>
	TIM6_START();
 8001dca:	f7ff fe2f 	bl	8001a2c <TIM6_START>
	sprintf(buf, "note %s, %s, duration %dms", noteNames[noteNumber], octaveNames[octave], duration);
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	4a0a      	ldr	r2, [pc, #40]	; (8001dfc <playNote+0x44>)
 8001dd2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <playNote+0x48>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <playNote+0x4c>)
 8001dde:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001de2:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <playNote+0x50>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	460b      	mov	r3, r1
 8001dea:	4908      	ldr	r1, [pc, #32]	; (8001e0c <playNote+0x54>)
 8001dec:	4808      	ldr	r0, [pc, #32]	; (8001e10 <playNote+0x58>)
 8001dee:	f003 faa5 	bl	800533c <siprintf>
	return buf;
 8001df2:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <playNote+0x58>)
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20000060 	.word	0x20000060
 8001e00:	200002ac 	.word	0x200002ac
 8001e04:	20000004 	.word	0x20000004
 8001e08:	2000007c 	.word	0x2000007c
 8001e0c:	08006ac8 	.word	0x08006ac8
 8001e10:	200002b0 	.word	0x200002b0

08001e14 <playA>:

char* playA() {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
	return playNote(0);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f7ff ffcd 	bl	8001db8 <playNote>
 8001e1e:	4603      	mov	r3, r0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <playB>:
char* playB() {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	return playNote(1);
 8001e28:	2001      	movs	r0, #1
 8001e2a:	f7ff ffc5 	bl	8001db8 <playNote>
 8001e2e:	4603      	mov	r3, r0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <playC>:
char* playC() {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
	return playNote(2);
 8001e38:	2002      	movs	r0, #2
 8001e3a:	f7ff ffbd 	bl	8001db8 <playNote>
 8001e3e:	4603      	mov	r3, r0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <playD>:
char* playD() {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	return playNote(3);
 8001e48:	2003      	movs	r0, #3
 8001e4a:	f7ff ffb5 	bl	8001db8 <playNote>
 8001e4e:	4603      	mov	r3, r0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <playE>:
char* playE() {
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	return playNote(4);
 8001e58:	2004      	movs	r0, #4
 8001e5a:	f7ff ffad 	bl	8001db8 <playNote>
 8001e5e:	4603      	mov	r3, r0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <playF>:
char* playF() {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	return playNote(5);
 8001e68:	2005      	movs	r0, #5
 8001e6a:	f7ff ffa5 	bl	8001db8 <playNote>
 8001e6e:	4603      	mov	r3, r0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <playG>:
char* playG() {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	return playNote(6);
 8001e78:	2006      	movs	r0, #6
 8001e7a:	f7ff ff9d 	bl	8001db8 <playNote>
 8001e7e:	4603      	mov	r3, r0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <playAll>:

char* playAll() {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
	setPlayAllFlag();
 8001e88:	f7ff fdda 	bl	8001a40 <setPlayAllFlag>
	setPlay(0);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7ff ff77 	bl	8001d80 <setPlay>
	TIM6_START();
 8001e92:	f7ff fdcb 	bl	8001a2c <TIM6_START>
	sprintf(buf, "notes A,B,C,D,E,F,G, %s, duration %dms", octaveNames[octave], duration);
 8001e96:	4b07      	ldr	r3, [pc, #28]	; (8001eb4 <playAll+0x30>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <playAll+0x34>)
 8001e9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001ea2:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <playAll+0x38>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4906      	ldr	r1, [pc, #24]	; (8001ec0 <playAll+0x3c>)
 8001ea8:	4806      	ldr	r0, [pc, #24]	; (8001ec4 <playAll+0x40>)
 8001eaa:	f003 fa47 	bl	800533c <siprintf>
	return buf;
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <playAll+0x40>)
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	200002ac 	.word	0x200002ac
 8001eb8:	20000004 	.word	0x20000004
 8001ebc:	2000007c 	.word	0x2000007c
 8001ec0:	08006ae4 	.word	0x08006ae4
 8001ec4:	200002b0 	.word	0x200002b0

08001ec8 <upOctave>:

char* upOctave() {
 8001ec8:	b598      	push	{r3, r4, r7, lr}
 8001eca:	af00      	add	r7, sp, #0
	if (octave < 8) {
 8001ecc:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <upOctave+0x44>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b07      	cmp	r3, #7
 8001ed2:	d816      	bhi.n	8001f02 <upOctave+0x3a>
		octave++;
 8001ed4:	4b0d      	ldr	r3, [pc, #52]	; (8001f0c <upOctave+0x44>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <upOctave+0x44>)
 8001ede:	701a      	strb	r2, [r3, #0]
		return strcat(octaveNames[octave], "\n");
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <upOctave+0x44>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <upOctave+0x48>)
 8001ee8:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001eec:	4620      	mov	r0, r4
 8001eee:	f7fe f989 	bl	8000204 <strlen>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4423      	add	r3, r4
 8001ef6:	4907      	ldr	r1, [pc, #28]	; (8001f14 <upOctave+0x4c>)
 8001ef8:	461a      	mov	r2, r3
 8001efa:	460b      	mov	r3, r1
 8001efc:	881b      	ldrh	r3, [r3, #0]
 8001efe:	8013      	strh	r3, [r2, #0]
 8001f00:	e000      	b.n	8001f04 <upOctave+0x3c>
	}
	return "Octave is maximum\n";
 8001f02:	4c05      	ldr	r4, [pc, #20]	; (8001f18 <upOctave+0x50>)
}
 8001f04:	4623      	mov	r3, r4
 8001f06:	4618      	mov	r0, r3
 8001f08:	bd98      	pop	{r3, r4, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200002ac 	.word	0x200002ac
 8001f10:	20000004 	.word	0x20000004
 8001f14:	08006b0c 	.word	0x08006b0c
 8001f18:	08006b10 	.word	0x08006b10

08001f1c <downOctave>:

char* downOctave() {
 8001f1c:	b598      	push	{r3, r4, r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
	if (octave > 0) {
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <downOctave+0x44>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d016      	beq.n	8001f56 <downOctave+0x3a>
		octave--;
 8001f28:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <downOctave+0x44>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <downOctave+0x44>)
 8001f32:	701a      	strb	r2, [r3, #0]
		return strcat(octaveNames[octave], "\n");
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <downOctave+0x44>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <downOctave+0x48>)
 8001f3c:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001f40:	4620      	mov	r0, r4
 8001f42:	f7fe f95f 	bl	8000204 <strlen>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4423      	add	r3, r4
 8001f4a:	4907      	ldr	r1, [pc, #28]	; (8001f68 <downOctave+0x4c>)
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	460b      	mov	r3, r1
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	8013      	strh	r3, [r2, #0]
 8001f54:	e000      	b.n	8001f58 <downOctave+0x3c>
	}
	return "Octave is minimum\n";
 8001f56:	4c05      	ldr	r4, [pc, #20]	; (8001f6c <downOctave+0x50>)
}
 8001f58:	4623      	mov	r3, r4
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	bd98      	pop	{r3, r4, r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200002ac 	.word	0x200002ac
 8001f64:	20000004 	.word	0x20000004
 8001f68:	08006b0c 	.word	0x08006b0c
 8001f6c:	08006b24 	.word	0x08006b24

08001f70 <upDuration>:

char* upDuration() {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	if (duration < 5000) {
 8001f74:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <upDuration+0x3c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f241 3287 	movw	r2, #4999	; 0x1387
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	dc12      	bgt.n	8001fa6 <upDuration+0x36>
		TIM6->CNT += 100;
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <upDuration+0x40>)
 8001f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f84:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <upDuration+0x40>)
 8001f86:	3364      	adds	r3, #100	; 0x64
 8001f88:	6253      	str	r3, [r2, #36]	; 0x24
		duration += 100;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	; (8001fac <upDuration+0x3c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	3364      	adds	r3, #100	; 0x64
 8001f90:	4a06      	ldr	r2, [pc, #24]	; (8001fac <upDuration+0x3c>)
 8001f92:	6013      	str	r3, [r2, #0]
		sprintf(buf, "%dms\n", duration);
 8001f94:	4b05      	ldr	r3, [pc, #20]	; (8001fac <upDuration+0x3c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4906      	ldr	r1, [pc, #24]	; (8001fb4 <upDuration+0x44>)
 8001f9c:	4806      	ldr	r0, [pc, #24]	; (8001fb8 <upDuration+0x48>)
 8001f9e:	f003 f9cd 	bl	800533c <siprintf>
		return buf;
 8001fa2:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <upDuration+0x48>)
 8001fa4:	e000      	b.n	8001fa8 <upDuration+0x38>
	}
	return "Duration is maximum\n";
 8001fa6:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <upDuration+0x4c>)
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	2000007c 	.word	0x2000007c
 8001fb0:	40001000 	.word	0x40001000
 8001fb4:	08006b38 	.word	0x08006b38
 8001fb8:	200002b0 	.word	0x200002b0
 8001fbc:	08006b40 	.word	0x08006b40

08001fc0 <downDuration>:

char* downDuration() {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	if (duration > 100) {
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	; (8001ff8 <downDuration+0x38>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b64      	cmp	r3, #100	; 0x64
 8001fca:	dd12      	ble.n	8001ff2 <downDuration+0x32>
		TIM6->CNT -= 100;
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <downDuration+0x3c>)
 8001fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd0:	4a0a      	ldr	r2, [pc, #40]	; (8001ffc <downDuration+0x3c>)
 8001fd2:	3b64      	subs	r3, #100	; 0x64
 8001fd4:	6253      	str	r3, [r2, #36]	; 0x24
		duration -= 100;
 8001fd6:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <downDuration+0x38>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	3b64      	subs	r3, #100	; 0x64
 8001fdc:	4a06      	ldr	r2, [pc, #24]	; (8001ff8 <downDuration+0x38>)
 8001fde:	6013      	str	r3, [r2, #0]
		sprintf(buf, "%dms\n", duration);
 8001fe0:	4b05      	ldr	r3, [pc, #20]	; (8001ff8 <downDuration+0x38>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4906      	ldr	r1, [pc, #24]	; (8002000 <downDuration+0x40>)
 8001fe8:	4806      	ldr	r0, [pc, #24]	; (8002004 <downDuration+0x44>)
 8001fea:	f003 f9a7 	bl	800533c <siprintf>
		return buf;
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <downDuration+0x44>)
 8001ff0:	e000      	b.n	8001ff4 <downDuration+0x34>
	}
	return "Duration is minimum\n";
 8001ff2:	4b05      	ldr	r3, [pc, #20]	; (8002008 <downDuration+0x48>)
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	2000007c 	.word	0x2000007c
 8001ffc:	40001000 	.word	0x40001000
 8002000:	08006b38 	.word	0x08006b38
 8002004:	200002b0 	.word	0x200002b0
 8002008:	08006b58 	.word	0x08006b58

0800200c <uartHardwareTransmitPolling>:
#include "usart.h"

uint8_t usartHardwareTransmitBuffer;
uint8_t usartHardwareReceiveBuffer;

uint8_t uartHardwareTransmitPolling(const uint8_t data, const uint16_t timeOut) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	460a      	mov	r2, r1
 8002016:	71fb      	strb	r3, [r7, #7]
 8002018:	4613      	mov	r3, r2
 800201a:	80bb      	strh	r3, [r7, #4]
    return HAL_UART_Transmit(&huart6, &data, 1, timeOut) == HAL_OK;
 800201c:	88bb      	ldrh	r3, [r7, #4]
 800201e:	1df9      	adds	r1, r7, #7
 8002020:	2201      	movs	r2, #1
 8002022:	4806      	ldr	r0, [pc, #24]	; (800203c <uartHardwareTransmitPolling+0x30>)
 8002024:	f001 fff7 	bl	8004016 <HAL_UART_Transmit>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	bf0c      	ite	eq
 800202e:	2301      	moveq	r3, #1
 8002030:	2300      	movne	r3, #0
 8002032:	b2db      	uxtb	r3, r3
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20000268 	.word	0x20000268

08002040 <uartHardwareReceivePolling>:

uint8_t uartHardwareReceivePolling(uint8_t * const data, const uint16_t timeOut) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
    return HAL_UART_Receive(&huart6, data, 1, timeOut) == HAL_OK;
 800204c:	887b      	ldrh	r3, [r7, #2]
 800204e:	2201      	movs	r2, #1
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4806      	ldr	r0, [pc, #24]	; (800206c <uartHardwareReceivePolling+0x2c>)
 8002054:	f002 f871 	bl	800413a <HAL_UART_Receive>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	bf0c      	ite	eq
 800205e:	2301      	moveq	r3, #1
 8002060:	2300      	movne	r3, #0
 8002062:	b2db      	uxtb	r3, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	3708      	adds	r7, #8
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000268 	.word	0x20000268

08002070 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002070:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002074:	480d      	ldr	r0, [pc, #52]	; (80020ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002076:	490e      	ldr	r1, [pc, #56]	; (80020b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002078:	4a0e      	ldr	r2, [pc, #56]	; (80020b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800207a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800207c:	e002      	b.n	8002084 <LoopCopyDataInit>

0800207e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800207e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002082:	3304      	adds	r3, #4

08002084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002088:	d3f9      	bcc.n	800207e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800208a:	4a0b      	ldr	r2, [pc, #44]	; (80020b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800208c:	4c0b      	ldr	r4, [pc, #44]	; (80020bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800208e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002090:	e001      	b.n	8002096 <LoopFillZerobss>

08002092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002094:	3204      	adds	r2, #4

08002096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002098:	d3fb      	bcc.n	8002092 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800209a:	f7ff fb6d 	bl	8001778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800209e:	f003 f829 	bl	80050f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020a2:	f7ff f8f3 	bl	800128c <main>
  bx  lr    
 80020a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020a8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80020ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020b0:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 80020b4:	08006c10 	.word	0x08006c10
  ldr r2, =_sbss
 80020b8:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 80020bc:	20000344 	.word	0x20000344

080020c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020c0:	e7fe      	b.n	80020c0 <ADC_IRQHandler>
	...

080020c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020c8:	4b0e      	ldr	r3, [pc, #56]	; (8002104 <HAL_Init+0x40>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0d      	ldr	r2, [pc, #52]	; (8002104 <HAL_Init+0x40>)
 80020ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020d4:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <HAL_Init+0x40>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a0a      	ldr	r2, [pc, #40]	; (8002104 <HAL_Init+0x40>)
 80020da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e0:	4b08      	ldr	r3, [pc, #32]	; (8002104 <HAL_Init+0x40>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a07      	ldr	r2, [pc, #28]	; (8002104 <HAL_Init+0x40>)
 80020e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ec:	2003      	movs	r0, #3
 80020ee:	f000 f92b 	bl	8002348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020f2:	200f      	movs	r0, #15
 80020f4:	f000 f808 	bl	8002108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020f8:	f7ff faac 	bl	8001654 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40023c00 	.word	0x40023c00

08002108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002110:	4b12      	ldr	r3, [pc, #72]	; (800215c <HAL_InitTick+0x54>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_InitTick+0x58>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4619      	mov	r1, r3
 800211a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800211e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002122:	fbb2 f3f3 	udiv	r3, r2, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f943 	bl	80023b2 <HAL_SYSTICK_Config>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e00e      	b.n	8002154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b0f      	cmp	r3, #15
 800213a:	d80a      	bhi.n	8002152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800213c:	2200      	movs	r2, #0
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	f04f 30ff 	mov.w	r0, #4294967295
 8002144:	f000 f90b 	bl	800235e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002148:	4a06      	ldr	r2, [pc, #24]	; (8002164 <HAL_InitTick+0x5c>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	e000      	b.n	8002154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000000 	.word	0x20000000
 8002160:	20000084 	.word	0x20000084
 8002164:	20000080 	.word	0x20000080

08002168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800216c:	4b06      	ldr	r3, [pc, #24]	; (8002188 <HAL_IncTick+0x20>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <HAL_IncTick+0x24>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4413      	add	r3, r2
 8002178:	4a04      	ldr	r2, [pc, #16]	; (800218c <HAL_IncTick+0x24>)
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000084 	.word	0x20000084
 800218c:	20000330 	.word	0x20000330

08002190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  return uwTick;
 8002194:	4b03      	ldr	r3, [pc, #12]	; (80021a4 <HAL_GetTick+0x14>)
 8002196:	681b      	ldr	r3, [r3, #0]
}
 8002198:	4618      	mov	r0, r3
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	20000330 	.word	0x20000330

080021a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c4:	4013      	ands	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	60d3      	str	r3, [r2, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 0307 	and.w	r3, r3, #7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db0b      	blt.n	8002236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	f003 021f 	and.w	r2, r3, #31
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <__NVIC_EnableIRQ+0x38>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	2001      	movs	r0, #1
 800222e:	fa00 f202 	lsl.w	r2, r0, r2
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	db0a      	blt.n	8002272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	b2da      	uxtb	r2, r3
 8002260:	490c      	ldr	r1, [pc, #48]	; (8002294 <__NVIC_SetPriority+0x4c>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	0112      	lsls	r2, r2, #4
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	440b      	add	r3, r1
 800226c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002270:	e00a      	b.n	8002288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4908      	ldr	r1, [pc, #32]	; (8002298 <__NVIC_SetPriority+0x50>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	3b04      	subs	r3, #4
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	440b      	add	r3, r1
 8002286:	761a      	strb	r2, [r3, #24]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f1c3 0307 	rsb	r3, r3, #7
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	bf28      	it	cs
 80022ba:	2304      	movcs	r3, #4
 80022bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3304      	adds	r3, #4
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d902      	bls.n	80022cc <NVIC_EncodePriority+0x30>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3b03      	subs	r3, #3
 80022ca:	e000      	b.n	80022ce <NVIC_EncodePriority+0x32>
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	f04f 32ff 	mov.w	r2, #4294967295
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43d9      	mvns	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	4313      	orrs	r3, r2
         );
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	; 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3b01      	subs	r3, #1
 8002310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002314:	d301      	bcc.n	800231a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002316:	2301      	movs	r3, #1
 8002318:	e00f      	b.n	800233a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800231a:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <SysTick_Config+0x40>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3b01      	subs	r3, #1
 8002320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002322:	210f      	movs	r1, #15
 8002324:	f04f 30ff 	mov.w	r0, #4294967295
 8002328:	f7ff ff8e 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <SysTick_Config+0x40>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002332:	4b04      	ldr	r3, [pc, #16]	; (8002344 <SysTick_Config+0x40>)
 8002334:	2207      	movs	r2, #7
 8002336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	e000e010 	.word	0xe000e010

08002348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff ff29 	bl	80021a8 <__NVIC_SetPriorityGrouping>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af00      	add	r7, sp, #0
 8002364:	4603      	mov	r3, r0
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002370:	f7ff ff3e 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 8002374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	68b9      	ldr	r1, [r7, #8]
 800237a:	6978      	ldr	r0, [r7, #20]
 800237c:	f7ff ff8e 	bl	800229c <NVIC_EncodePriority>
 8002380:	4602      	mov	r2, r0
 8002382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff5d 	bl	8002248 <__NVIC_SetPriority>
}
 800238e:	bf00      	nop
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	4603      	mov	r3, r0
 800239e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff31 	bl	800220c <__NVIC_EnableIRQ>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b082      	sub	sp, #8
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffa2 	bl	8002304 <SysTick_Config>
 80023c0:	4603      	mov	r3, r0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023d8:	f7ff feda 	bl	8002190 <HAL_GetTick>
 80023dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d008      	beq.n	80023fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2280      	movs	r2, #128	; 0x80
 80023ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e052      	b.n	80024a2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0216 	bic.w	r2, r2, #22
 800240a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	695a      	ldr	r2, [r3, #20]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800241a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	2b00      	cmp	r3, #0
 8002422:	d103      	bne.n	800242c <HAL_DMA_Abort+0x62>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002428:	2b00      	cmp	r3, #0
 800242a:	d007      	beq.n	800243c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0208 	bic.w	r2, r2, #8
 800243a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0201 	bic.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800244c:	e013      	b.n	8002476 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800244e:	f7ff fe9f 	bl	8002190 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b05      	cmp	r3, #5
 800245a:	d90c      	bls.n	8002476 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2220      	movs	r2, #32
 8002460:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2203      	movs	r2, #3
 8002466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e015      	b.n	80024a2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d1e4      	bne.n	800244e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002488:	223f      	movs	r2, #63	; 0x3f
 800248a:	409a      	lsls	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d004      	beq.n	80024c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2280      	movs	r2, #128	; 0x80
 80024c2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e00c      	b.n	80024e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2205      	movs	r2, #5
 80024cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0201 	bic.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
	...

080024f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b089      	sub	sp, #36	; 0x24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002502:	2300      	movs	r3, #0
 8002504:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
 800250a:	e177      	b.n	80027fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800250c:	2201      	movs	r2, #1
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	429a      	cmp	r2, r3
 8002526:	f040 8166 	bne.w	80027f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f003 0303 	and.w	r3, r3, #3
 8002532:	2b01      	cmp	r3, #1
 8002534:	d005      	beq.n	8002542 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800253e:	2b02      	cmp	r3, #2
 8002540:	d130      	bne.n	80025a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	2203      	movs	r2, #3
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002578:	2201      	movs	r2, #1
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4013      	ands	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	f003 0201 	and.w	r2, r3, #1
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 0303 	and.w	r3, r3, #3
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d017      	beq.n	80025e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	2203      	movs	r2, #3
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	4013      	ands	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 0303 	and.w	r3, r3, #3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d123      	bne.n	8002634 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	08da      	lsrs	r2, r3, #3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3208      	adds	r2, #8
 80025f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	220f      	movs	r2, #15
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43db      	mvns	r3, r3
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4013      	ands	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	691a      	ldr	r2, [r3, #16]
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	08da      	lsrs	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3208      	adds	r2, #8
 800262e:	69b9      	ldr	r1, [r7, #24]
 8002630:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	2203      	movs	r2, #3
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	4013      	ands	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f003 0203 	and.w	r2, r3, #3
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	4313      	orrs	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 80c0 	beq.w	80027f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	4b66      	ldr	r3, [pc, #408]	; (8002814 <HAL_GPIO_Init+0x324>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	4a65      	ldr	r2, [pc, #404]	; (8002814 <HAL_GPIO_Init+0x324>)
 8002680:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002684:	6453      	str	r3, [r2, #68]	; 0x44
 8002686:	4b63      	ldr	r3, [pc, #396]	; (8002814 <HAL_GPIO_Init+0x324>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002692:	4a61      	ldr	r2, [pc, #388]	; (8002818 <HAL_GPIO_Init+0x328>)
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	089b      	lsrs	r3, r3, #2
 8002698:	3302      	adds	r3, #2
 800269a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	f003 0303 	and.w	r3, r3, #3
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	220f      	movs	r2, #15
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43db      	mvns	r3, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4013      	ands	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a58      	ldr	r2, [pc, #352]	; (800281c <HAL_GPIO_Init+0x32c>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d037      	beq.n	800272e <HAL_GPIO_Init+0x23e>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a57      	ldr	r2, [pc, #348]	; (8002820 <HAL_GPIO_Init+0x330>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d031      	beq.n	800272a <HAL_GPIO_Init+0x23a>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a56      	ldr	r2, [pc, #344]	; (8002824 <HAL_GPIO_Init+0x334>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d02b      	beq.n	8002726 <HAL_GPIO_Init+0x236>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a55      	ldr	r2, [pc, #340]	; (8002828 <HAL_GPIO_Init+0x338>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d025      	beq.n	8002722 <HAL_GPIO_Init+0x232>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a54      	ldr	r2, [pc, #336]	; (800282c <HAL_GPIO_Init+0x33c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d01f      	beq.n	800271e <HAL_GPIO_Init+0x22e>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a53      	ldr	r2, [pc, #332]	; (8002830 <HAL_GPIO_Init+0x340>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d019      	beq.n	800271a <HAL_GPIO_Init+0x22a>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a52      	ldr	r2, [pc, #328]	; (8002834 <HAL_GPIO_Init+0x344>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d013      	beq.n	8002716 <HAL_GPIO_Init+0x226>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a51      	ldr	r2, [pc, #324]	; (8002838 <HAL_GPIO_Init+0x348>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d00d      	beq.n	8002712 <HAL_GPIO_Init+0x222>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a50      	ldr	r2, [pc, #320]	; (800283c <HAL_GPIO_Init+0x34c>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d007      	beq.n	800270e <HAL_GPIO_Init+0x21e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a4f      	ldr	r2, [pc, #316]	; (8002840 <HAL_GPIO_Init+0x350>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d101      	bne.n	800270a <HAL_GPIO_Init+0x21a>
 8002706:	2309      	movs	r3, #9
 8002708:	e012      	b.n	8002730 <HAL_GPIO_Init+0x240>
 800270a:	230a      	movs	r3, #10
 800270c:	e010      	b.n	8002730 <HAL_GPIO_Init+0x240>
 800270e:	2308      	movs	r3, #8
 8002710:	e00e      	b.n	8002730 <HAL_GPIO_Init+0x240>
 8002712:	2307      	movs	r3, #7
 8002714:	e00c      	b.n	8002730 <HAL_GPIO_Init+0x240>
 8002716:	2306      	movs	r3, #6
 8002718:	e00a      	b.n	8002730 <HAL_GPIO_Init+0x240>
 800271a:	2305      	movs	r3, #5
 800271c:	e008      	b.n	8002730 <HAL_GPIO_Init+0x240>
 800271e:	2304      	movs	r3, #4
 8002720:	e006      	b.n	8002730 <HAL_GPIO_Init+0x240>
 8002722:	2303      	movs	r3, #3
 8002724:	e004      	b.n	8002730 <HAL_GPIO_Init+0x240>
 8002726:	2302      	movs	r3, #2
 8002728:	e002      	b.n	8002730 <HAL_GPIO_Init+0x240>
 800272a:	2301      	movs	r3, #1
 800272c:	e000      	b.n	8002730 <HAL_GPIO_Init+0x240>
 800272e:	2300      	movs	r3, #0
 8002730:	69fa      	ldr	r2, [r7, #28]
 8002732:	f002 0203 	and.w	r2, r2, #3
 8002736:	0092      	lsls	r2, r2, #2
 8002738:	4093      	lsls	r3, r2
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002740:	4935      	ldr	r1, [pc, #212]	; (8002818 <HAL_GPIO_Init+0x328>)
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	089b      	lsrs	r3, r3, #2
 8002746:	3302      	adds	r3, #2
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800274e:	4b3d      	ldr	r3, [pc, #244]	; (8002844 <HAL_GPIO_Init+0x354>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	43db      	mvns	r3, r3
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	4013      	ands	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002772:	4a34      	ldr	r2, [pc, #208]	; (8002844 <HAL_GPIO_Init+0x354>)
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002778:	4b32      	ldr	r3, [pc, #200]	; (8002844 <HAL_GPIO_Init+0x354>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800279c:	4a29      	ldr	r2, [pc, #164]	; (8002844 <HAL_GPIO_Init+0x354>)
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027a2:	4b28      	ldr	r3, [pc, #160]	; (8002844 <HAL_GPIO_Init+0x354>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027c6:	4a1f      	ldr	r2, [pc, #124]	; (8002844 <HAL_GPIO_Init+0x354>)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027cc:	4b1d      	ldr	r3, [pc, #116]	; (8002844 <HAL_GPIO_Init+0x354>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027f0:	4a14      	ldr	r2, [pc, #80]	; (8002844 <HAL_GPIO_Init+0x354>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	3301      	adds	r3, #1
 80027fa:	61fb      	str	r3, [r7, #28]
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	2b0f      	cmp	r3, #15
 8002800:	f67f ae84 	bls.w	800250c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	3724      	adds	r7, #36	; 0x24
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40023800 	.word	0x40023800
 8002818:	40013800 	.word	0x40013800
 800281c:	40020000 	.word	0x40020000
 8002820:	40020400 	.word	0x40020400
 8002824:	40020800 	.word	0x40020800
 8002828:	40020c00 	.word	0x40020c00
 800282c:	40021000 	.word	0x40021000
 8002830:	40021400 	.word	0x40021400
 8002834:	40021800 	.word	0x40021800
 8002838:	40021c00 	.word	0x40021c00
 800283c:	40022000 	.word	0x40022000
 8002840:	40022400 	.word	0x40022400
 8002844:	40013c00 	.word	0x40013c00

08002848 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e267      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d075      	beq.n	8002952 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002866:	4b88      	ldr	r3, [pc, #544]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b04      	cmp	r3, #4
 8002870:	d00c      	beq.n	800288c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002872:	4b85      	ldr	r3, [pc, #532]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800287a:	2b08      	cmp	r3, #8
 800287c:	d112      	bne.n	80028a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800287e:	4b82      	ldr	r3, [pc, #520]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002886:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800288a:	d10b      	bne.n	80028a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800288c:	4b7e      	ldr	r3, [pc, #504]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d05b      	beq.n	8002950 <HAL_RCC_OscConfig+0x108>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d157      	bne.n	8002950 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e242      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ac:	d106      	bne.n	80028bc <HAL_RCC_OscConfig+0x74>
 80028ae:	4b76      	ldr	r3, [pc, #472]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a75      	ldr	r2, [pc, #468]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e01d      	b.n	80028f8 <HAL_RCC_OscConfig+0xb0>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x98>
 80028c6:	4b70      	ldr	r3, [pc, #448]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a6f      	ldr	r2, [pc, #444]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	4b6d      	ldr	r3, [pc, #436]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a6c      	ldr	r2, [pc, #432]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0xb0>
 80028e0:	4b69      	ldr	r3, [pc, #420]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a68      	ldr	r2, [pc, #416]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	4b66      	ldr	r3, [pc, #408]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a65      	ldr	r2, [pc, #404]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80028f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d013      	beq.n	8002928 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7ff fc46 	bl	8002190 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002908:	f7ff fc42 	bl	8002190 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b64      	cmp	r3, #100	; 0x64
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e207      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800291a:	4b5b      	ldr	r3, [pc, #364]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0xc0>
 8002926:	e014      	b.n	8002952 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002928:	f7ff fc32 	bl	8002190 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002930:	f7ff fc2e 	bl	8002190 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b64      	cmp	r3, #100	; 0x64
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e1f3      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002942:	4b51      	ldr	r3, [pc, #324]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f0      	bne.n	8002930 <HAL_RCC_OscConfig+0xe8>
 800294e:	e000      	b.n	8002952 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d063      	beq.n	8002a26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800295e:	4b4a      	ldr	r3, [pc, #296]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00b      	beq.n	8002982 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800296a:	4b47      	ldr	r3, [pc, #284]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002972:	2b08      	cmp	r3, #8
 8002974:	d11c      	bne.n	80029b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002976:	4b44      	ldr	r3, [pc, #272]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d116      	bne.n	80029b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002982:	4b41      	ldr	r3, [pc, #260]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_RCC_OscConfig+0x152>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d001      	beq.n	800299a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e1c7      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800299a:	4b3b      	ldr	r3, [pc, #236]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	4937      	ldr	r1, [pc, #220]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ae:	e03a      	b.n	8002a26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d020      	beq.n	80029fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029b8:	4b34      	ldr	r3, [pc, #208]	; (8002a8c <HAL_RCC_OscConfig+0x244>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029be:	f7ff fbe7 	bl	8002190 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029c6:	f7ff fbe3 	bl	8002190 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e1a8      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d8:	4b2b      	ldr	r3, [pc, #172]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0f0      	beq.n	80029c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e4:	4b28      	ldr	r3, [pc, #160]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	00db      	lsls	r3, r3, #3
 80029f2:	4925      	ldr	r1, [pc, #148]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]
 80029f8:	e015      	b.n	8002a26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029fa:	4b24      	ldr	r3, [pc, #144]	; (8002a8c <HAL_RCC_OscConfig+0x244>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a00:	f7ff fbc6 	bl	8002190 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a08:	f7ff fbc2 	bl	8002190 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e187      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f0      	bne.n	8002a08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d036      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d016      	beq.n	8002a68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a3a:	4b15      	ldr	r3, [pc, #84]	; (8002a90 <HAL_RCC_OscConfig+0x248>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a40:	f7ff fba6 	bl	8002190 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a48:	f7ff fba2 	bl	8002190 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e167      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a5a:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_RCC_OscConfig+0x240>)
 8002a5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x200>
 8002a66:	e01b      	b.n	8002aa0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a68:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <HAL_RCC_OscConfig+0x248>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a6e:	f7ff fb8f 	bl	8002190 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a74:	e00e      	b.n	8002a94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a76:	f7ff fb8b 	bl	8002190 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d907      	bls.n	8002a94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e150      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	42470000 	.word	0x42470000
 8002a90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a94:	4b88      	ldr	r3, [pc, #544]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1ea      	bne.n	8002a76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8097 	beq.w	8002bdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ab2:	4b81      	ldr	r3, [pc, #516]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10f      	bne.n	8002ade <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	4b7d      	ldr	r3, [pc, #500]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	4a7c      	ldr	r2, [pc, #496]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002acc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ace:	4b7a      	ldr	r3, [pc, #488]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad6:	60bb      	str	r3, [r7, #8]
 8002ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ada:	2301      	movs	r3, #1
 8002adc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ade:	4b77      	ldr	r3, [pc, #476]	; (8002cbc <HAL_RCC_OscConfig+0x474>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d118      	bne.n	8002b1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aea:	4b74      	ldr	r3, [pc, #464]	; (8002cbc <HAL_RCC_OscConfig+0x474>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a73      	ldr	r2, [pc, #460]	; (8002cbc <HAL_RCC_OscConfig+0x474>)
 8002af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002af6:	f7ff fb4b 	bl	8002190 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afe:	f7ff fb47 	bl	8002190 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e10c      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b10:	4b6a      	ldr	r3, [pc, #424]	; (8002cbc <HAL_RCC_OscConfig+0x474>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d106      	bne.n	8002b32 <HAL_RCC_OscConfig+0x2ea>
 8002b24:	4b64      	ldr	r3, [pc, #400]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b28:	4a63      	ldr	r2, [pc, #396]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b30:	e01c      	b.n	8002b6c <HAL_RCC_OscConfig+0x324>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	2b05      	cmp	r3, #5
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x30c>
 8002b3a:	4b5f      	ldr	r3, [pc, #380]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3e:	4a5e      	ldr	r2, [pc, #376]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b40:	f043 0304 	orr.w	r3, r3, #4
 8002b44:	6713      	str	r3, [r2, #112]	; 0x70
 8002b46:	4b5c      	ldr	r3, [pc, #368]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4a:	4a5b      	ldr	r2, [pc, #364]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	6713      	str	r3, [r2, #112]	; 0x70
 8002b52:	e00b      	b.n	8002b6c <HAL_RCC_OscConfig+0x324>
 8002b54:	4b58      	ldr	r3, [pc, #352]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b58:	4a57      	ldr	r2, [pc, #348]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b5a:	f023 0301 	bic.w	r3, r3, #1
 8002b5e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b60:	4b55      	ldr	r3, [pc, #340]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b64:	4a54      	ldr	r2, [pc, #336]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b66:	f023 0304 	bic.w	r3, r3, #4
 8002b6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d015      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b74:	f7ff fb0c 	bl	8002190 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b7a:	e00a      	b.n	8002b92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b7c:	f7ff fb08 	bl	8002190 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e0cb      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b92:	4b49      	ldr	r3, [pc, #292]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0ee      	beq.n	8002b7c <HAL_RCC_OscConfig+0x334>
 8002b9e:	e014      	b.n	8002bca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba0:	f7ff faf6 	bl	8002190 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ba6:	e00a      	b.n	8002bbe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ba8:	f7ff faf2 	bl	8002190 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e0b5      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bbe:	4b3e      	ldr	r3, [pc, #248]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1ee      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bca:	7dfb      	ldrb	r3, [r7, #23]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d105      	bne.n	8002bdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bd0:	4b39      	ldr	r3, [pc, #228]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	4a38      	ldr	r2, [pc, #224]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002bd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bda:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 80a1 	beq.w	8002d28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002be6:	4b34      	ldr	r3, [pc, #208]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 030c 	and.w	r3, r3, #12
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d05c      	beq.n	8002cac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d141      	bne.n	8002c7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bfa:	4b31      	ldr	r3, [pc, #196]	; (8002cc0 <HAL_RCC_OscConfig+0x478>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c00:	f7ff fac6 	bl	8002190 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c08:	f7ff fac2 	bl	8002190 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e087      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c1a:	4b27      	ldr	r3, [pc, #156]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69da      	ldr	r2, [r3, #28]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	019b      	lsls	r3, r3, #6
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	085b      	lsrs	r3, r3, #1
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	041b      	lsls	r3, r3, #16
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c48:	061b      	lsls	r3, r3, #24
 8002c4a:	491b      	ldr	r1, [pc, #108]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <HAL_RCC_OscConfig+0x478>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c56:	f7ff fa9b 	bl	8002190 <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c5e:	f7ff fa97 	bl	8002190 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e05c      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c70:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x416>
 8002c7c:	e054      	b.n	8002d28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7e:	4b10      	ldr	r3, [pc, #64]	; (8002cc0 <HAL_RCC_OscConfig+0x478>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c84:	f7ff fa84 	bl	8002190 <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c8c:	f7ff fa80 	bl	8002190 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e045      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <HAL_RCC_OscConfig+0x470>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1f0      	bne.n	8002c8c <HAL_RCC_OscConfig+0x444>
 8002caa:	e03d      	b.n	8002d28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d107      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e038      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	40007000 	.word	0x40007000
 8002cc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cc4:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <HAL_RCC_OscConfig+0x4ec>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d028      	beq.n	8002d24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d121      	bne.n	8002d24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d11a      	bne.n	8002d24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d111      	bne.n	8002d24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d107      	bne.n	8002d24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40023800 	.word	0x40023800

08002d38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e0cc      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d4c:	4b68      	ldr	r3, [pc, #416]	; (8002ef0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 030f 	and.w	r3, r3, #15
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d90c      	bls.n	8002d74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5a:	4b65      	ldr	r3, [pc, #404]	; (8002ef0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	b2d2      	uxtb	r2, r2
 8002d60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d62:	4b63      	ldr	r3, [pc, #396]	; (8002ef0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0b8      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d020      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d8c:	4b59      	ldr	r3, [pc, #356]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	4a58      	ldr	r2, [pc, #352]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d005      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002da4:	4b53      	ldr	r3, [pc, #332]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	4a52      	ldr	r2, [pc, #328]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db0:	4b50      	ldr	r3, [pc, #320]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	494d      	ldr	r1, [pc, #308]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d044      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d107      	bne.n	8002de6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd6:	4b47      	ldr	r3, [pc, #284]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d119      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e07f      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d003      	beq.n	8002df6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d107      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df6:	4b3f      	ldr	r3, [pc, #252]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d109      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e06f      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e06:	4b3b      	ldr	r3, [pc, #236]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e067      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e16:	4b37      	ldr	r3, [pc, #220]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f023 0203 	bic.w	r2, r3, #3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	4934      	ldr	r1, [pc, #208]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e28:	f7ff f9b2 	bl	8002190 <HAL_GetTick>
 8002e2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2e:	e00a      	b.n	8002e46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e30:	f7ff f9ae 	bl	8002190 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e04f      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e46:	4b2b      	ldr	r3, [pc, #172]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f003 020c 	and.w	r2, r3, #12
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d1eb      	bne.n	8002e30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e58:	4b25      	ldr	r3, [pc, #148]	; (8002ef0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 030f 	and.w	r3, r3, #15
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d20c      	bcs.n	8002e80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e66:	4b22      	ldr	r3, [pc, #136]	; (8002ef0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6e:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d001      	beq.n	8002e80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e032      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d008      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e8c:	4b19      	ldr	r3, [pc, #100]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	4916      	ldr	r1, [pc, #88]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d009      	beq.n	8002ebe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eaa:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	490e      	ldr	r1, [pc, #56]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ebe:	f000 f821 	bl	8002f04 <HAL_RCC_GetSysClockFreq>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	091b      	lsrs	r3, r3, #4
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	490a      	ldr	r1, [pc, #40]	; (8002ef8 <HAL_RCC_ClockConfig+0x1c0>)
 8002ed0:	5ccb      	ldrb	r3, [r1, r3]
 8002ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed6:	4a09      	ldr	r2, [pc, #36]	; (8002efc <HAL_RCC_ClockConfig+0x1c4>)
 8002ed8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002eda:	4b09      	ldr	r3, [pc, #36]	; (8002f00 <HAL_RCC_ClockConfig+0x1c8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff f912 	bl	8002108 <HAL_InitTick>

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40023c00 	.word	0x40023c00
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	08006b70 	.word	0x08006b70
 8002efc:	20000000 	.word	0x20000000
 8002f00:	20000080 	.word	0x20000080

08002f04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f08:	b090      	sub	sp, #64	; 0x40
 8002f0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	637b      	str	r3, [r7, #52]	; 0x34
 8002f10:	2300      	movs	r3, #0
 8002f12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f14:	2300      	movs	r3, #0
 8002f16:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f1c:	4b59      	ldr	r3, [pc, #356]	; (8003084 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 030c 	and.w	r3, r3, #12
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d00d      	beq.n	8002f44 <HAL_RCC_GetSysClockFreq+0x40>
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	f200 80a1 	bhi.w	8003070 <HAL_RCC_GetSysClockFreq+0x16c>
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x34>
 8002f32:	2b04      	cmp	r3, #4
 8002f34:	d003      	beq.n	8002f3e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f36:	e09b      	b.n	8003070 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f38:	4b53      	ldr	r3, [pc, #332]	; (8003088 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f3a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002f3c:	e09b      	b.n	8003076 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f3e:	4b53      	ldr	r3, [pc, #332]	; (800308c <HAL_RCC_GetSysClockFreq+0x188>)
 8002f40:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f42:	e098      	b.n	8003076 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f44:	4b4f      	ldr	r3, [pc, #316]	; (8003084 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f4c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f4e:	4b4d      	ldr	r3, [pc, #308]	; (8003084 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d028      	beq.n	8002fac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f5a:	4b4a      	ldr	r3, [pc, #296]	; (8003084 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	099b      	lsrs	r3, r3, #6
 8002f60:	2200      	movs	r2, #0
 8002f62:	623b      	str	r3, [r7, #32]
 8002f64:	627a      	str	r2, [r7, #36]	; 0x24
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4b47      	ldr	r3, [pc, #284]	; (800308c <HAL_RCC_GetSysClockFreq+0x188>)
 8002f70:	fb03 f201 	mul.w	r2, r3, r1
 8002f74:	2300      	movs	r3, #0
 8002f76:	fb00 f303 	mul.w	r3, r0, r3
 8002f7a:	4413      	add	r3, r2
 8002f7c:	4a43      	ldr	r2, [pc, #268]	; (800308c <HAL_RCC_GetSysClockFreq+0x188>)
 8002f7e:	fba0 1202 	umull	r1, r2, r0, r2
 8002f82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f84:	460a      	mov	r2, r1
 8002f86:	62ba      	str	r2, [r7, #40]	; 0x28
 8002f88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f8a:	4413      	add	r3, r2
 8002f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f90:	2200      	movs	r2, #0
 8002f92:	61bb      	str	r3, [r7, #24]
 8002f94:	61fa      	str	r2, [r7, #28]
 8002f96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002f9e:	f7fd fe1b 	bl	8000bd8 <__aeabi_uldivmod>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002faa:	e053      	b.n	8003054 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fac:	4b35      	ldr	r3, [pc, #212]	; (8003084 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	617a      	str	r2, [r7, #20]
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002fbe:	f04f 0b00 	mov.w	fp, #0
 8002fc2:	4652      	mov	r2, sl
 8002fc4:	465b      	mov	r3, fp
 8002fc6:	f04f 0000 	mov.w	r0, #0
 8002fca:	f04f 0100 	mov.w	r1, #0
 8002fce:	0159      	lsls	r1, r3, #5
 8002fd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fd4:	0150      	lsls	r0, r2, #5
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	ebb2 080a 	subs.w	r8, r2, sl
 8002fde:	eb63 090b 	sbc.w	r9, r3, fp
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	f04f 0300 	mov.w	r3, #0
 8002fea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002fee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002ff2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002ff6:	ebb2 0408 	subs.w	r4, r2, r8
 8002ffa:	eb63 0509 	sbc.w	r5, r3, r9
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	00eb      	lsls	r3, r5, #3
 8003008:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800300c:	00e2      	lsls	r2, r4, #3
 800300e:	4614      	mov	r4, r2
 8003010:	461d      	mov	r5, r3
 8003012:	eb14 030a 	adds.w	r3, r4, sl
 8003016:	603b      	str	r3, [r7, #0]
 8003018:	eb45 030b 	adc.w	r3, r5, fp
 800301c:	607b      	str	r3, [r7, #4]
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	f04f 0300 	mov.w	r3, #0
 8003026:	e9d7 4500 	ldrd	r4, r5, [r7]
 800302a:	4629      	mov	r1, r5
 800302c:	028b      	lsls	r3, r1, #10
 800302e:	4621      	mov	r1, r4
 8003030:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003034:	4621      	mov	r1, r4
 8003036:	028a      	lsls	r2, r1, #10
 8003038:	4610      	mov	r0, r2
 800303a:	4619      	mov	r1, r3
 800303c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800303e:	2200      	movs	r2, #0
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	60fa      	str	r2, [r7, #12]
 8003044:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003048:	f7fd fdc6 	bl	8000bd8 <__aeabi_uldivmod>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	4613      	mov	r3, r2
 8003052:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003054:	4b0b      	ldr	r3, [pc, #44]	; (8003084 <HAL_RCC_GetSysClockFreq+0x180>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	0c1b      	lsrs	r3, r3, #16
 800305a:	f003 0303 	and.w	r3, r3, #3
 800305e:	3301      	adds	r3, #1
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003064:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800306e:	e002      	b.n	8003076 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003070:	4b05      	ldr	r3, [pc, #20]	; (8003088 <HAL_RCC_GetSysClockFreq+0x184>)
 8003072:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003074:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003078:	4618      	mov	r0, r3
 800307a:	3740      	adds	r7, #64	; 0x40
 800307c:	46bd      	mov	sp, r7
 800307e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003082:	bf00      	nop
 8003084:	40023800 	.word	0x40023800
 8003088:	00f42400 	.word	0x00f42400
 800308c:	017d7840 	.word	0x017d7840

08003090 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003094:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003096:	681b      	ldr	r3, [r3, #0]
}
 8003098:	4618      	mov	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20000000 	.word	0x20000000

080030a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030ac:	f7ff fff0 	bl	8003090 <HAL_RCC_GetHCLKFreq>
 80030b0:	4602      	mov	r2, r0
 80030b2:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	0a9b      	lsrs	r3, r3, #10
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	4903      	ldr	r1, [pc, #12]	; (80030cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030be:	5ccb      	ldrb	r3, [r1, r3]
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40023800 	.word	0x40023800
 80030cc:	08006b80 	.word	0x08006b80

080030d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030d4:	f7ff ffdc 	bl	8003090 <HAL_RCC_GetHCLKFreq>
 80030d8:	4602      	mov	r2, r0
 80030da:	4b05      	ldr	r3, [pc, #20]	; (80030f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	0b5b      	lsrs	r3, r3, #13
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	4903      	ldr	r1, [pc, #12]	; (80030f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030e6:	5ccb      	ldrb	r3, [r1, r3]
 80030e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	40023800 	.word	0x40023800
 80030f4:	08006b80 	.word	0x08006b80

080030f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e041      	b.n	800318e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d106      	bne.n	8003124 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7fe fc12 	bl	8001948 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3304      	adds	r3, #4
 8003134:	4619      	mov	r1, r3
 8003136:	4610      	mov	r0, r2
 8003138:	f000 fb42 	bl	80037c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d001      	beq.n	80031b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e046      	b.n	800323e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a23      	ldr	r2, [pc, #140]	; (800324c <HAL_TIM_Base_Start+0xb4>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d022      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ca:	d01d      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a1f      	ldr	r2, [pc, #124]	; (8003250 <HAL_TIM_Base_Start+0xb8>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d018      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a1e      	ldr	r2, [pc, #120]	; (8003254 <HAL_TIM_Base_Start+0xbc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d013      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a1c      	ldr	r2, [pc, #112]	; (8003258 <HAL_TIM_Base_Start+0xc0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d00e      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a1b      	ldr	r2, [pc, #108]	; (800325c <HAL_TIM_Base_Start+0xc4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d009      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a19      	ldr	r2, [pc, #100]	; (8003260 <HAL_TIM_Base_Start+0xc8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d004      	beq.n	8003208 <HAL_TIM_Base_Start+0x70>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a18      	ldr	r2, [pc, #96]	; (8003264 <HAL_TIM_Base_Start+0xcc>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d111      	bne.n	800322c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b06      	cmp	r3, #6
 8003218:	d010      	beq.n	800323c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800322a:	e007      	b.n	800323c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40010000 	.word	0x40010000
 8003250:	40000400 	.word	0x40000400
 8003254:	40000800 	.word	0x40000800
 8003258:	40000c00 	.word	0x40000c00
 800325c:	40010400 	.word	0x40010400
 8003260:	40014000 	.word	0x40014000
 8003264:	40001800 	.word	0x40001800

08003268 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e041      	b.n	80032fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f839 	bl	8003306 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2202      	movs	r2, #2
 8003298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3304      	adds	r3, #4
 80032a4:	4619      	mov	r1, r3
 80032a6:	4610      	mov	r0, r2
 80032a8:	f000 fa8a 	bl	80037c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
	...

0800331c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d109      	bne.n	8003340 <HAL_TIM_PWM_Start+0x24>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b01      	cmp	r3, #1
 8003336:	bf14      	ite	ne
 8003338:	2301      	movne	r3, #1
 800333a:	2300      	moveq	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	e022      	b.n	8003386 <HAL_TIM_PWM_Start+0x6a>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2b04      	cmp	r3, #4
 8003344:	d109      	bne.n	800335a <HAL_TIM_PWM_Start+0x3e>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b01      	cmp	r3, #1
 8003350:	bf14      	ite	ne
 8003352:	2301      	movne	r3, #1
 8003354:	2300      	moveq	r3, #0
 8003356:	b2db      	uxtb	r3, r3
 8003358:	e015      	b.n	8003386 <HAL_TIM_PWM_Start+0x6a>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b08      	cmp	r3, #8
 800335e:	d109      	bne.n	8003374 <HAL_TIM_PWM_Start+0x58>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b01      	cmp	r3, #1
 800336a:	bf14      	ite	ne
 800336c:	2301      	movne	r3, #1
 800336e:	2300      	moveq	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	e008      	b.n	8003386 <HAL_TIM_PWM_Start+0x6a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	bf14      	ite	ne
 8003380:	2301      	movne	r3, #1
 8003382:	2300      	moveq	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e07c      	b.n	8003488 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d104      	bne.n	800339e <HAL_TIM_PWM_Start+0x82>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800339c:	e013      	b.n	80033c6 <HAL_TIM_PWM_Start+0xaa>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d104      	bne.n	80033ae <HAL_TIM_PWM_Start+0x92>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2202      	movs	r2, #2
 80033a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033ac:	e00b      	b.n	80033c6 <HAL_TIM_PWM_Start+0xaa>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	2b08      	cmp	r3, #8
 80033b2:	d104      	bne.n	80033be <HAL_TIM_PWM_Start+0xa2>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033bc:	e003      	b.n	80033c6 <HAL_TIM_PWM_Start+0xaa>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2202      	movs	r2, #2
 80033c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2201      	movs	r2, #1
 80033cc:	6839      	ldr	r1, [r7, #0]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f000 fce0 	bl	8003d94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a2d      	ldr	r2, [pc, #180]	; (8003490 <HAL_TIM_PWM_Start+0x174>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d004      	beq.n	80033e8 <HAL_TIM_PWM_Start+0xcc>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a2c      	ldr	r2, [pc, #176]	; (8003494 <HAL_TIM_PWM_Start+0x178>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d101      	bne.n	80033ec <HAL_TIM_PWM_Start+0xd0>
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <HAL_TIM_PWM_Start+0xd2>
 80033ec:	2300      	movs	r3, #0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d007      	beq.n	8003402 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003400:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a22      	ldr	r2, [pc, #136]	; (8003490 <HAL_TIM_PWM_Start+0x174>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d022      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003414:	d01d      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1f      	ldr	r2, [pc, #124]	; (8003498 <HAL_TIM_PWM_Start+0x17c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d018      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a1d      	ldr	r2, [pc, #116]	; (800349c <HAL_TIM_PWM_Start+0x180>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1c      	ldr	r2, [pc, #112]	; (80034a0 <HAL_TIM_PWM_Start+0x184>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d00e      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a16      	ldr	r2, [pc, #88]	; (8003494 <HAL_TIM_PWM_Start+0x178>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d009      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a18      	ldr	r2, [pc, #96]	; (80034a4 <HAL_TIM_PWM_Start+0x188>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d004      	beq.n	8003452 <HAL_TIM_PWM_Start+0x136>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a16      	ldr	r2, [pc, #88]	; (80034a8 <HAL_TIM_PWM_Start+0x18c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d111      	bne.n	8003476 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2b06      	cmp	r3, #6
 8003462:	d010      	beq.n	8003486 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0201 	orr.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003474:	e007      	b.n	8003486 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40010000 	.word	0x40010000
 8003494:	40010400 	.word	0x40010400
 8003498:	40000400 	.word	0x40000400
 800349c:	40000800 	.word	0x40000800
 80034a0:	40000c00 	.word	0x40000c00
 80034a4:	40014000 	.word	0x40014000
 80034a8:	40001800 	.word	0x40001800

080034ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e0ae      	b.n	8003628 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b0c      	cmp	r3, #12
 80034d6:	f200 809f 	bhi.w	8003618 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034da:	a201      	add	r2, pc, #4	; (adr r2, 80034e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e0:	08003515 	.word	0x08003515
 80034e4:	08003619 	.word	0x08003619
 80034e8:	08003619 	.word	0x08003619
 80034ec:	08003619 	.word	0x08003619
 80034f0:	08003555 	.word	0x08003555
 80034f4:	08003619 	.word	0x08003619
 80034f8:	08003619 	.word	0x08003619
 80034fc:	08003619 	.word	0x08003619
 8003500:	08003597 	.word	0x08003597
 8003504:	08003619 	.word	0x08003619
 8003508:	08003619 	.word	0x08003619
 800350c:	08003619 	.word	0x08003619
 8003510:	080035d7 	.word	0x080035d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68b9      	ldr	r1, [r7, #8]
 800351a:	4618      	mov	r0, r3
 800351c:	f000 f9f0 	bl	8003900 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699a      	ldr	r2, [r3, #24]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0208 	orr.w	r2, r2, #8
 800352e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	699a      	ldr	r2, [r3, #24]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0204 	bic.w	r2, r2, #4
 800353e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6999      	ldr	r1, [r3, #24]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	691a      	ldr	r2, [r3, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	619a      	str	r2, [r3, #24]
      break;
 8003552:	e064      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68b9      	ldr	r1, [r7, #8]
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fa40 	bl	80039e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699a      	ldr	r2, [r3, #24]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800356e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	699a      	ldr	r2, [r3, #24]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800357e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6999      	ldr	r1, [r3, #24]
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	021a      	lsls	r2, r3, #8
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	619a      	str	r2, [r3, #24]
      break;
 8003594:	e043      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68b9      	ldr	r1, [r7, #8]
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fa95 	bl	8003acc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f042 0208 	orr.w	r2, r2, #8
 80035b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69da      	ldr	r2, [r3, #28]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0204 	bic.w	r2, r2, #4
 80035c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	69d9      	ldr	r1, [r3, #28]
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	691a      	ldr	r2, [r3, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	61da      	str	r2, [r3, #28]
      break;
 80035d4:	e023      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68b9      	ldr	r1, [r7, #8]
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 fae9 	bl	8003bb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	69da      	ldr	r2, [r3, #28]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69da      	ldr	r2, [r3, #28]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	69d9      	ldr	r1, [r3, #28]
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	021a      	lsls	r2, r3, #8
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	61da      	str	r2, [r3, #28]
      break;
 8003616:	e002      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	75fb      	strb	r3, [r7, #23]
      break;
 800361c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003626:	7dfb      	ldrb	r3, [r7, #23]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3718      	adds	r7, #24
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <HAL_TIM_ConfigClockSource+0x1c>
 8003648:	2302      	movs	r3, #2
 800364a:	e0b4      	b.n	80037b6 <HAL_TIM_ConfigClockSource+0x186>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800366a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003672:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003684:	d03e      	beq.n	8003704 <HAL_TIM_ConfigClockSource+0xd4>
 8003686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800368a:	f200 8087 	bhi.w	800379c <HAL_TIM_ConfigClockSource+0x16c>
 800368e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003692:	f000 8086 	beq.w	80037a2 <HAL_TIM_ConfigClockSource+0x172>
 8003696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800369a:	d87f      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 800369c:	2b70      	cmp	r3, #112	; 0x70
 800369e:	d01a      	beq.n	80036d6 <HAL_TIM_ConfigClockSource+0xa6>
 80036a0:	2b70      	cmp	r3, #112	; 0x70
 80036a2:	d87b      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036a4:	2b60      	cmp	r3, #96	; 0x60
 80036a6:	d050      	beq.n	800374a <HAL_TIM_ConfigClockSource+0x11a>
 80036a8:	2b60      	cmp	r3, #96	; 0x60
 80036aa:	d877      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036ac:	2b50      	cmp	r3, #80	; 0x50
 80036ae:	d03c      	beq.n	800372a <HAL_TIM_ConfigClockSource+0xfa>
 80036b0:	2b50      	cmp	r3, #80	; 0x50
 80036b2:	d873      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036b4:	2b40      	cmp	r3, #64	; 0x40
 80036b6:	d058      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x13a>
 80036b8:	2b40      	cmp	r3, #64	; 0x40
 80036ba:	d86f      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036bc:	2b30      	cmp	r3, #48	; 0x30
 80036be:	d064      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036c0:	2b30      	cmp	r3, #48	; 0x30
 80036c2:	d86b      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036c4:	2b20      	cmp	r3, #32
 80036c6:	d060      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d867      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d05c      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036d0:	2b10      	cmp	r3, #16
 80036d2:	d05a      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036d4:	e062      	b.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	6899      	ldr	r1, [r3, #8]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	f000 fb35 	bl	8003d54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	609a      	str	r2, [r3, #8]
      break;
 8003702:	e04f      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	6899      	ldr	r1, [r3, #8]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f000 fb1e 	bl	8003d54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003726:	609a      	str	r2, [r3, #8]
      break;
 8003728:	e03c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	6859      	ldr	r1, [r3, #4]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	461a      	mov	r2, r3
 8003738:	f000 fa92 	bl	8003c60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2150      	movs	r1, #80	; 0x50
 8003742:	4618      	mov	r0, r3
 8003744:	f000 faeb 	bl	8003d1e <TIM_ITRx_SetConfig>
      break;
 8003748:	e02c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6818      	ldr	r0, [r3, #0]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	6859      	ldr	r1, [r3, #4]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	461a      	mov	r2, r3
 8003758:	f000 fab1 	bl	8003cbe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2160      	movs	r1, #96	; 0x60
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fadb 	bl	8003d1e <TIM_ITRx_SetConfig>
      break;
 8003768:	e01c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6859      	ldr	r1, [r3, #4]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	461a      	mov	r2, r3
 8003778:	f000 fa72 	bl	8003c60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2140      	movs	r1, #64	; 0x40
 8003782:	4618      	mov	r0, r3
 8003784:	f000 facb 	bl	8003d1e <TIM_ITRx_SetConfig>
      break;
 8003788:	e00c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4619      	mov	r1, r3
 8003794:	4610      	mov	r0, r2
 8003796:	f000 fac2 	bl	8003d1e <TIM_ITRx_SetConfig>
      break;
 800379a:	e003      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      break;
 80037a0:	e000      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
	...

080037c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a40      	ldr	r2, [pc, #256]	; (80038d4 <TIM_Base_SetConfig+0x114>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d013      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037de:	d00f      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a3d      	ldr	r2, [pc, #244]	; (80038d8 <TIM_Base_SetConfig+0x118>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d00b      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a3c      	ldr	r2, [pc, #240]	; (80038dc <TIM_Base_SetConfig+0x11c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d007      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a3b      	ldr	r2, [pc, #236]	; (80038e0 <TIM_Base_SetConfig+0x120>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d003      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a3a      	ldr	r2, [pc, #232]	; (80038e4 <TIM_Base_SetConfig+0x124>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d108      	bne.n	8003812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a2f      	ldr	r2, [pc, #188]	; (80038d4 <TIM_Base_SetConfig+0x114>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d02b      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003820:	d027      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a2c      	ldr	r2, [pc, #176]	; (80038d8 <TIM_Base_SetConfig+0x118>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d023      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a2b      	ldr	r2, [pc, #172]	; (80038dc <TIM_Base_SetConfig+0x11c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d01f      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a2a      	ldr	r2, [pc, #168]	; (80038e0 <TIM_Base_SetConfig+0x120>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01b      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a29      	ldr	r2, [pc, #164]	; (80038e4 <TIM_Base_SetConfig+0x124>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d017      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a28      	ldr	r2, [pc, #160]	; (80038e8 <TIM_Base_SetConfig+0x128>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a27      	ldr	r2, [pc, #156]	; (80038ec <TIM_Base_SetConfig+0x12c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00f      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a26      	ldr	r2, [pc, #152]	; (80038f0 <TIM_Base_SetConfig+0x130>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d00b      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a25      	ldr	r2, [pc, #148]	; (80038f4 <TIM_Base_SetConfig+0x134>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d007      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a24      	ldr	r2, [pc, #144]	; (80038f8 <TIM_Base_SetConfig+0x138>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d003      	beq.n	8003872 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a23      	ldr	r2, [pc, #140]	; (80038fc <TIM_Base_SetConfig+0x13c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d108      	bne.n	8003884 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	4313      	orrs	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a0a      	ldr	r2, [pc, #40]	; (80038d4 <TIM_Base_SetConfig+0x114>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d003      	beq.n	80038b8 <TIM_Base_SetConfig+0xf8>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a0c      	ldr	r2, [pc, #48]	; (80038e4 <TIM_Base_SetConfig+0x124>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d103      	bne.n	80038c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	615a      	str	r2, [r3, #20]
}
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40010000 	.word	0x40010000
 80038d8:	40000400 	.word	0x40000400
 80038dc:	40000800 	.word	0x40000800
 80038e0:	40000c00 	.word	0x40000c00
 80038e4:	40010400 	.word	0x40010400
 80038e8:	40014000 	.word	0x40014000
 80038ec:	40014400 	.word	0x40014400
 80038f0:	40014800 	.word	0x40014800
 80038f4:	40001800 	.word	0x40001800
 80038f8:	40001c00 	.word	0x40001c00
 80038fc:	40002000 	.word	0x40002000

08003900 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a1b      	ldr	r3, [r3, #32]
 800390e:	f023 0201 	bic.w	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800392e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f023 0303 	bic.w	r3, r3, #3
 8003936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	4313      	orrs	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f023 0302 	bic.w	r3, r3, #2
 8003948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	4313      	orrs	r3, r2
 8003952:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a20      	ldr	r2, [pc, #128]	; (80039d8 <TIM_OC1_SetConfig+0xd8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d003      	beq.n	8003964 <TIM_OC1_SetConfig+0x64>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a1f      	ldr	r2, [pc, #124]	; (80039dc <TIM_OC1_SetConfig+0xdc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d10c      	bne.n	800397e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f023 0308 	bic.w	r3, r3, #8
 800396a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	4313      	orrs	r3, r2
 8003974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f023 0304 	bic.w	r3, r3, #4
 800397c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a15      	ldr	r2, [pc, #84]	; (80039d8 <TIM_OC1_SetConfig+0xd8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d003      	beq.n	800398e <TIM_OC1_SetConfig+0x8e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a14      	ldr	r2, [pc, #80]	; (80039dc <TIM_OC1_SetConfig+0xdc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d111      	bne.n	80039b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800399c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	621a      	str	r2, [r3, #32]
}
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	40010000 	.word	0x40010000
 80039dc:	40010400 	.word	0x40010400

080039e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	f023 0210 	bic.w	r2, r3, #16
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f023 0320 	bic.w	r3, r3, #32
 8003a2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a22      	ldr	r2, [pc, #136]	; (8003ac4 <TIM_OC2_SetConfig+0xe4>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d003      	beq.n	8003a48 <TIM_OC2_SetConfig+0x68>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a21      	ldr	r2, [pc, #132]	; (8003ac8 <TIM_OC2_SetConfig+0xe8>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d10d      	bne.n	8003a64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a17      	ldr	r2, [pc, #92]	; (8003ac4 <TIM_OC2_SetConfig+0xe4>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d003      	beq.n	8003a74 <TIM_OC2_SetConfig+0x94>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a16      	ldr	r2, [pc, #88]	; (8003ac8 <TIM_OC2_SetConfig+0xe8>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d113      	bne.n	8003a9c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	621a      	str	r2, [r3, #32]
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	40010400 	.word	0x40010400

08003acc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0303 	bic.w	r3, r3, #3
 8003b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	021b      	lsls	r3, r3, #8
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a21      	ldr	r2, [pc, #132]	; (8003bac <TIM_OC3_SetConfig+0xe0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d003      	beq.n	8003b32 <TIM_OC3_SetConfig+0x66>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a20      	ldr	r2, [pc, #128]	; (8003bb0 <TIM_OC3_SetConfig+0xe4>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10d      	bne.n	8003b4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a16      	ldr	r2, [pc, #88]	; (8003bac <TIM_OC3_SetConfig+0xe0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d003      	beq.n	8003b5e <TIM_OC3_SetConfig+0x92>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a15      	ldr	r2, [pc, #84]	; (8003bb0 <TIM_OC3_SetConfig+0xe4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d113      	bne.n	8003b86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	621a      	str	r2, [r3, #32]
}
 8003ba0:	bf00      	nop
 8003ba2:	371c      	adds	r7, #28
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	40010000 	.word	0x40010000
 8003bb0:	40010400 	.word	0x40010400

08003bb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b087      	sub	sp, #28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a1b      	ldr	r3, [r3, #32]
 8003bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	021b      	lsls	r3, r3, #8
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	031b      	lsls	r3, r3, #12
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <TIM_OC4_SetConfig+0xa4>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d003      	beq.n	8003c1c <TIM_OC4_SetConfig+0x68>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a11      	ldr	r2, [pc, #68]	; (8003c5c <TIM_OC4_SetConfig+0xa8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d109      	bne.n	8003c30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	019b      	lsls	r3, r3, #6
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	621a      	str	r2, [r3, #32]
}
 8003c4a:	bf00      	nop
 8003c4c:	371c      	adds	r7, #28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40010000 	.word	0x40010000
 8003c5c:	40010400 	.word	0x40010400

08003c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	f023 0201 	bic.w	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f023 030a 	bic.w	r3, r3, #10
 8003c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	621a      	str	r2, [r3, #32]
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr

08003cbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b087      	sub	sp, #28
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	60f8      	str	r0, [r7, #12]
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	f023 0210 	bic.w	r2, r3, #16
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ce8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	031b      	lsls	r3, r3, #12
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003cfa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	621a      	str	r2, [r3, #32]
}
 8003d12:	bf00      	nop
 8003d14:	371c      	adds	r7, #28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b085      	sub	sp, #20
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f043 0307 	orr.w	r3, r3, #7
 8003d40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	609a      	str	r2, [r3, #8]
}
 8003d48:	bf00      	nop
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	021a      	lsls	r2, r3, #8
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	431a      	orrs	r2, r3
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	609a      	str	r2, [r3, #8]
}
 8003d88:	bf00      	nop
 8003d8a:	371c      	adds	r7, #28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f003 031f 	and.w	r3, r3, #31
 8003da6:	2201      	movs	r2, #1
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a1a      	ldr	r2, [r3, #32]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	43db      	mvns	r3, r3
 8003db6:	401a      	ands	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a1a      	ldr	r2, [r3, #32]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	f003 031f 	and.w	r3, r3, #31
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	621a      	str	r2, [r3, #32]
}
 8003dd2:	bf00      	nop
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
	...

08003de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003df4:	2302      	movs	r3, #2
 8003df6:	e05a      	b.n	8003eae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a21      	ldr	r2, [pc, #132]	; (8003ebc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d022      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e44:	d01d      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a1d      	ldr	r2, [pc, #116]	; (8003ec0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d018      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a1b      	ldr	r2, [pc, #108]	; (8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d013      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a1a      	ldr	r2, [pc, #104]	; (8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d00e      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a18      	ldr	r2, [pc, #96]	; (8003ecc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d009      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a17      	ldr	r2, [pc, #92]	; (8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d004      	beq.n	8003e82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a15      	ldr	r2, [pc, #84]	; (8003ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d10c      	bne.n	8003e9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40010000 	.word	0x40010000
 8003ec0:	40000400 	.word	0x40000400
 8003ec4:	40000800 	.word	0x40000800
 8003ec8:	40000c00 	.word	0x40000c00
 8003ecc:	40010400 	.word	0x40010400
 8003ed0:	40014000 	.word	0x40014000
 8003ed4:	40001800 	.word	0x40001800

08003ed8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	e03d      	b.n	8003f70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e03f      	b.n	800400e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd fd82 	bl	8001aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2224      	movs	r2, #36	; 0x24
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68da      	ldr	r2, [r3, #12]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 fe1d 	bl	8004c00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	691a      	ldr	r2, [r3, #16]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fe4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68da      	ldr	r2, [r3, #12]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b08a      	sub	sp, #40	; 0x28
 800401a:	af02      	add	r7, sp, #8
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	603b      	str	r3, [r7, #0]
 8004022:	4613      	mov	r3, r2
 8004024:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b20      	cmp	r3, #32
 8004034:	d17c      	bne.n	8004130 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_UART_Transmit+0x2c>
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e075      	b.n	8004132 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800404c:	2b01      	cmp	r3, #1
 800404e:	d101      	bne.n	8004054 <HAL_UART_Transmit+0x3e>
 8004050:	2302      	movs	r3, #2
 8004052:	e06e      	b.n	8004132 <HAL_UART_Transmit+0x11c>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2221      	movs	r2, #33	; 0x21
 8004066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800406a:	f7fe f891 	bl	8002190 <HAL_GetTick>
 800406e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	88fa      	ldrh	r2, [r7, #6]
 8004074:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	88fa      	ldrh	r2, [r7, #6]
 800407a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004084:	d108      	bne.n	8004098 <HAL_UART_Transmit+0x82>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d104      	bne.n	8004098 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800408e:	2300      	movs	r3, #0
 8004090:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	61bb      	str	r3, [r7, #24]
 8004096:	e003      	b.n	80040a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800409c:	2300      	movs	r3, #0
 800409e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80040a8:	e02a      	b.n	8004100 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	2200      	movs	r2, #0
 80040b2:	2180      	movs	r1, #128	; 0x80
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fb9b 	bl	80047f0 <UART_WaitOnFlagUntilTimeout>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e036      	b.n	8004132 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	881b      	ldrh	r3, [r3, #0]
 80040ce:	461a      	mov	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	3302      	adds	r3, #2
 80040de:	61bb      	str	r3, [r7, #24]
 80040e0:	e007      	b.n	80040f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	781a      	ldrb	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	3301      	adds	r3, #1
 80040f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	3b01      	subs	r3, #1
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004104:	b29b      	uxth	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1cf      	bne.n	80040aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2200      	movs	r2, #0
 8004112:	2140      	movs	r1, #64	; 0x40
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f000 fb6b 	bl	80047f0 <UART_WaitOnFlagUntilTimeout>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e006      	b.n	8004132 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2220      	movs	r2, #32
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	e000      	b.n	8004132 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004130:	2302      	movs	r3, #2
  }
}
 8004132:	4618      	mov	r0, r3
 8004134:	3720      	adds	r7, #32
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b08a      	sub	sp, #40	; 0x28
 800413e:	af02      	add	r7, sp, #8
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	60b9      	str	r1, [r7, #8]
 8004144:	603b      	str	r3, [r7, #0]
 8004146:	4613      	mov	r3, r2
 8004148:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800414a:	2300      	movs	r3, #0
 800414c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b20      	cmp	r3, #32
 8004158:	f040 808c 	bne.w	8004274 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <HAL_UART_Receive+0x2e>
 8004162:	88fb      	ldrh	r3, [r7, #6]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e084      	b.n	8004276 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004172:	2b01      	cmp	r3, #1
 8004174:	d101      	bne.n	800417a <HAL_UART_Receive+0x40>
 8004176:	2302      	movs	r3, #2
 8004178:	e07d      	b.n	8004276 <HAL_UART_Receive+0x13c>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2222      	movs	r2, #34	; 0x22
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004196:	f7fd fffb 	bl	8002190 <HAL_GetTick>
 800419a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	88fa      	ldrh	r2, [r7, #6]
 80041a0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	88fa      	ldrh	r2, [r7, #6]
 80041a6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b0:	d108      	bne.n	80041c4 <HAL_UART_Receive+0x8a>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d104      	bne.n	80041c4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	61bb      	str	r3, [r7, #24]
 80041c2:	e003      	b.n	80041cc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80041d4:	e043      	b.n	800425e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	2200      	movs	r2, #0
 80041de:	2120      	movs	r1, #32
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 fb05 	bl	80047f0 <UART_WaitOnFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e042      	b.n	8004276 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10c      	bne.n	8004210 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004202:	b29a      	uxth	r2, r3
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	3302      	adds	r3, #2
 800420c:	61bb      	str	r3, [r7, #24]
 800420e:	e01f      	b.n	8004250 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004218:	d007      	beq.n	800422a <HAL_UART_Receive+0xf0>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <HAL_UART_Receive+0xfe>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d106      	bne.n	8004238 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	b2da      	uxtb	r2, r3
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	701a      	strb	r2, [r3, #0]
 8004236:	e008      	b.n	800424a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	b2db      	uxtb	r3, r3
 8004240:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004244:	b2da      	uxtb	r2, r3
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	3301      	adds	r3, #1
 800424e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1b6      	bne.n	80041d6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	e000      	b.n	8004276 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004274:	2302      	movs	r3, #2
  }
}
 8004276:	4618      	mov	r0, r3
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
	...

08004280 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b0ba      	sub	sp, #232	; 0xe8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80042be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10f      	bne.n	80042e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d009      	beq.n	80042e6 <HAL_UART_IRQHandler+0x66>
 80042d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fbd3 	bl	8004a8a <UART_Receive_IT>
      return;
 80042e4:	e256      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 80de 	beq.w	80044ac <HAL_UART_IRQHandler+0x22c>
 80042f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004300:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80d1 	beq.w	80044ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800430a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00b      	beq.n	800432e <HAL_UART_IRQHandler+0xae>
 8004316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800431a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d005      	beq.n	800432e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	f043 0201 	orr.w	r2, r3, #1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800432e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00b      	beq.n	8004352 <HAL_UART_IRQHandler+0xd2>
 800433a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d005      	beq.n	8004352 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	f043 0202 	orr.w	r2, r3, #2
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00b      	beq.n	8004376 <HAL_UART_IRQHandler+0xf6>
 800435e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d005      	beq.n	8004376 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	f043 0204 	orr.w	r2, r3, #4
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	2b00      	cmp	r3, #0
 8004380:	d011      	beq.n	80043a6 <HAL_UART_IRQHandler+0x126>
 8004382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004386:	f003 0320 	and.w	r3, r3, #32
 800438a:	2b00      	cmp	r3, #0
 800438c:	d105      	bne.n	800439a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800438e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d005      	beq.n	80043a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	f043 0208 	orr.w	r2, r3, #8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 81ed 	beq.w	800478a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043b4:	f003 0320 	and.w	r3, r3, #32
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_UART_IRQHandler+0x14e>
 80043bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d002      	beq.n	80043ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fb5e 	bl	8004a8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d8:	2b40      	cmp	r3, #64	; 0x40
 80043da:	bf0c      	ite	eq
 80043dc:	2301      	moveq	r3, #1
 80043de:	2300      	movne	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ea:	f003 0308 	and.w	r3, r3, #8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <HAL_UART_IRQHandler+0x17a>
 80043f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d04f      	beq.n	800449a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 fa66 	bl	80048cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800440a:	2b40      	cmp	r3, #64	; 0x40
 800440c:	d141      	bne.n	8004492 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	3314      	adds	r3, #20
 8004414:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800441c:	e853 3f00 	ldrex	r3, [r3]
 8004420:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004424:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800442c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3314      	adds	r3, #20
 8004436:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800443a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800443e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004446:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800444a:	e841 2300 	strex	r3, r2, [r1]
 800444e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1d9      	bne.n	800440e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	2b00      	cmp	r3, #0
 8004460:	d013      	beq.n	800448a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004466:	4a7d      	ldr	r2, [pc, #500]	; (800465c <HAL_UART_IRQHandler+0x3dc>)
 8004468:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446e:	4618      	mov	r0, r3
 8004470:	f7fe f81b 	bl	80024aa <HAL_DMA_Abort_IT>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d016      	beq.n	80044a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004484:	4610      	mov	r0, r2
 8004486:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	e00e      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f99a 	bl	80047c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004490:	e00a      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f996 	bl	80047c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004498:	e006      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f992 	bl	80047c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80044a6:	e170      	b.n	800478a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a8:	bf00      	nop
    return;
 80044aa:	e16e      	b.n	800478a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	f040 814a 	bne.w	800474a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80044b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 8143 	beq.w	800474a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80044c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044c8:	f003 0310 	and.w	r3, r3, #16
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 813c 	beq.w	800474a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044d2:	2300      	movs	r3, #0
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f2:	2b40      	cmp	r3, #64	; 0x40
 80044f4:	f040 80b4 	bne.w	8004660 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004504:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 8140 	beq.w	800478e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004516:	429a      	cmp	r2, r3
 8004518:	f080 8139 	bcs.w	800478e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004522:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800452e:	f000 8088 	beq.w	8004642 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	330c      	adds	r3, #12
 8004538:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004540:	e853 3f00 	ldrex	r3, [r3]
 8004544:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004548:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800454c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004550:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800455e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004562:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004566:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800456a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004576:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1d9      	bne.n	8004532 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3314      	adds	r3, #20
 8004584:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004586:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004588:	e853 3f00 	ldrex	r3, [r3]
 800458c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800458e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004590:	f023 0301 	bic.w	r3, r3, #1
 8004594:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	3314      	adds	r3, #20
 800459e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80045a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80045a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80045aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80045b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1e1      	bne.n	800457e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	3314      	adds	r3, #20
 80045c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045c4:	e853 3f00 	ldrex	r3, [r3]
 80045c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80045ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	3314      	adds	r3, #20
 80045da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80045de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045e6:	e841 2300 	strex	r3, r2, [r1]
 80045ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1e3      	bne.n	80045ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2220      	movs	r2, #32
 80045f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	330c      	adds	r3, #12
 8004606:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800460a:	e853 3f00 	ldrex	r3, [r3]
 800460e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004610:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004612:	f023 0310 	bic.w	r3, r3, #16
 8004616:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	330c      	adds	r3, #12
 8004620:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004624:	65ba      	str	r2, [r7, #88]	; 0x58
 8004626:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004628:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800462a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800462c:	e841 2300 	strex	r3, r2, [r1]
 8004630:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1e3      	bne.n	8004600 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463c:	4618      	mov	r0, r3
 800463e:	f7fd fec4 	bl	80023ca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800464a:	b29b      	uxth	r3, r3
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	b29b      	uxth	r3, r3
 8004650:	4619      	mov	r1, r3
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f8c0 	bl	80047d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004658:	e099      	b.n	800478e <HAL_UART_IRQHandler+0x50e>
 800465a:	bf00      	nop
 800465c:	08004993 	.word	0x08004993
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004668:	b29b      	uxth	r3, r3
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 808b 	beq.w	8004792 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800467c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 8086 	beq.w	8004792 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	330c      	adds	r3, #12
 800468c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004698:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800469c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	330c      	adds	r3, #12
 80046a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80046aa:	647a      	str	r2, [r7, #68]	; 0x44
 80046ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80046b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046b2:	e841 2300 	strex	r3, r2, [r1]
 80046b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80046b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1e3      	bne.n	8004686 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3314      	adds	r3, #20
 80046c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c8:	e853 3f00 	ldrex	r3, [r3]
 80046cc:	623b      	str	r3, [r7, #32]
   return(result);
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	f023 0301 	bic.w	r3, r3, #1
 80046d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3314      	adds	r3, #20
 80046de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80046e2:	633a      	str	r2, [r7, #48]	; 0x30
 80046e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ea:	e841 2300 	strex	r3, r2, [r1]
 80046ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1e3      	bne.n	80046be <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2220      	movs	r2, #32
 80046fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	330c      	adds	r3, #12
 800470a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	e853 3f00 	ldrex	r3, [r3]
 8004712:	60fb      	str	r3, [r7, #12]
   return(result);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f023 0310 	bic.w	r3, r3, #16
 800471a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	330c      	adds	r3, #12
 8004724:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004728:	61fa      	str	r2, [r7, #28]
 800472a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472c:	69b9      	ldr	r1, [r7, #24]
 800472e:	69fa      	ldr	r2, [r7, #28]
 8004730:	e841 2300 	strex	r3, r2, [r1]
 8004734:	617b      	str	r3, [r7, #20]
   return(result);
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1e3      	bne.n	8004704 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800473c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004740:	4619      	mov	r1, r3
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f848 	bl	80047d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004748:	e023      	b.n	8004792 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800474a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800474e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004752:	2b00      	cmp	r3, #0
 8004754:	d009      	beq.n	800476a <HAL_UART_IRQHandler+0x4ea>
 8004756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800475a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f929 	bl	80049ba <UART_Transmit_IT>
    return;
 8004768:	e014      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800476a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800476e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00e      	beq.n	8004794 <HAL_UART_IRQHandler+0x514>
 8004776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800477a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f969 	bl	8004a5a <UART_EndTransmit_IT>
    return;
 8004788:	e004      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
    return;
 800478a:	bf00      	nop
 800478c:	e002      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
      return;
 800478e:	bf00      	nop
 8004790:	e000      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
      return;
 8004792:	bf00      	nop
  }
}
 8004794:	37e8      	adds	r7, #232	; 0xe8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop

0800479c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	460b      	mov	r3, r1
 80047e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b090      	sub	sp, #64	; 0x40
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	603b      	str	r3, [r7, #0]
 80047fc:	4613      	mov	r3, r2
 80047fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004800:	e050      	b.n	80048a4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004808:	d04c      	beq.n	80048a4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800480a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800480c:	2b00      	cmp	r3, #0
 800480e:	d007      	beq.n	8004820 <UART_WaitOnFlagUntilTimeout+0x30>
 8004810:	f7fd fcbe 	bl	8002190 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800481c:	429a      	cmp	r2, r3
 800481e:	d241      	bcs.n	80048a4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	330c      	adds	r3, #12
 8004826:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482a:	e853 3f00 	ldrex	r3, [r3]
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	330c      	adds	r3, #12
 800483e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004840:	637a      	str	r2, [r7, #52]	; 0x34
 8004842:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004844:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004846:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004848:	e841 2300 	strex	r3, r2, [r1]
 800484c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800484e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1e5      	bne.n	8004820 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3314      	adds	r3, #20
 800485a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	e853 3f00 	ldrex	r3, [r3]
 8004862:	613b      	str	r3, [r7, #16]
   return(result);
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f023 0301 	bic.w	r3, r3, #1
 800486a:	63bb      	str	r3, [r7, #56]	; 0x38
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3314      	adds	r3, #20
 8004872:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004874:	623a      	str	r2, [r7, #32]
 8004876:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004878:	69f9      	ldr	r1, [r7, #28]
 800487a:	6a3a      	ldr	r2, [r7, #32]
 800487c:	e841 2300 	strex	r3, r2, [r1]
 8004880:	61bb      	str	r3, [r7, #24]
   return(result);
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1e5      	bne.n	8004854 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e00f      	b.n	80048c4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	4013      	ands	r3, r2
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	461a      	mov	r2, r3
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d09f      	beq.n	8004802 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3740      	adds	r7, #64	; 0x40
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b095      	sub	sp, #84	; 0x54
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048de:	e853 3f00 	ldrex	r3, [r3]
 80048e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	330c      	adds	r3, #12
 80048f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048f4:	643a      	str	r2, [r7, #64]	; 0x40
 80048f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048fc:	e841 2300 	strex	r3, r2, [r1]
 8004900:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1e5      	bne.n	80048d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3314      	adds	r3, #20
 800490e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	e853 3f00 	ldrex	r3, [r3]
 8004916:	61fb      	str	r3, [r7, #28]
   return(result);
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	f023 0301 	bic.w	r3, r3, #1
 800491e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3314      	adds	r3, #20
 8004926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004928:	62fa      	str	r2, [r7, #44]	; 0x2c
 800492a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800492e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004930:	e841 2300 	strex	r3, r2, [r1]
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1e5      	bne.n	8004908 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004940:	2b01      	cmp	r3, #1
 8004942:	d119      	bne.n	8004978 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	330c      	adds	r3, #12
 800494a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	e853 3f00 	ldrex	r3, [r3]
 8004952:	60bb      	str	r3, [r7, #8]
   return(result);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f023 0310 	bic.w	r3, r3, #16
 800495a:	647b      	str	r3, [r7, #68]	; 0x44
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	330c      	adds	r3, #12
 8004962:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004964:	61ba      	str	r2, [r7, #24]
 8004966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004968:	6979      	ldr	r1, [r7, #20]
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	e841 2300 	strex	r3, r2, [r1]
 8004970:	613b      	str	r3, [r7, #16]
   return(result);
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e5      	bne.n	8004944 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2220      	movs	r2, #32
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004986:	bf00      	nop
 8004988:	3754      	adds	r7, #84	; 0x54
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	b084      	sub	sp, #16
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800499e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f7ff ff09 	bl	80047c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049b2:	bf00      	nop
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b085      	sub	sp, #20
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b21      	cmp	r3, #33	; 0x21
 80049cc:	d13e      	bne.n	8004a4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d6:	d114      	bne.n	8004a02 <UART_Transmit_IT+0x48>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d110      	bne.n	8004a02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	881b      	ldrh	r3, [r3, #0]
 80049ea:	461a      	mov	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	1c9a      	adds	r2, r3, #2
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	621a      	str	r2, [r3, #32]
 8004a00:	e008      	b.n	8004a14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	1c59      	adds	r1, r3, #1
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6211      	str	r1, [r2, #32]
 8004a0c:	781a      	ldrb	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	4619      	mov	r1, r3
 8004a22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10f      	bne.n	8004a48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	e000      	b.n	8004a4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a4c:	2302      	movs	r3, #2
  }
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b082      	sub	sp, #8
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff fe8e 	bl	800479c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b08c      	sub	sp, #48	; 0x30
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b22      	cmp	r3, #34	; 0x22
 8004a9c:	f040 80ab 	bne.w	8004bf6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aa8:	d117      	bne.n	8004ada <UART_Receive_IT+0x50>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d113      	bne.n	8004ada <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004acc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad2:	1c9a      	adds	r2, r3, #2
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	629a      	str	r2, [r3, #40]	; 0x28
 8004ad8:	e026      	b.n	8004b28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ade:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aec:	d007      	beq.n	8004afe <UART_Receive_IT+0x74>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10a      	bne.n	8004b0c <UART_Receive_IT+0x82>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b08:	701a      	strb	r2, [r3, #0]
 8004b0a:	e008      	b.n	8004b1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	4619      	mov	r1, r3
 8004b36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d15a      	bne.n	8004bf2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68da      	ldr	r2, [r3, #12]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0220 	bic.w	r2, r2, #32
 8004b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695a      	ldr	r2, [r3, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f022 0201 	bic.w	r2, r2, #1
 8004b6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d135      	bne.n	8004be8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	330c      	adds	r3, #12
 8004b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	e853 3f00 	ldrex	r3, [r3]
 8004b90:	613b      	str	r3, [r7, #16]
   return(result);
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f023 0310 	bic.w	r3, r3, #16
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	330c      	adds	r3, #12
 8004ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ba2:	623a      	str	r2, [r7, #32]
 8004ba4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba6:	69f9      	ldr	r1, [r7, #28]
 8004ba8:	6a3a      	ldr	r2, [r7, #32]
 8004baa:	e841 2300 	strex	r3, r2, [r1]
 8004bae:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1e5      	bne.n	8004b82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	2b10      	cmp	r3, #16
 8004bc2:	d10a      	bne.n	8004bda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	60fb      	str	r3, [r7, #12]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bde:	4619      	mov	r1, r3
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f7ff fdf9 	bl	80047d8 <HAL_UARTEx_RxEventCallback>
 8004be6:	e002      	b.n	8004bee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff fde1 	bl	80047b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	e002      	b.n	8004bf8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	e000      	b.n	8004bf8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004bf6:	2302      	movs	r3, #2
  }
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3730      	adds	r7, #48	; 0x30
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c04:	b0c0      	sub	sp, #256	; 0x100
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c1c:	68d9      	ldr	r1, [r3, #12]
 8004c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	ea40 0301 	orr.w	r3, r0, r1
 8004c28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2e:	689a      	ldr	r2, [r3, #8]
 8004c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	431a      	orrs	r2, r3
 8004c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	431a      	orrs	r2, r3
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c58:	f021 010c 	bic.w	r1, r1, #12
 8004c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c66:	430b      	orrs	r3, r1
 8004c68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c7a:	6999      	ldr	r1, [r3, #24]
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	ea40 0301 	orr.w	r3, r0, r1
 8004c86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	4b8f      	ldr	r3, [pc, #572]	; (8004ecc <UART_SetConfig+0x2cc>)
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d005      	beq.n	8004ca0 <UART_SetConfig+0xa0>
 8004c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	4b8d      	ldr	r3, [pc, #564]	; (8004ed0 <UART_SetConfig+0x2d0>)
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d104      	bne.n	8004caa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ca0:	f7fe fa16 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8004ca4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004ca8:	e003      	b.n	8004cb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004caa:	f7fe f9fd 	bl	80030a8 <HAL_RCC_GetPCLK1Freq>
 8004cae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cbc:	f040 810c 	bne.w	8004ed8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004cca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004cce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	462b      	mov	r3, r5
 8004cd6:	1891      	adds	r1, r2, r2
 8004cd8:	65b9      	str	r1, [r7, #88]	; 0x58
 8004cda:	415b      	adcs	r3, r3
 8004cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	eb12 0801 	adds.w	r8, r2, r1
 8004ce8:	4629      	mov	r1, r5
 8004cea:	eb43 0901 	adc.w	r9, r3, r1
 8004cee:	f04f 0200 	mov.w	r2, #0
 8004cf2:	f04f 0300 	mov.w	r3, #0
 8004cf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d02:	4690      	mov	r8, r2
 8004d04:	4699      	mov	r9, r3
 8004d06:	4623      	mov	r3, r4
 8004d08:	eb18 0303 	adds.w	r3, r8, r3
 8004d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d10:	462b      	mov	r3, r5
 8004d12:	eb49 0303 	adc.w	r3, r9, r3
 8004d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d2e:	460b      	mov	r3, r1
 8004d30:	18db      	adds	r3, r3, r3
 8004d32:	653b      	str	r3, [r7, #80]	; 0x50
 8004d34:	4613      	mov	r3, r2
 8004d36:	eb42 0303 	adc.w	r3, r2, r3
 8004d3a:	657b      	str	r3, [r7, #84]	; 0x54
 8004d3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004d44:	f7fb ff48 	bl	8000bd8 <__aeabi_uldivmod>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4b61      	ldr	r3, [pc, #388]	; (8004ed4 <UART_SetConfig+0x2d4>)
 8004d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004d52:	095b      	lsrs	r3, r3, #5
 8004d54:	011c      	lsls	r4, r3, #4
 8004d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d68:	4642      	mov	r2, r8
 8004d6a:	464b      	mov	r3, r9
 8004d6c:	1891      	adds	r1, r2, r2
 8004d6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004d70:	415b      	adcs	r3, r3
 8004d72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004d78:	4641      	mov	r1, r8
 8004d7a:	eb12 0a01 	adds.w	sl, r2, r1
 8004d7e:	4649      	mov	r1, r9
 8004d80:	eb43 0b01 	adc.w	fp, r3, r1
 8004d84:	f04f 0200 	mov.w	r2, #0
 8004d88:	f04f 0300 	mov.w	r3, #0
 8004d8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d98:	4692      	mov	sl, r2
 8004d9a:	469b      	mov	fp, r3
 8004d9c:	4643      	mov	r3, r8
 8004d9e:	eb1a 0303 	adds.w	r3, sl, r3
 8004da2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004da6:	464b      	mov	r3, r9
 8004da8:	eb4b 0303 	adc.w	r3, fp, r3
 8004dac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004dbc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004dc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	18db      	adds	r3, r3, r3
 8004dc8:	643b      	str	r3, [r7, #64]	; 0x40
 8004dca:	4613      	mov	r3, r2
 8004dcc:	eb42 0303 	adc.w	r3, r2, r3
 8004dd0:	647b      	str	r3, [r7, #68]	; 0x44
 8004dd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004dd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004dda:	f7fb fefd 	bl	8000bd8 <__aeabi_uldivmod>
 8004dde:	4602      	mov	r2, r0
 8004de0:	460b      	mov	r3, r1
 8004de2:	4611      	mov	r1, r2
 8004de4:	4b3b      	ldr	r3, [pc, #236]	; (8004ed4 <UART_SetConfig+0x2d4>)
 8004de6:	fba3 2301 	umull	r2, r3, r3, r1
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	2264      	movs	r2, #100	; 0x64
 8004dee:	fb02 f303 	mul.w	r3, r2, r3
 8004df2:	1acb      	subs	r3, r1, r3
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004dfa:	4b36      	ldr	r3, [pc, #216]	; (8004ed4 <UART_SetConfig+0x2d4>)
 8004dfc:	fba3 2302 	umull	r2, r3, r3, r2
 8004e00:	095b      	lsrs	r3, r3, #5
 8004e02:	005b      	lsls	r3, r3, #1
 8004e04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e08:	441c      	add	r4, r3
 8004e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004e1c:	4642      	mov	r2, r8
 8004e1e:	464b      	mov	r3, r9
 8004e20:	1891      	adds	r1, r2, r2
 8004e22:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e24:	415b      	adcs	r3, r3
 8004e26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e2c:	4641      	mov	r1, r8
 8004e2e:	1851      	adds	r1, r2, r1
 8004e30:	6339      	str	r1, [r7, #48]	; 0x30
 8004e32:	4649      	mov	r1, r9
 8004e34:	414b      	adcs	r3, r1
 8004e36:	637b      	str	r3, [r7, #52]	; 0x34
 8004e38:	f04f 0200 	mov.w	r2, #0
 8004e3c:	f04f 0300 	mov.w	r3, #0
 8004e40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e44:	4659      	mov	r1, fp
 8004e46:	00cb      	lsls	r3, r1, #3
 8004e48:	4651      	mov	r1, sl
 8004e4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e4e:	4651      	mov	r1, sl
 8004e50:	00ca      	lsls	r2, r1, #3
 8004e52:	4610      	mov	r0, r2
 8004e54:	4619      	mov	r1, r3
 8004e56:	4603      	mov	r3, r0
 8004e58:	4642      	mov	r2, r8
 8004e5a:	189b      	adds	r3, r3, r2
 8004e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e60:	464b      	mov	r3, r9
 8004e62:	460a      	mov	r2, r1
 8004e64:	eb42 0303 	adc.w	r3, r2, r3
 8004e68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004e78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e80:	460b      	mov	r3, r1
 8004e82:	18db      	adds	r3, r3, r3
 8004e84:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e86:	4613      	mov	r3, r2
 8004e88:	eb42 0303 	adc.w	r3, r2, r3
 8004e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e96:	f7fb fe9f 	bl	8000bd8 <__aeabi_uldivmod>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <UART_SetConfig+0x2d4>)
 8004ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ea4:	095b      	lsrs	r3, r3, #5
 8004ea6:	2164      	movs	r1, #100	; 0x64
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	3332      	adds	r3, #50	; 0x32
 8004eb2:	4a08      	ldr	r2, [pc, #32]	; (8004ed4 <UART_SetConfig+0x2d4>)
 8004eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb8:	095b      	lsrs	r3, r3, #5
 8004eba:	f003 0207 	and.w	r2, r3, #7
 8004ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4422      	add	r2, r4
 8004ec6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ec8:	e105      	b.n	80050d6 <UART_SetConfig+0x4d6>
 8004eca:	bf00      	nop
 8004ecc:	40011000 	.word	0x40011000
 8004ed0:	40011400 	.word	0x40011400
 8004ed4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004edc:	2200      	movs	r2, #0
 8004ede:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004ee2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004ee6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004eea:	4642      	mov	r2, r8
 8004eec:	464b      	mov	r3, r9
 8004eee:	1891      	adds	r1, r2, r2
 8004ef0:	6239      	str	r1, [r7, #32]
 8004ef2:	415b      	adcs	r3, r3
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ef6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004efa:	4641      	mov	r1, r8
 8004efc:	1854      	adds	r4, r2, r1
 8004efe:	4649      	mov	r1, r9
 8004f00:	eb43 0501 	adc.w	r5, r3, r1
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	00eb      	lsls	r3, r5, #3
 8004f0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f12:	00e2      	lsls	r2, r4, #3
 8004f14:	4614      	mov	r4, r2
 8004f16:	461d      	mov	r5, r3
 8004f18:	4643      	mov	r3, r8
 8004f1a:	18e3      	adds	r3, r4, r3
 8004f1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f20:	464b      	mov	r3, r9
 8004f22:	eb45 0303 	adc.w	r3, r5, r3
 8004f26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f3a:	f04f 0200 	mov.w	r2, #0
 8004f3e:	f04f 0300 	mov.w	r3, #0
 8004f42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004f46:	4629      	mov	r1, r5
 8004f48:	008b      	lsls	r3, r1, #2
 8004f4a:	4621      	mov	r1, r4
 8004f4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f50:	4621      	mov	r1, r4
 8004f52:	008a      	lsls	r2, r1, #2
 8004f54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f58:	f7fb fe3e 	bl	8000bd8 <__aeabi_uldivmod>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	4b60      	ldr	r3, [pc, #384]	; (80050e4 <UART_SetConfig+0x4e4>)
 8004f62:	fba3 2302 	umull	r2, r3, r3, r2
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	011c      	lsls	r4, r3, #4
 8004f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f7c:	4642      	mov	r2, r8
 8004f7e:	464b      	mov	r3, r9
 8004f80:	1891      	adds	r1, r2, r2
 8004f82:	61b9      	str	r1, [r7, #24]
 8004f84:	415b      	adcs	r3, r3
 8004f86:	61fb      	str	r3, [r7, #28]
 8004f88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f8c:	4641      	mov	r1, r8
 8004f8e:	1851      	adds	r1, r2, r1
 8004f90:	6139      	str	r1, [r7, #16]
 8004f92:	4649      	mov	r1, r9
 8004f94:	414b      	adcs	r3, r1
 8004f96:	617b      	str	r3, [r7, #20]
 8004f98:	f04f 0200 	mov.w	r2, #0
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fa4:	4659      	mov	r1, fp
 8004fa6:	00cb      	lsls	r3, r1, #3
 8004fa8:	4651      	mov	r1, sl
 8004faa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fae:	4651      	mov	r1, sl
 8004fb0:	00ca      	lsls	r2, r1, #3
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	4642      	mov	r2, r8
 8004fba:	189b      	adds	r3, r3, r2
 8004fbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004fc0:	464b      	mov	r3, r9
 8004fc2:	460a      	mov	r2, r1
 8004fc4:	eb42 0303 	adc.w	r3, r2, r3
 8004fc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8004fd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004fd8:	f04f 0200 	mov.w	r2, #0
 8004fdc:	f04f 0300 	mov.w	r3, #0
 8004fe0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004fe4:	4649      	mov	r1, r9
 8004fe6:	008b      	lsls	r3, r1, #2
 8004fe8:	4641      	mov	r1, r8
 8004fea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fee:	4641      	mov	r1, r8
 8004ff0:	008a      	lsls	r2, r1, #2
 8004ff2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004ff6:	f7fb fdef 	bl	8000bd8 <__aeabi_uldivmod>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4b39      	ldr	r3, [pc, #228]	; (80050e4 <UART_SetConfig+0x4e4>)
 8005000:	fba3 1302 	umull	r1, r3, r3, r2
 8005004:	095b      	lsrs	r3, r3, #5
 8005006:	2164      	movs	r1, #100	; 0x64
 8005008:	fb01 f303 	mul.w	r3, r1, r3
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	011b      	lsls	r3, r3, #4
 8005010:	3332      	adds	r3, #50	; 0x32
 8005012:	4a34      	ldr	r2, [pc, #208]	; (80050e4 <UART_SetConfig+0x4e4>)
 8005014:	fba2 2303 	umull	r2, r3, r2, r3
 8005018:	095b      	lsrs	r3, r3, #5
 800501a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800501e:	441c      	add	r4, r3
 8005020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005024:	2200      	movs	r2, #0
 8005026:	673b      	str	r3, [r7, #112]	; 0x70
 8005028:	677a      	str	r2, [r7, #116]	; 0x74
 800502a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800502e:	4642      	mov	r2, r8
 8005030:	464b      	mov	r3, r9
 8005032:	1891      	adds	r1, r2, r2
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	415b      	adcs	r3, r3
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800503e:	4641      	mov	r1, r8
 8005040:	1851      	adds	r1, r2, r1
 8005042:	6039      	str	r1, [r7, #0]
 8005044:	4649      	mov	r1, r9
 8005046:	414b      	adcs	r3, r1
 8005048:	607b      	str	r3, [r7, #4]
 800504a:	f04f 0200 	mov.w	r2, #0
 800504e:	f04f 0300 	mov.w	r3, #0
 8005052:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005056:	4659      	mov	r1, fp
 8005058:	00cb      	lsls	r3, r1, #3
 800505a:	4651      	mov	r1, sl
 800505c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005060:	4651      	mov	r1, sl
 8005062:	00ca      	lsls	r2, r1, #3
 8005064:	4610      	mov	r0, r2
 8005066:	4619      	mov	r1, r3
 8005068:	4603      	mov	r3, r0
 800506a:	4642      	mov	r2, r8
 800506c:	189b      	adds	r3, r3, r2
 800506e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005070:	464b      	mov	r3, r9
 8005072:	460a      	mov	r2, r1
 8005074:	eb42 0303 	adc.w	r3, r2, r3
 8005078:	66fb      	str	r3, [r7, #108]	; 0x6c
 800507a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	663b      	str	r3, [r7, #96]	; 0x60
 8005084:	667a      	str	r2, [r7, #100]	; 0x64
 8005086:	f04f 0200 	mov.w	r2, #0
 800508a:	f04f 0300 	mov.w	r3, #0
 800508e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005092:	4649      	mov	r1, r9
 8005094:	008b      	lsls	r3, r1, #2
 8005096:	4641      	mov	r1, r8
 8005098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800509c:	4641      	mov	r1, r8
 800509e:	008a      	lsls	r2, r1, #2
 80050a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80050a4:	f7fb fd98 	bl	8000bd8 <__aeabi_uldivmod>
 80050a8:	4602      	mov	r2, r0
 80050aa:	460b      	mov	r3, r1
 80050ac:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <UART_SetConfig+0x4e4>)
 80050ae:	fba3 1302 	umull	r1, r3, r3, r2
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	2164      	movs	r1, #100	; 0x64
 80050b6:	fb01 f303 	mul.w	r3, r1, r3
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	3332      	adds	r3, #50	; 0x32
 80050c0:	4a08      	ldr	r2, [pc, #32]	; (80050e4 <UART_SetConfig+0x4e4>)
 80050c2:	fba2 2303 	umull	r2, r3, r2, r3
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	f003 020f 	and.w	r2, r3, #15
 80050cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4422      	add	r2, r4
 80050d4:	609a      	str	r2, [r3, #8]
}
 80050d6:	bf00      	nop
 80050d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80050dc:	46bd      	mov	sp, r7
 80050de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050e2:	bf00      	nop
 80050e4:	51eb851f 	.word	0x51eb851f

080050e8 <__errno>:
 80050e8:	4b01      	ldr	r3, [pc, #4]	; (80050f0 <__errno+0x8>)
 80050ea:	6818      	ldr	r0, [r3, #0]
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	20000088 	.word	0x20000088

080050f4 <__libc_init_array>:
 80050f4:	b570      	push	{r4, r5, r6, lr}
 80050f6:	4d0d      	ldr	r5, [pc, #52]	; (800512c <__libc_init_array+0x38>)
 80050f8:	4c0d      	ldr	r4, [pc, #52]	; (8005130 <__libc_init_array+0x3c>)
 80050fa:	1b64      	subs	r4, r4, r5
 80050fc:	10a4      	asrs	r4, r4, #2
 80050fe:	2600      	movs	r6, #0
 8005100:	42a6      	cmp	r6, r4
 8005102:	d109      	bne.n	8005118 <__libc_init_array+0x24>
 8005104:	4d0b      	ldr	r5, [pc, #44]	; (8005134 <__libc_init_array+0x40>)
 8005106:	4c0c      	ldr	r4, [pc, #48]	; (8005138 <__libc_init_array+0x44>)
 8005108:	f001 fc48 	bl	800699c <_init>
 800510c:	1b64      	subs	r4, r4, r5
 800510e:	10a4      	asrs	r4, r4, #2
 8005110:	2600      	movs	r6, #0
 8005112:	42a6      	cmp	r6, r4
 8005114:	d105      	bne.n	8005122 <__libc_init_array+0x2e>
 8005116:	bd70      	pop	{r4, r5, r6, pc}
 8005118:	f855 3b04 	ldr.w	r3, [r5], #4
 800511c:	4798      	blx	r3
 800511e:	3601      	adds	r6, #1
 8005120:	e7ee      	b.n	8005100 <__libc_init_array+0xc>
 8005122:	f855 3b04 	ldr.w	r3, [r5], #4
 8005126:	4798      	blx	r3
 8005128:	3601      	adds	r6, #1
 800512a:	e7f2      	b.n	8005112 <__libc_init_array+0x1e>
 800512c:	08006c08 	.word	0x08006c08
 8005130:	08006c08 	.word	0x08006c08
 8005134:	08006c08 	.word	0x08006c08
 8005138:	08006c0c 	.word	0x08006c0c

0800513c <malloc>:
 800513c:	4b02      	ldr	r3, [pc, #8]	; (8005148 <malloc+0xc>)
 800513e:	4601      	mov	r1, r0
 8005140:	6818      	ldr	r0, [r3, #0]
 8005142:	f000 b877 	b.w	8005234 <_malloc_r>
 8005146:	bf00      	nop
 8005148:	20000088 	.word	0x20000088

0800514c <memset>:
 800514c:	4402      	add	r2, r0
 800514e:	4603      	mov	r3, r0
 8005150:	4293      	cmp	r3, r2
 8005152:	d100      	bne.n	8005156 <memset+0xa>
 8005154:	4770      	bx	lr
 8005156:	f803 1b01 	strb.w	r1, [r3], #1
 800515a:	e7f9      	b.n	8005150 <memset+0x4>

0800515c <_free_r>:
 800515c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800515e:	2900      	cmp	r1, #0
 8005160:	d044      	beq.n	80051ec <_free_r+0x90>
 8005162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005166:	9001      	str	r0, [sp, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	f1a1 0404 	sub.w	r4, r1, #4
 800516e:	bfb8      	it	lt
 8005170:	18e4      	addlt	r4, r4, r3
 8005172:	f000 f90b 	bl	800538c <__malloc_lock>
 8005176:	4a1e      	ldr	r2, [pc, #120]	; (80051f0 <_free_r+0x94>)
 8005178:	9801      	ldr	r0, [sp, #4]
 800517a:	6813      	ldr	r3, [r2, #0]
 800517c:	b933      	cbnz	r3, 800518c <_free_r+0x30>
 800517e:	6063      	str	r3, [r4, #4]
 8005180:	6014      	str	r4, [r2, #0]
 8005182:	b003      	add	sp, #12
 8005184:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005188:	f000 b906 	b.w	8005398 <__malloc_unlock>
 800518c:	42a3      	cmp	r3, r4
 800518e:	d908      	bls.n	80051a2 <_free_r+0x46>
 8005190:	6825      	ldr	r5, [r4, #0]
 8005192:	1961      	adds	r1, r4, r5
 8005194:	428b      	cmp	r3, r1
 8005196:	bf01      	itttt	eq
 8005198:	6819      	ldreq	r1, [r3, #0]
 800519a:	685b      	ldreq	r3, [r3, #4]
 800519c:	1949      	addeq	r1, r1, r5
 800519e:	6021      	streq	r1, [r4, #0]
 80051a0:	e7ed      	b.n	800517e <_free_r+0x22>
 80051a2:	461a      	mov	r2, r3
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	b10b      	cbz	r3, 80051ac <_free_r+0x50>
 80051a8:	42a3      	cmp	r3, r4
 80051aa:	d9fa      	bls.n	80051a2 <_free_r+0x46>
 80051ac:	6811      	ldr	r1, [r2, #0]
 80051ae:	1855      	adds	r5, r2, r1
 80051b0:	42a5      	cmp	r5, r4
 80051b2:	d10b      	bne.n	80051cc <_free_r+0x70>
 80051b4:	6824      	ldr	r4, [r4, #0]
 80051b6:	4421      	add	r1, r4
 80051b8:	1854      	adds	r4, r2, r1
 80051ba:	42a3      	cmp	r3, r4
 80051bc:	6011      	str	r1, [r2, #0]
 80051be:	d1e0      	bne.n	8005182 <_free_r+0x26>
 80051c0:	681c      	ldr	r4, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	6053      	str	r3, [r2, #4]
 80051c6:	4421      	add	r1, r4
 80051c8:	6011      	str	r1, [r2, #0]
 80051ca:	e7da      	b.n	8005182 <_free_r+0x26>
 80051cc:	d902      	bls.n	80051d4 <_free_r+0x78>
 80051ce:	230c      	movs	r3, #12
 80051d0:	6003      	str	r3, [r0, #0]
 80051d2:	e7d6      	b.n	8005182 <_free_r+0x26>
 80051d4:	6825      	ldr	r5, [r4, #0]
 80051d6:	1961      	adds	r1, r4, r5
 80051d8:	428b      	cmp	r3, r1
 80051da:	bf04      	itt	eq
 80051dc:	6819      	ldreq	r1, [r3, #0]
 80051de:	685b      	ldreq	r3, [r3, #4]
 80051e0:	6063      	str	r3, [r4, #4]
 80051e2:	bf04      	itt	eq
 80051e4:	1949      	addeq	r1, r1, r5
 80051e6:	6021      	streq	r1, [r4, #0]
 80051e8:	6054      	str	r4, [r2, #4]
 80051ea:	e7ca      	b.n	8005182 <_free_r+0x26>
 80051ec:	b003      	add	sp, #12
 80051ee:	bd30      	pop	{r4, r5, pc}
 80051f0:	20000334 	.word	0x20000334

080051f4 <sbrk_aligned>:
 80051f4:	b570      	push	{r4, r5, r6, lr}
 80051f6:	4e0e      	ldr	r6, [pc, #56]	; (8005230 <sbrk_aligned+0x3c>)
 80051f8:	460c      	mov	r4, r1
 80051fa:	6831      	ldr	r1, [r6, #0]
 80051fc:	4605      	mov	r5, r0
 80051fe:	b911      	cbnz	r1, 8005206 <sbrk_aligned+0x12>
 8005200:	f000 f88c 	bl	800531c <_sbrk_r>
 8005204:	6030      	str	r0, [r6, #0]
 8005206:	4621      	mov	r1, r4
 8005208:	4628      	mov	r0, r5
 800520a:	f000 f887 	bl	800531c <_sbrk_r>
 800520e:	1c43      	adds	r3, r0, #1
 8005210:	d00a      	beq.n	8005228 <sbrk_aligned+0x34>
 8005212:	1cc4      	adds	r4, r0, #3
 8005214:	f024 0403 	bic.w	r4, r4, #3
 8005218:	42a0      	cmp	r0, r4
 800521a:	d007      	beq.n	800522c <sbrk_aligned+0x38>
 800521c:	1a21      	subs	r1, r4, r0
 800521e:	4628      	mov	r0, r5
 8005220:	f000 f87c 	bl	800531c <_sbrk_r>
 8005224:	3001      	adds	r0, #1
 8005226:	d101      	bne.n	800522c <sbrk_aligned+0x38>
 8005228:	f04f 34ff 	mov.w	r4, #4294967295
 800522c:	4620      	mov	r0, r4
 800522e:	bd70      	pop	{r4, r5, r6, pc}
 8005230:	20000338 	.word	0x20000338

08005234 <_malloc_r>:
 8005234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005238:	1ccd      	adds	r5, r1, #3
 800523a:	f025 0503 	bic.w	r5, r5, #3
 800523e:	3508      	adds	r5, #8
 8005240:	2d0c      	cmp	r5, #12
 8005242:	bf38      	it	cc
 8005244:	250c      	movcc	r5, #12
 8005246:	2d00      	cmp	r5, #0
 8005248:	4607      	mov	r7, r0
 800524a:	db01      	blt.n	8005250 <_malloc_r+0x1c>
 800524c:	42a9      	cmp	r1, r5
 800524e:	d905      	bls.n	800525c <_malloc_r+0x28>
 8005250:	230c      	movs	r3, #12
 8005252:	603b      	str	r3, [r7, #0]
 8005254:	2600      	movs	r6, #0
 8005256:	4630      	mov	r0, r6
 8005258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800525c:	4e2e      	ldr	r6, [pc, #184]	; (8005318 <_malloc_r+0xe4>)
 800525e:	f000 f895 	bl	800538c <__malloc_lock>
 8005262:	6833      	ldr	r3, [r6, #0]
 8005264:	461c      	mov	r4, r3
 8005266:	bb34      	cbnz	r4, 80052b6 <_malloc_r+0x82>
 8005268:	4629      	mov	r1, r5
 800526a:	4638      	mov	r0, r7
 800526c:	f7ff ffc2 	bl	80051f4 <sbrk_aligned>
 8005270:	1c43      	adds	r3, r0, #1
 8005272:	4604      	mov	r4, r0
 8005274:	d14d      	bne.n	8005312 <_malloc_r+0xde>
 8005276:	6834      	ldr	r4, [r6, #0]
 8005278:	4626      	mov	r6, r4
 800527a:	2e00      	cmp	r6, #0
 800527c:	d140      	bne.n	8005300 <_malloc_r+0xcc>
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	4631      	mov	r1, r6
 8005282:	4638      	mov	r0, r7
 8005284:	eb04 0803 	add.w	r8, r4, r3
 8005288:	f000 f848 	bl	800531c <_sbrk_r>
 800528c:	4580      	cmp	r8, r0
 800528e:	d13a      	bne.n	8005306 <_malloc_r+0xd2>
 8005290:	6821      	ldr	r1, [r4, #0]
 8005292:	3503      	adds	r5, #3
 8005294:	1a6d      	subs	r5, r5, r1
 8005296:	f025 0503 	bic.w	r5, r5, #3
 800529a:	3508      	adds	r5, #8
 800529c:	2d0c      	cmp	r5, #12
 800529e:	bf38      	it	cc
 80052a0:	250c      	movcc	r5, #12
 80052a2:	4629      	mov	r1, r5
 80052a4:	4638      	mov	r0, r7
 80052a6:	f7ff ffa5 	bl	80051f4 <sbrk_aligned>
 80052aa:	3001      	adds	r0, #1
 80052ac:	d02b      	beq.n	8005306 <_malloc_r+0xd2>
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	442b      	add	r3, r5
 80052b2:	6023      	str	r3, [r4, #0]
 80052b4:	e00e      	b.n	80052d4 <_malloc_r+0xa0>
 80052b6:	6822      	ldr	r2, [r4, #0]
 80052b8:	1b52      	subs	r2, r2, r5
 80052ba:	d41e      	bmi.n	80052fa <_malloc_r+0xc6>
 80052bc:	2a0b      	cmp	r2, #11
 80052be:	d916      	bls.n	80052ee <_malloc_r+0xba>
 80052c0:	1961      	adds	r1, r4, r5
 80052c2:	42a3      	cmp	r3, r4
 80052c4:	6025      	str	r5, [r4, #0]
 80052c6:	bf18      	it	ne
 80052c8:	6059      	strne	r1, [r3, #4]
 80052ca:	6863      	ldr	r3, [r4, #4]
 80052cc:	bf08      	it	eq
 80052ce:	6031      	streq	r1, [r6, #0]
 80052d0:	5162      	str	r2, [r4, r5]
 80052d2:	604b      	str	r3, [r1, #4]
 80052d4:	4638      	mov	r0, r7
 80052d6:	f104 060b 	add.w	r6, r4, #11
 80052da:	f000 f85d 	bl	8005398 <__malloc_unlock>
 80052de:	f026 0607 	bic.w	r6, r6, #7
 80052e2:	1d23      	adds	r3, r4, #4
 80052e4:	1af2      	subs	r2, r6, r3
 80052e6:	d0b6      	beq.n	8005256 <_malloc_r+0x22>
 80052e8:	1b9b      	subs	r3, r3, r6
 80052ea:	50a3      	str	r3, [r4, r2]
 80052ec:	e7b3      	b.n	8005256 <_malloc_r+0x22>
 80052ee:	6862      	ldr	r2, [r4, #4]
 80052f0:	42a3      	cmp	r3, r4
 80052f2:	bf0c      	ite	eq
 80052f4:	6032      	streq	r2, [r6, #0]
 80052f6:	605a      	strne	r2, [r3, #4]
 80052f8:	e7ec      	b.n	80052d4 <_malloc_r+0xa0>
 80052fa:	4623      	mov	r3, r4
 80052fc:	6864      	ldr	r4, [r4, #4]
 80052fe:	e7b2      	b.n	8005266 <_malloc_r+0x32>
 8005300:	4634      	mov	r4, r6
 8005302:	6876      	ldr	r6, [r6, #4]
 8005304:	e7b9      	b.n	800527a <_malloc_r+0x46>
 8005306:	230c      	movs	r3, #12
 8005308:	603b      	str	r3, [r7, #0]
 800530a:	4638      	mov	r0, r7
 800530c:	f000 f844 	bl	8005398 <__malloc_unlock>
 8005310:	e7a1      	b.n	8005256 <_malloc_r+0x22>
 8005312:	6025      	str	r5, [r4, #0]
 8005314:	e7de      	b.n	80052d4 <_malloc_r+0xa0>
 8005316:	bf00      	nop
 8005318:	20000334 	.word	0x20000334

0800531c <_sbrk_r>:
 800531c:	b538      	push	{r3, r4, r5, lr}
 800531e:	4d06      	ldr	r5, [pc, #24]	; (8005338 <_sbrk_r+0x1c>)
 8005320:	2300      	movs	r3, #0
 8005322:	4604      	mov	r4, r0
 8005324:	4608      	mov	r0, r1
 8005326:	602b      	str	r3, [r5, #0]
 8005328:	f7fc f9f0 	bl	800170c <_sbrk>
 800532c:	1c43      	adds	r3, r0, #1
 800532e:	d102      	bne.n	8005336 <_sbrk_r+0x1a>
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	b103      	cbz	r3, 8005336 <_sbrk_r+0x1a>
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	bd38      	pop	{r3, r4, r5, pc}
 8005338:	2000033c 	.word	0x2000033c

0800533c <siprintf>:
 800533c:	b40e      	push	{r1, r2, r3}
 800533e:	b500      	push	{lr}
 8005340:	b09c      	sub	sp, #112	; 0x70
 8005342:	ab1d      	add	r3, sp, #116	; 0x74
 8005344:	9002      	str	r0, [sp, #8]
 8005346:	9006      	str	r0, [sp, #24]
 8005348:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800534c:	4809      	ldr	r0, [pc, #36]	; (8005374 <siprintf+0x38>)
 800534e:	9107      	str	r1, [sp, #28]
 8005350:	9104      	str	r1, [sp, #16]
 8005352:	4909      	ldr	r1, [pc, #36]	; (8005378 <siprintf+0x3c>)
 8005354:	f853 2b04 	ldr.w	r2, [r3], #4
 8005358:	9105      	str	r1, [sp, #20]
 800535a:	6800      	ldr	r0, [r0, #0]
 800535c:	9301      	str	r3, [sp, #4]
 800535e:	a902      	add	r1, sp, #8
 8005360:	f000 f87c 	bl	800545c <_svfiprintf_r>
 8005364:	9b02      	ldr	r3, [sp, #8]
 8005366:	2200      	movs	r2, #0
 8005368:	701a      	strb	r2, [r3, #0]
 800536a:	b01c      	add	sp, #112	; 0x70
 800536c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005370:	b003      	add	sp, #12
 8005372:	4770      	bx	lr
 8005374:	20000088 	.word	0x20000088
 8005378:	ffff0208 	.word	0xffff0208

0800537c <strcpy>:
 800537c:	4603      	mov	r3, r0
 800537e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005382:	f803 2b01 	strb.w	r2, [r3], #1
 8005386:	2a00      	cmp	r2, #0
 8005388:	d1f9      	bne.n	800537e <strcpy+0x2>
 800538a:	4770      	bx	lr

0800538c <__malloc_lock>:
 800538c:	4801      	ldr	r0, [pc, #4]	; (8005394 <__malloc_lock+0x8>)
 800538e:	f000 baf9 	b.w	8005984 <__retarget_lock_acquire_recursive>
 8005392:	bf00      	nop
 8005394:	20000340 	.word	0x20000340

08005398 <__malloc_unlock>:
 8005398:	4801      	ldr	r0, [pc, #4]	; (80053a0 <__malloc_unlock+0x8>)
 800539a:	f000 baf4 	b.w	8005986 <__retarget_lock_release_recursive>
 800539e:	bf00      	nop
 80053a0:	20000340 	.word	0x20000340

080053a4 <__ssputs_r>:
 80053a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053a8:	688e      	ldr	r6, [r1, #8]
 80053aa:	429e      	cmp	r6, r3
 80053ac:	4682      	mov	sl, r0
 80053ae:	460c      	mov	r4, r1
 80053b0:	4690      	mov	r8, r2
 80053b2:	461f      	mov	r7, r3
 80053b4:	d838      	bhi.n	8005428 <__ssputs_r+0x84>
 80053b6:	898a      	ldrh	r2, [r1, #12]
 80053b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80053bc:	d032      	beq.n	8005424 <__ssputs_r+0x80>
 80053be:	6825      	ldr	r5, [r4, #0]
 80053c0:	6909      	ldr	r1, [r1, #16]
 80053c2:	eba5 0901 	sub.w	r9, r5, r1
 80053c6:	6965      	ldr	r5, [r4, #20]
 80053c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80053d0:	3301      	adds	r3, #1
 80053d2:	444b      	add	r3, r9
 80053d4:	106d      	asrs	r5, r5, #1
 80053d6:	429d      	cmp	r5, r3
 80053d8:	bf38      	it	cc
 80053da:	461d      	movcc	r5, r3
 80053dc:	0553      	lsls	r3, r2, #21
 80053de:	d531      	bpl.n	8005444 <__ssputs_r+0xa0>
 80053e0:	4629      	mov	r1, r5
 80053e2:	f7ff ff27 	bl	8005234 <_malloc_r>
 80053e6:	4606      	mov	r6, r0
 80053e8:	b950      	cbnz	r0, 8005400 <__ssputs_r+0x5c>
 80053ea:	230c      	movs	r3, #12
 80053ec:	f8ca 3000 	str.w	r3, [sl]
 80053f0:	89a3      	ldrh	r3, [r4, #12]
 80053f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053f6:	81a3      	strh	r3, [r4, #12]
 80053f8:	f04f 30ff 	mov.w	r0, #4294967295
 80053fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005400:	6921      	ldr	r1, [r4, #16]
 8005402:	464a      	mov	r2, r9
 8005404:	f000 fac0 	bl	8005988 <memcpy>
 8005408:	89a3      	ldrh	r3, [r4, #12]
 800540a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800540e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005412:	81a3      	strh	r3, [r4, #12]
 8005414:	6126      	str	r6, [r4, #16]
 8005416:	6165      	str	r5, [r4, #20]
 8005418:	444e      	add	r6, r9
 800541a:	eba5 0509 	sub.w	r5, r5, r9
 800541e:	6026      	str	r6, [r4, #0]
 8005420:	60a5      	str	r5, [r4, #8]
 8005422:	463e      	mov	r6, r7
 8005424:	42be      	cmp	r6, r7
 8005426:	d900      	bls.n	800542a <__ssputs_r+0x86>
 8005428:	463e      	mov	r6, r7
 800542a:	6820      	ldr	r0, [r4, #0]
 800542c:	4632      	mov	r2, r6
 800542e:	4641      	mov	r1, r8
 8005430:	f000 fab8 	bl	80059a4 <memmove>
 8005434:	68a3      	ldr	r3, [r4, #8]
 8005436:	1b9b      	subs	r3, r3, r6
 8005438:	60a3      	str	r3, [r4, #8]
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	4433      	add	r3, r6
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	2000      	movs	r0, #0
 8005442:	e7db      	b.n	80053fc <__ssputs_r+0x58>
 8005444:	462a      	mov	r2, r5
 8005446:	f000 fac7 	bl	80059d8 <_realloc_r>
 800544a:	4606      	mov	r6, r0
 800544c:	2800      	cmp	r0, #0
 800544e:	d1e1      	bne.n	8005414 <__ssputs_r+0x70>
 8005450:	6921      	ldr	r1, [r4, #16]
 8005452:	4650      	mov	r0, sl
 8005454:	f7ff fe82 	bl	800515c <_free_r>
 8005458:	e7c7      	b.n	80053ea <__ssputs_r+0x46>
	...

0800545c <_svfiprintf_r>:
 800545c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005460:	4698      	mov	r8, r3
 8005462:	898b      	ldrh	r3, [r1, #12]
 8005464:	061b      	lsls	r3, r3, #24
 8005466:	b09d      	sub	sp, #116	; 0x74
 8005468:	4607      	mov	r7, r0
 800546a:	460d      	mov	r5, r1
 800546c:	4614      	mov	r4, r2
 800546e:	d50e      	bpl.n	800548e <_svfiprintf_r+0x32>
 8005470:	690b      	ldr	r3, [r1, #16]
 8005472:	b963      	cbnz	r3, 800548e <_svfiprintf_r+0x32>
 8005474:	2140      	movs	r1, #64	; 0x40
 8005476:	f7ff fedd 	bl	8005234 <_malloc_r>
 800547a:	6028      	str	r0, [r5, #0]
 800547c:	6128      	str	r0, [r5, #16]
 800547e:	b920      	cbnz	r0, 800548a <_svfiprintf_r+0x2e>
 8005480:	230c      	movs	r3, #12
 8005482:	603b      	str	r3, [r7, #0]
 8005484:	f04f 30ff 	mov.w	r0, #4294967295
 8005488:	e0d1      	b.n	800562e <_svfiprintf_r+0x1d2>
 800548a:	2340      	movs	r3, #64	; 0x40
 800548c:	616b      	str	r3, [r5, #20]
 800548e:	2300      	movs	r3, #0
 8005490:	9309      	str	r3, [sp, #36]	; 0x24
 8005492:	2320      	movs	r3, #32
 8005494:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005498:	f8cd 800c 	str.w	r8, [sp, #12]
 800549c:	2330      	movs	r3, #48	; 0x30
 800549e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005648 <_svfiprintf_r+0x1ec>
 80054a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054a6:	f04f 0901 	mov.w	r9, #1
 80054aa:	4623      	mov	r3, r4
 80054ac:	469a      	mov	sl, r3
 80054ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054b2:	b10a      	cbz	r2, 80054b8 <_svfiprintf_r+0x5c>
 80054b4:	2a25      	cmp	r2, #37	; 0x25
 80054b6:	d1f9      	bne.n	80054ac <_svfiprintf_r+0x50>
 80054b8:	ebba 0b04 	subs.w	fp, sl, r4
 80054bc:	d00b      	beq.n	80054d6 <_svfiprintf_r+0x7a>
 80054be:	465b      	mov	r3, fp
 80054c0:	4622      	mov	r2, r4
 80054c2:	4629      	mov	r1, r5
 80054c4:	4638      	mov	r0, r7
 80054c6:	f7ff ff6d 	bl	80053a4 <__ssputs_r>
 80054ca:	3001      	adds	r0, #1
 80054cc:	f000 80aa 	beq.w	8005624 <_svfiprintf_r+0x1c8>
 80054d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054d2:	445a      	add	r2, fp
 80054d4:	9209      	str	r2, [sp, #36]	; 0x24
 80054d6:	f89a 3000 	ldrb.w	r3, [sl]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 80a2 	beq.w	8005624 <_svfiprintf_r+0x1c8>
 80054e0:	2300      	movs	r3, #0
 80054e2:	f04f 32ff 	mov.w	r2, #4294967295
 80054e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054ea:	f10a 0a01 	add.w	sl, sl, #1
 80054ee:	9304      	str	r3, [sp, #16]
 80054f0:	9307      	str	r3, [sp, #28]
 80054f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054f6:	931a      	str	r3, [sp, #104]	; 0x68
 80054f8:	4654      	mov	r4, sl
 80054fa:	2205      	movs	r2, #5
 80054fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005500:	4851      	ldr	r0, [pc, #324]	; (8005648 <_svfiprintf_r+0x1ec>)
 8005502:	f7fa fe8d 	bl	8000220 <memchr>
 8005506:	9a04      	ldr	r2, [sp, #16]
 8005508:	b9d8      	cbnz	r0, 8005542 <_svfiprintf_r+0xe6>
 800550a:	06d0      	lsls	r0, r2, #27
 800550c:	bf44      	itt	mi
 800550e:	2320      	movmi	r3, #32
 8005510:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005514:	0711      	lsls	r1, r2, #28
 8005516:	bf44      	itt	mi
 8005518:	232b      	movmi	r3, #43	; 0x2b
 800551a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800551e:	f89a 3000 	ldrb.w	r3, [sl]
 8005522:	2b2a      	cmp	r3, #42	; 0x2a
 8005524:	d015      	beq.n	8005552 <_svfiprintf_r+0xf6>
 8005526:	9a07      	ldr	r2, [sp, #28]
 8005528:	4654      	mov	r4, sl
 800552a:	2000      	movs	r0, #0
 800552c:	f04f 0c0a 	mov.w	ip, #10
 8005530:	4621      	mov	r1, r4
 8005532:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005536:	3b30      	subs	r3, #48	; 0x30
 8005538:	2b09      	cmp	r3, #9
 800553a:	d94e      	bls.n	80055da <_svfiprintf_r+0x17e>
 800553c:	b1b0      	cbz	r0, 800556c <_svfiprintf_r+0x110>
 800553e:	9207      	str	r2, [sp, #28]
 8005540:	e014      	b.n	800556c <_svfiprintf_r+0x110>
 8005542:	eba0 0308 	sub.w	r3, r0, r8
 8005546:	fa09 f303 	lsl.w	r3, r9, r3
 800554a:	4313      	orrs	r3, r2
 800554c:	9304      	str	r3, [sp, #16]
 800554e:	46a2      	mov	sl, r4
 8005550:	e7d2      	b.n	80054f8 <_svfiprintf_r+0x9c>
 8005552:	9b03      	ldr	r3, [sp, #12]
 8005554:	1d19      	adds	r1, r3, #4
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	9103      	str	r1, [sp, #12]
 800555a:	2b00      	cmp	r3, #0
 800555c:	bfbb      	ittet	lt
 800555e:	425b      	neglt	r3, r3
 8005560:	f042 0202 	orrlt.w	r2, r2, #2
 8005564:	9307      	strge	r3, [sp, #28]
 8005566:	9307      	strlt	r3, [sp, #28]
 8005568:	bfb8      	it	lt
 800556a:	9204      	strlt	r2, [sp, #16]
 800556c:	7823      	ldrb	r3, [r4, #0]
 800556e:	2b2e      	cmp	r3, #46	; 0x2e
 8005570:	d10c      	bne.n	800558c <_svfiprintf_r+0x130>
 8005572:	7863      	ldrb	r3, [r4, #1]
 8005574:	2b2a      	cmp	r3, #42	; 0x2a
 8005576:	d135      	bne.n	80055e4 <_svfiprintf_r+0x188>
 8005578:	9b03      	ldr	r3, [sp, #12]
 800557a:	1d1a      	adds	r2, r3, #4
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	9203      	str	r2, [sp, #12]
 8005580:	2b00      	cmp	r3, #0
 8005582:	bfb8      	it	lt
 8005584:	f04f 33ff 	movlt.w	r3, #4294967295
 8005588:	3402      	adds	r4, #2
 800558a:	9305      	str	r3, [sp, #20]
 800558c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005658 <_svfiprintf_r+0x1fc>
 8005590:	7821      	ldrb	r1, [r4, #0]
 8005592:	2203      	movs	r2, #3
 8005594:	4650      	mov	r0, sl
 8005596:	f7fa fe43 	bl	8000220 <memchr>
 800559a:	b140      	cbz	r0, 80055ae <_svfiprintf_r+0x152>
 800559c:	2340      	movs	r3, #64	; 0x40
 800559e:	eba0 000a 	sub.w	r0, r0, sl
 80055a2:	fa03 f000 	lsl.w	r0, r3, r0
 80055a6:	9b04      	ldr	r3, [sp, #16]
 80055a8:	4303      	orrs	r3, r0
 80055aa:	3401      	adds	r4, #1
 80055ac:	9304      	str	r3, [sp, #16]
 80055ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b2:	4826      	ldr	r0, [pc, #152]	; (800564c <_svfiprintf_r+0x1f0>)
 80055b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055b8:	2206      	movs	r2, #6
 80055ba:	f7fa fe31 	bl	8000220 <memchr>
 80055be:	2800      	cmp	r0, #0
 80055c0:	d038      	beq.n	8005634 <_svfiprintf_r+0x1d8>
 80055c2:	4b23      	ldr	r3, [pc, #140]	; (8005650 <_svfiprintf_r+0x1f4>)
 80055c4:	bb1b      	cbnz	r3, 800560e <_svfiprintf_r+0x1b2>
 80055c6:	9b03      	ldr	r3, [sp, #12]
 80055c8:	3307      	adds	r3, #7
 80055ca:	f023 0307 	bic.w	r3, r3, #7
 80055ce:	3308      	adds	r3, #8
 80055d0:	9303      	str	r3, [sp, #12]
 80055d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055d4:	4433      	add	r3, r6
 80055d6:	9309      	str	r3, [sp, #36]	; 0x24
 80055d8:	e767      	b.n	80054aa <_svfiprintf_r+0x4e>
 80055da:	fb0c 3202 	mla	r2, ip, r2, r3
 80055de:	460c      	mov	r4, r1
 80055e0:	2001      	movs	r0, #1
 80055e2:	e7a5      	b.n	8005530 <_svfiprintf_r+0xd4>
 80055e4:	2300      	movs	r3, #0
 80055e6:	3401      	adds	r4, #1
 80055e8:	9305      	str	r3, [sp, #20]
 80055ea:	4619      	mov	r1, r3
 80055ec:	f04f 0c0a 	mov.w	ip, #10
 80055f0:	4620      	mov	r0, r4
 80055f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055f6:	3a30      	subs	r2, #48	; 0x30
 80055f8:	2a09      	cmp	r2, #9
 80055fa:	d903      	bls.n	8005604 <_svfiprintf_r+0x1a8>
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0c5      	beq.n	800558c <_svfiprintf_r+0x130>
 8005600:	9105      	str	r1, [sp, #20]
 8005602:	e7c3      	b.n	800558c <_svfiprintf_r+0x130>
 8005604:	fb0c 2101 	mla	r1, ip, r1, r2
 8005608:	4604      	mov	r4, r0
 800560a:	2301      	movs	r3, #1
 800560c:	e7f0      	b.n	80055f0 <_svfiprintf_r+0x194>
 800560e:	ab03      	add	r3, sp, #12
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	462a      	mov	r2, r5
 8005614:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <_svfiprintf_r+0x1f8>)
 8005616:	a904      	add	r1, sp, #16
 8005618:	4638      	mov	r0, r7
 800561a:	f3af 8000 	nop.w
 800561e:	1c42      	adds	r2, r0, #1
 8005620:	4606      	mov	r6, r0
 8005622:	d1d6      	bne.n	80055d2 <_svfiprintf_r+0x176>
 8005624:	89ab      	ldrh	r3, [r5, #12]
 8005626:	065b      	lsls	r3, r3, #25
 8005628:	f53f af2c 	bmi.w	8005484 <_svfiprintf_r+0x28>
 800562c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800562e:	b01d      	add	sp, #116	; 0x74
 8005630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005634:	ab03      	add	r3, sp, #12
 8005636:	9300      	str	r3, [sp, #0]
 8005638:	462a      	mov	r2, r5
 800563a:	4b06      	ldr	r3, [pc, #24]	; (8005654 <_svfiprintf_r+0x1f8>)
 800563c:	a904      	add	r1, sp, #16
 800563e:	4638      	mov	r0, r7
 8005640:	f000 f87a 	bl	8005738 <_printf_i>
 8005644:	e7eb      	b.n	800561e <_svfiprintf_r+0x1c2>
 8005646:	bf00      	nop
 8005648:	08006b88 	.word	0x08006b88
 800564c:	08006b92 	.word	0x08006b92
 8005650:	00000000 	.word	0x00000000
 8005654:	080053a5 	.word	0x080053a5
 8005658:	08006b8e 	.word	0x08006b8e

0800565c <_printf_common>:
 800565c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005660:	4616      	mov	r6, r2
 8005662:	4699      	mov	r9, r3
 8005664:	688a      	ldr	r2, [r1, #8]
 8005666:	690b      	ldr	r3, [r1, #16]
 8005668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800566c:	4293      	cmp	r3, r2
 800566e:	bfb8      	it	lt
 8005670:	4613      	movlt	r3, r2
 8005672:	6033      	str	r3, [r6, #0]
 8005674:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005678:	4607      	mov	r7, r0
 800567a:	460c      	mov	r4, r1
 800567c:	b10a      	cbz	r2, 8005682 <_printf_common+0x26>
 800567e:	3301      	adds	r3, #1
 8005680:	6033      	str	r3, [r6, #0]
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	0699      	lsls	r1, r3, #26
 8005686:	bf42      	ittt	mi
 8005688:	6833      	ldrmi	r3, [r6, #0]
 800568a:	3302      	addmi	r3, #2
 800568c:	6033      	strmi	r3, [r6, #0]
 800568e:	6825      	ldr	r5, [r4, #0]
 8005690:	f015 0506 	ands.w	r5, r5, #6
 8005694:	d106      	bne.n	80056a4 <_printf_common+0x48>
 8005696:	f104 0a19 	add.w	sl, r4, #25
 800569a:	68e3      	ldr	r3, [r4, #12]
 800569c:	6832      	ldr	r2, [r6, #0]
 800569e:	1a9b      	subs	r3, r3, r2
 80056a0:	42ab      	cmp	r3, r5
 80056a2:	dc26      	bgt.n	80056f2 <_printf_common+0x96>
 80056a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056a8:	1e13      	subs	r3, r2, #0
 80056aa:	6822      	ldr	r2, [r4, #0]
 80056ac:	bf18      	it	ne
 80056ae:	2301      	movne	r3, #1
 80056b0:	0692      	lsls	r2, r2, #26
 80056b2:	d42b      	bmi.n	800570c <_printf_common+0xb0>
 80056b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056b8:	4649      	mov	r1, r9
 80056ba:	4638      	mov	r0, r7
 80056bc:	47c0      	blx	r8
 80056be:	3001      	adds	r0, #1
 80056c0:	d01e      	beq.n	8005700 <_printf_common+0xa4>
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	68e5      	ldr	r5, [r4, #12]
 80056c6:	6832      	ldr	r2, [r6, #0]
 80056c8:	f003 0306 	and.w	r3, r3, #6
 80056cc:	2b04      	cmp	r3, #4
 80056ce:	bf08      	it	eq
 80056d0:	1aad      	subeq	r5, r5, r2
 80056d2:	68a3      	ldr	r3, [r4, #8]
 80056d4:	6922      	ldr	r2, [r4, #16]
 80056d6:	bf0c      	ite	eq
 80056d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056dc:	2500      	movne	r5, #0
 80056de:	4293      	cmp	r3, r2
 80056e0:	bfc4      	itt	gt
 80056e2:	1a9b      	subgt	r3, r3, r2
 80056e4:	18ed      	addgt	r5, r5, r3
 80056e6:	2600      	movs	r6, #0
 80056e8:	341a      	adds	r4, #26
 80056ea:	42b5      	cmp	r5, r6
 80056ec:	d11a      	bne.n	8005724 <_printf_common+0xc8>
 80056ee:	2000      	movs	r0, #0
 80056f0:	e008      	b.n	8005704 <_printf_common+0xa8>
 80056f2:	2301      	movs	r3, #1
 80056f4:	4652      	mov	r2, sl
 80056f6:	4649      	mov	r1, r9
 80056f8:	4638      	mov	r0, r7
 80056fa:	47c0      	blx	r8
 80056fc:	3001      	adds	r0, #1
 80056fe:	d103      	bne.n	8005708 <_printf_common+0xac>
 8005700:	f04f 30ff 	mov.w	r0, #4294967295
 8005704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005708:	3501      	adds	r5, #1
 800570a:	e7c6      	b.n	800569a <_printf_common+0x3e>
 800570c:	18e1      	adds	r1, r4, r3
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	2030      	movs	r0, #48	; 0x30
 8005712:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005716:	4422      	add	r2, r4
 8005718:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800571c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005720:	3302      	adds	r3, #2
 8005722:	e7c7      	b.n	80056b4 <_printf_common+0x58>
 8005724:	2301      	movs	r3, #1
 8005726:	4622      	mov	r2, r4
 8005728:	4649      	mov	r1, r9
 800572a:	4638      	mov	r0, r7
 800572c:	47c0      	blx	r8
 800572e:	3001      	adds	r0, #1
 8005730:	d0e6      	beq.n	8005700 <_printf_common+0xa4>
 8005732:	3601      	adds	r6, #1
 8005734:	e7d9      	b.n	80056ea <_printf_common+0x8e>
	...

08005738 <_printf_i>:
 8005738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800573c:	7e0f      	ldrb	r7, [r1, #24]
 800573e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005740:	2f78      	cmp	r7, #120	; 0x78
 8005742:	4691      	mov	r9, r2
 8005744:	4680      	mov	r8, r0
 8005746:	460c      	mov	r4, r1
 8005748:	469a      	mov	sl, r3
 800574a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800574e:	d807      	bhi.n	8005760 <_printf_i+0x28>
 8005750:	2f62      	cmp	r7, #98	; 0x62
 8005752:	d80a      	bhi.n	800576a <_printf_i+0x32>
 8005754:	2f00      	cmp	r7, #0
 8005756:	f000 80d8 	beq.w	800590a <_printf_i+0x1d2>
 800575a:	2f58      	cmp	r7, #88	; 0x58
 800575c:	f000 80a3 	beq.w	80058a6 <_printf_i+0x16e>
 8005760:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005764:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005768:	e03a      	b.n	80057e0 <_printf_i+0xa8>
 800576a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800576e:	2b15      	cmp	r3, #21
 8005770:	d8f6      	bhi.n	8005760 <_printf_i+0x28>
 8005772:	a101      	add	r1, pc, #4	; (adr r1, 8005778 <_printf_i+0x40>)
 8005774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005778:	080057d1 	.word	0x080057d1
 800577c:	080057e5 	.word	0x080057e5
 8005780:	08005761 	.word	0x08005761
 8005784:	08005761 	.word	0x08005761
 8005788:	08005761 	.word	0x08005761
 800578c:	08005761 	.word	0x08005761
 8005790:	080057e5 	.word	0x080057e5
 8005794:	08005761 	.word	0x08005761
 8005798:	08005761 	.word	0x08005761
 800579c:	08005761 	.word	0x08005761
 80057a0:	08005761 	.word	0x08005761
 80057a4:	080058f1 	.word	0x080058f1
 80057a8:	08005815 	.word	0x08005815
 80057ac:	080058d3 	.word	0x080058d3
 80057b0:	08005761 	.word	0x08005761
 80057b4:	08005761 	.word	0x08005761
 80057b8:	08005913 	.word	0x08005913
 80057bc:	08005761 	.word	0x08005761
 80057c0:	08005815 	.word	0x08005815
 80057c4:	08005761 	.word	0x08005761
 80057c8:	08005761 	.word	0x08005761
 80057cc:	080058db 	.word	0x080058db
 80057d0:	682b      	ldr	r3, [r5, #0]
 80057d2:	1d1a      	adds	r2, r3, #4
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	602a      	str	r2, [r5, #0]
 80057d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057e0:	2301      	movs	r3, #1
 80057e2:	e0a3      	b.n	800592c <_printf_i+0x1f4>
 80057e4:	6820      	ldr	r0, [r4, #0]
 80057e6:	6829      	ldr	r1, [r5, #0]
 80057e8:	0606      	lsls	r6, r0, #24
 80057ea:	f101 0304 	add.w	r3, r1, #4
 80057ee:	d50a      	bpl.n	8005806 <_printf_i+0xce>
 80057f0:	680e      	ldr	r6, [r1, #0]
 80057f2:	602b      	str	r3, [r5, #0]
 80057f4:	2e00      	cmp	r6, #0
 80057f6:	da03      	bge.n	8005800 <_printf_i+0xc8>
 80057f8:	232d      	movs	r3, #45	; 0x2d
 80057fa:	4276      	negs	r6, r6
 80057fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005800:	485e      	ldr	r0, [pc, #376]	; (800597c <_printf_i+0x244>)
 8005802:	230a      	movs	r3, #10
 8005804:	e019      	b.n	800583a <_printf_i+0x102>
 8005806:	680e      	ldr	r6, [r1, #0]
 8005808:	602b      	str	r3, [r5, #0]
 800580a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800580e:	bf18      	it	ne
 8005810:	b236      	sxthne	r6, r6
 8005812:	e7ef      	b.n	80057f4 <_printf_i+0xbc>
 8005814:	682b      	ldr	r3, [r5, #0]
 8005816:	6820      	ldr	r0, [r4, #0]
 8005818:	1d19      	adds	r1, r3, #4
 800581a:	6029      	str	r1, [r5, #0]
 800581c:	0601      	lsls	r1, r0, #24
 800581e:	d501      	bpl.n	8005824 <_printf_i+0xec>
 8005820:	681e      	ldr	r6, [r3, #0]
 8005822:	e002      	b.n	800582a <_printf_i+0xf2>
 8005824:	0646      	lsls	r6, r0, #25
 8005826:	d5fb      	bpl.n	8005820 <_printf_i+0xe8>
 8005828:	881e      	ldrh	r6, [r3, #0]
 800582a:	4854      	ldr	r0, [pc, #336]	; (800597c <_printf_i+0x244>)
 800582c:	2f6f      	cmp	r7, #111	; 0x6f
 800582e:	bf0c      	ite	eq
 8005830:	2308      	moveq	r3, #8
 8005832:	230a      	movne	r3, #10
 8005834:	2100      	movs	r1, #0
 8005836:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800583a:	6865      	ldr	r5, [r4, #4]
 800583c:	60a5      	str	r5, [r4, #8]
 800583e:	2d00      	cmp	r5, #0
 8005840:	bfa2      	ittt	ge
 8005842:	6821      	ldrge	r1, [r4, #0]
 8005844:	f021 0104 	bicge.w	r1, r1, #4
 8005848:	6021      	strge	r1, [r4, #0]
 800584a:	b90e      	cbnz	r6, 8005850 <_printf_i+0x118>
 800584c:	2d00      	cmp	r5, #0
 800584e:	d04d      	beq.n	80058ec <_printf_i+0x1b4>
 8005850:	4615      	mov	r5, r2
 8005852:	fbb6 f1f3 	udiv	r1, r6, r3
 8005856:	fb03 6711 	mls	r7, r3, r1, r6
 800585a:	5dc7      	ldrb	r7, [r0, r7]
 800585c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005860:	4637      	mov	r7, r6
 8005862:	42bb      	cmp	r3, r7
 8005864:	460e      	mov	r6, r1
 8005866:	d9f4      	bls.n	8005852 <_printf_i+0x11a>
 8005868:	2b08      	cmp	r3, #8
 800586a:	d10b      	bne.n	8005884 <_printf_i+0x14c>
 800586c:	6823      	ldr	r3, [r4, #0]
 800586e:	07de      	lsls	r6, r3, #31
 8005870:	d508      	bpl.n	8005884 <_printf_i+0x14c>
 8005872:	6923      	ldr	r3, [r4, #16]
 8005874:	6861      	ldr	r1, [r4, #4]
 8005876:	4299      	cmp	r1, r3
 8005878:	bfde      	ittt	le
 800587a:	2330      	movle	r3, #48	; 0x30
 800587c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005880:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005884:	1b52      	subs	r2, r2, r5
 8005886:	6122      	str	r2, [r4, #16]
 8005888:	f8cd a000 	str.w	sl, [sp]
 800588c:	464b      	mov	r3, r9
 800588e:	aa03      	add	r2, sp, #12
 8005890:	4621      	mov	r1, r4
 8005892:	4640      	mov	r0, r8
 8005894:	f7ff fee2 	bl	800565c <_printf_common>
 8005898:	3001      	adds	r0, #1
 800589a:	d14c      	bne.n	8005936 <_printf_i+0x1fe>
 800589c:	f04f 30ff 	mov.w	r0, #4294967295
 80058a0:	b004      	add	sp, #16
 80058a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a6:	4835      	ldr	r0, [pc, #212]	; (800597c <_printf_i+0x244>)
 80058a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058ac:	6829      	ldr	r1, [r5, #0]
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80058b4:	6029      	str	r1, [r5, #0]
 80058b6:	061d      	lsls	r5, r3, #24
 80058b8:	d514      	bpl.n	80058e4 <_printf_i+0x1ac>
 80058ba:	07df      	lsls	r7, r3, #31
 80058bc:	bf44      	itt	mi
 80058be:	f043 0320 	orrmi.w	r3, r3, #32
 80058c2:	6023      	strmi	r3, [r4, #0]
 80058c4:	b91e      	cbnz	r6, 80058ce <_printf_i+0x196>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	f023 0320 	bic.w	r3, r3, #32
 80058cc:	6023      	str	r3, [r4, #0]
 80058ce:	2310      	movs	r3, #16
 80058d0:	e7b0      	b.n	8005834 <_printf_i+0xfc>
 80058d2:	6823      	ldr	r3, [r4, #0]
 80058d4:	f043 0320 	orr.w	r3, r3, #32
 80058d8:	6023      	str	r3, [r4, #0]
 80058da:	2378      	movs	r3, #120	; 0x78
 80058dc:	4828      	ldr	r0, [pc, #160]	; (8005980 <_printf_i+0x248>)
 80058de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058e2:	e7e3      	b.n	80058ac <_printf_i+0x174>
 80058e4:	0659      	lsls	r1, r3, #25
 80058e6:	bf48      	it	mi
 80058e8:	b2b6      	uxthmi	r6, r6
 80058ea:	e7e6      	b.n	80058ba <_printf_i+0x182>
 80058ec:	4615      	mov	r5, r2
 80058ee:	e7bb      	b.n	8005868 <_printf_i+0x130>
 80058f0:	682b      	ldr	r3, [r5, #0]
 80058f2:	6826      	ldr	r6, [r4, #0]
 80058f4:	6961      	ldr	r1, [r4, #20]
 80058f6:	1d18      	adds	r0, r3, #4
 80058f8:	6028      	str	r0, [r5, #0]
 80058fa:	0635      	lsls	r5, r6, #24
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	d501      	bpl.n	8005904 <_printf_i+0x1cc>
 8005900:	6019      	str	r1, [r3, #0]
 8005902:	e002      	b.n	800590a <_printf_i+0x1d2>
 8005904:	0670      	lsls	r0, r6, #25
 8005906:	d5fb      	bpl.n	8005900 <_printf_i+0x1c8>
 8005908:	8019      	strh	r1, [r3, #0]
 800590a:	2300      	movs	r3, #0
 800590c:	6123      	str	r3, [r4, #16]
 800590e:	4615      	mov	r5, r2
 8005910:	e7ba      	b.n	8005888 <_printf_i+0x150>
 8005912:	682b      	ldr	r3, [r5, #0]
 8005914:	1d1a      	adds	r2, r3, #4
 8005916:	602a      	str	r2, [r5, #0]
 8005918:	681d      	ldr	r5, [r3, #0]
 800591a:	6862      	ldr	r2, [r4, #4]
 800591c:	2100      	movs	r1, #0
 800591e:	4628      	mov	r0, r5
 8005920:	f7fa fc7e 	bl	8000220 <memchr>
 8005924:	b108      	cbz	r0, 800592a <_printf_i+0x1f2>
 8005926:	1b40      	subs	r0, r0, r5
 8005928:	6060      	str	r0, [r4, #4]
 800592a:	6863      	ldr	r3, [r4, #4]
 800592c:	6123      	str	r3, [r4, #16]
 800592e:	2300      	movs	r3, #0
 8005930:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005934:	e7a8      	b.n	8005888 <_printf_i+0x150>
 8005936:	6923      	ldr	r3, [r4, #16]
 8005938:	462a      	mov	r2, r5
 800593a:	4649      	mov	r1, r9
 800593c:	4640      	mov	r0, r8
 800593e:	47d0      	blx	sl
 8005940:	3001      	adds	r0, #1
 8005942:	d0ab      	beq.n	800589c <_printf_i+0x164>
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	079b      	lsls	r3, r3, #30
 8005948:	d413      	bmi.n	8005972 <_printf_i+0x23a>
 800594a:	68e0      	ldr	r0, [r4, #12]
 800594c:	9b03      	ldr	r3, [sp, #12]
 800594e:	4298      	cmp	r0, r3
 8005950:	bfb8      	it	lt
 8005952:	4618      	movlt	r0, r3
 8005954:	e7a4      	b.n	80058a0 <_printf_i+0x168>
 8005956:	2301      	movs	r3, #1
 8005958:	4632      	mov	r2, r6
 800595a:	4649      	mov	r1, r9
 800595c:	4640      	mov	r0, r8
 800595e:	47d0      	blx	sl
 8005960:	3001      	adds	r0, #1
 8005962:	d09b      	beq.n	800589c <_printf_i+0x164>
 8005964:	3501      	adds	r5, #1
 8005966:	68e3      	ldr	r3, [r4, #12]
 8005968:	9903      	ldr	r1, [sp, #12]
 800596a:	1a5b      	subs	r3, r3, r1
 800596c:	42ab      	cmp	r3, r5
 800596e:	dcf2      	bgt.n	8005956 <_printf_i+0x21e>
 8005970:	e7eb      	b.n	800594a <_printf_i+0x212>
 8005972:	2500      	movs	r5, #0
 8005974:	f104 0619 	add.w	r6, r4, #25
 8005978:	e7f5      	b.n	8005966 <_printf_i+0x22e>
 800597a:	bf00      	nop
 800597c:	08006b99 	.word	0x08006b99
 8005980:	08006baa 	.word	0x08006baa

08005984 <__retarget_lock_acquire_recursive>:
 8005984:	4770      	bx	lr

08005986 <__retarget_lock_release_recursive>:
 8005986:	4770      	bx	lr

08005988 <memcpy>:
 8005988:	440a      	add	r2, r1
 800598a:	4291      	cmp	r1, r2
 800598c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005990:	d100      	bne.n	8005994 <memcpy+0xc>
 8005992:	4770      	bx	lr
 8005994:	b510      	push	{r4, lr}
 8005996:	f811 4b01 	ldrb.w	r4, [r1], #1
 800599a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800599e:	4291      	cmp	r1, r2
 80059a0:	d1f9      	bne.n	8005996 <memcpy+0xe>
 80059a2:	bd10      	pop	{r4, pc}

080059a4 <memmove>:
 80059a4:	4288      	cmp	r0, r1
 80059a6:	b510      	push	{r4, lr}
 80059a8:	eb01 0402 	add.w	r4, r1, r2
 80059ac:	d902      	bls.n	80059b4 <memmove+0x10>
 80059ae:	4284      	cmp	r4, r0
 80059b0:	4623      	mov	r3, r4
 80059b2:	d807      	bhi.n	80059c4 <memmove+0x20>
 80059b4:	1e43      	subs	r3, r0, #1
 80059b6:	42a1      	cmp	r1, r4
 80059b8:	d008      	beq.n	80059cc <memmove+0x28>
 80059ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80059c2:	e7f8      	b.n	80059b6 <memmove+0x12>
 80059c4:	4402      	add	r2, r0
 80059c6:	4601      	mov	r1, r0
 80059c8:	428a      	cmp	r2, r1
 80059ca:	d100      	bne.n	80059ce <memmove+0x2a>
 80059cc:	bd10      	pop	{r4, pc}
 80059ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059d6:	e7f7      	b.n	80059c8 <memmove+0x24>

080059d8 <_realloc_r>:
 80059d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059dc:	4680      	mov	r8, r0
 80059de:	4614      	mov	r4, r2
 80059e0:	460e      	mov	r6, r1
 80059e2:	b921      	cbnz	r1, 80059ee <_realloc_r+0x16>
 80059e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059e8:	4611      	mov	r1, r2
 80059ea:	f7ff bc23 	b.w	8005234 <_malloc_r>
 80059ee:	b92a      	cbnz	r2, 80059fc <_realloc_r+0x24>
 80059f0:	f7ff fbb4 	bl	800515c <_free_r>
 80059f4:	4625      	mov	r5, r4
 80059f6:	4628      	mov	r0, r5
 80059f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059fc:	f000 f81b 	bl	8005a36 <_malloc_usable_size_r>
 8005a00:	4284      	cmp	r4, r0
 8005a02:	4607      	mov	r7, r0
 8005a04:	d802      	bhi.n	8005a0c <_realloc_r+0x34>
 8005a06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a0a:	d812      	bhi.n	8005a32 <_realloc_r+0x5a>
 8005a0c:	4621      	mov	r1, r4
 8005a0e:	4640      	mov	r0, r8
 8005a10:	f7ff fc10 	bl	8005234 <_malloc_r>
 8005a14:	4605      	mov	r5, r0
 8005a16:	2800      	cmp	r0, #0
 8005a18:	d0ed      	beq.n	80059f6 <_realloc_r+0x1e>
 8005a1a:	42bc      	cmp	r4, r7
 8005a1c:	4622      	mov	r2, r4
 8005a1e:	4631      	mov	r1, r6
 8005a20:	bf28      	it	cs
 8005a22:	463a      	movcs	r2, r7
 8005a24:	f7ff ffb0 	bl	8005988 <memcpy>
 8005a28:	4631      	mov	r1, r6
 8005a2a:	4640      	mov	r0, r8
 8005a2c:	f7ff fb96 	bl	800515c <_free_r>
 8005a30:	e7e1      	b.n	80059f6 <_realloc_r+0x1e>
 8005a32:	4635      	mov	r5, r6
 8005a34:	e7df      	b.n	80059f6 <_realloc_r+0x1e>

08005a36 <_malloc_usable_size_r>:
 8005a36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a3a:	1f18      	subs	r0, r3, #4
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	bfbc      	itt	lt
 8005a40:	580b      	ldrlt	r3, [r1, r0]
 8005a42:	18c0      	addlt	r0, r0, r3
 8005a44:	4770      	bx	lr
	...

08005a48 <rint>:
 8005a48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a4a:	ec51 0b10 	vmov	r0, r1, d0
 8005a4e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005a52:	f2a2 35ff 	subw	r5, r2, #1023	; 0x3ff
 8005a56:	2d13      	cmp	r5, #19
 8005a58:	ee10 3a10 	vmov	r3, s0
 8005a5c:	460c      	mov	r4, r1
 8005a5e:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8005a62:	dc5b      	bgt.n	8005b1c <rint+0xd4>
 8005a64:	2d00      	cmp	r5, #0
 8005a66:	da2d      	bge.n	8005ac4 <rint+0x7c>
 8005a68:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005a6c:	4302      	orrs	r2, r0
 8005a6e:	d025      	beq.n	8005abc <rint+0x74>
 8005a70:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005a74:	4302      	orrs	r2, r0
 8005a76:	4253      	negs	r3, r2
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	0b1b      	lsrs	r3, r3, #12
 8005a7c:	0c4a      	lsrs	r2, r1, #17
 8005a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a82:	0452      	lsls	r2, r2, #17
 8005a84:	ea43 0102 	orr.w	r1, r3, r2
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4934      	ldr	r1, [pc, #208]	; (8005b5c <rint+0x114>)
 8005a8c:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8005a90:	e9d6 6700 	ldrd	r6, r7, [r6]
 8005a94:	4602      	mov	r2, r0
 8005a96:	4639      	mov	r1, r7
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f7fa fc17 	bl	80002cc <__adddf3>
 8005a9e:	e9cd 0100 	strd	r0, r1, [sp]
 8005aa2:	463b      	mov	r3, r7
 8005aa4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005aa8:	4632      	mov	r2, r6
 8005aaa:	f7fa fc0d 	bl	80002c8 <__aeabi_dsub>
 8005aae:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
 8005ab2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005ab6:	ea43 0704 	orr.w	r7, r3, r4
 8005aba:	4639      	mov	r1, r7
 8005abc:	ec41 0b10 	vmov	d0, r0, r1
 8005ac0:	b003      	add	sp, #12
 8005ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ac4:	4a26      	ldr	r2, [pc, #152]	; (8005b60 <rint+0x118>)
 8005ac6:	412a      	asrs	r2, r5
 8005ac8:	ea01 0702 	and.w	r7, r1, r2
 8005acc:	4307      	orrs	r7, r0
 8005ace:	d0f5      	beq.n	8005abc <rint+0x74>
 8005ad0:	0851      	lsrs	r1, r2, #1
 8005ad2:	ea04 0252 	and.w	r2, r4, r2, lsr #1
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	d00c      	beq.n	8005af4 <rint+0xac>
 8005ada:	ea24 0201 	bic.w	r2, r4, r1
 8005ade:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8005ae2:	2d13      	cmp	r5, #19
 8005ae4:	fa44 f505 	asr.w	r5, r4, r5
 8005ae8:	bf0c      	ite	eq
 8005aea:	f04f 4300 	moveq.w	r3, #2147483648	; 0x80000000
 8005aee:	2300      	movne	r3, #0
 8005af0:	ea42 0405 	orr.w	r4, r2, r5
 8005af4:	4919      	ldr	r1, [pc, #100]	; (8005b5c <rint+0x114>)
 8005af6:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8005afa:	461a      	mov	r2, r3
 8005afc:	4623      	mov	r3, r4
 8005afe:	e9d6 4500 	ldrd	r4, r5, [r6]
 8005b02:	4620      	mov	r0, r4
 8005b04:	4629      	mov	r1, r5
 8005b06:	f7fa fbe1 	bl	80002cc <__adddf3>
 8005b0a:	e9cd 0100 	strd	r0, r1, [sp]
 8005b0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b12:	4622      	mov	r2, r4
 8005b14:	462b      	mov	r3, r5
 8005b16:	f7fa fbd7 	bl	80002c8 <__aeabi_dsub>
 8005b1a:	e7cf      	b.n	8005abc <rint+0x74>
 8005b1c:	2d33      	cmp	r5, #51	; 0x33
 8005b1e:	dd08      	ble.n	8005b32 <rint+0xea>
 8005b20:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8005b24:	d1ca      	bne.n	8005abc <rint+0x74>
 8005b26:	ee10 2a10 	vmov	r2, s0
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	f7fa fbce 	bl	80002cc <__adddf3>
 8005b30:	e7c4      	b.n	8005abc <rint+0x74>
 8005b32:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8005b36:	f04f 35ff 	mov.w	r5, #4294967295
 8005b3a:	40d5      	lsrs	r5, r2
 8005b3c:	4228      	tst	r0, r5
 8005b3e:	d0bd      	beq.n	8005abc <rint+0x74>
 8005b40:	ea13 0055 	ands.w	r0, r3, r5, lsr #1
 8005b44:	ea4f 0155 	mov.w	r1, r5, lsr #1
 8005b48:	bf1f      	itttt	ne
 8005b4a:	ea23 0101 	bicne.w	r1, r3, r1
 8005b4e:	f04f 4380 	movne.w	r3, #1073741824	; 0x40000000
 8005b52:	fa43 f202 	asrne.w	r2, r3, r2
 8005b56:	ea41 0302 	orrne.w	r3, r1, r2
 8005b5a:	e7cb      	b.n	8005af4 <rint+0xac>
 8005b5c:	08006bc0 	.word	0x08006bc0
 8005b60:	000fffff 	.word	0x000fffff

08005b64 <pow>:
 8005b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b66:	ed2d 8b02 	vpush	{d8}
 8005b6a:	eeb0 8a40 	vmov.f32	s16, s0
 8005b6e:	eef0 8a60 	vmov.f32	s17, s1
 8005b72:	ec55 4b11 	vmov	r4, r5, d1
 8005b76:	f000 f867 	bl	8005c48 <__ieee754_pow>
 8005b7a:	4622      	mov	r2, r4
 8005b7c:	462b      	mov	r3, r5
 8005b7e:	4620      	mov	r0, r4
 8005b80:	4629      	mov	r1, r5
 8005b82:	ec57 6b10 	vmov	r6, r7, d0
 8005b86:	f7fa fff1 	bl	8000b6c <__aeabi_dcmpun>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	d13b      	bne.n	8005c06 <pow+0xa2>
 8005b8e:	ec51 0b18 	vmov	r0, r1, d8
 8005b92:	2200      	movs	r2, #0
 8005b94:	2300      	movs	r3, #0
 8005b96:	f7fa ffb7 	bl	8000b08 <__aeabi_dcmpeq>
 8005b9a:	b1b8      	cbz	r0, 8005bcc <pow+0x68>
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	f7fa ffb0 	bl	8000b08 <__aeabi_dcmpeq>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	d146      	bne.n	8005c3a <pow+0xd6>
 8005bac:	ec45 4b10 	vmov	d0, r4, r5
 8005bb0:	f000 fe63 	bl	800687a <finite>
 8005bb4:	b338      	cbz	r0, 8005c06 <pow+0xa2>
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	2300      	movs	r3, #0
 8005bba:	4620      	mov	r0, r4
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	f7fa ffad 	bl	8000b1c <__aeabi_dcmplt>
 8005bc2:	b300      	cbz	r0, 8005c06 <pow+0xa2>
 8005bc4:	f7ff fa90 	bl	80050e8 <__errno>
 8005bc8:	2322      	movs	r3, #34	; 0x22
 8005bca:	e01b      	b.n	8005c04 <pow+0xa0>
 8005bcc:	ec47 6b10 	vmov	d0, r6, r7
 8005bd0:	f000 fe53 	bl	800687a <finite>
 8005bd4:	b9e0      	cbnz	r0, 8005c10 <pow+0xac>
 8005bd6:	eeb0 0a48 	vmov.f32	s0, s16
 8005bda:	eef0 0a68 	vmov.f32	s1, s17
 8005bde:	f000 fe4c 	bl	800687a <finite>
 8005be2:	b1a8      	cbz	r0, 8005c10 <pow+0xac>
 8005be4:	ec45 4b10 	vmov	d0, r4, r5
 8005be8:	f000 fe47 	bl	800687a <finite>
 8005bec:	b180      	cbz	r0, 8005c10 <pow+0xac>
 8005bee:	4632      	mov	r2, r6
 8005bf0:	463b      	mov	r3, r7
 8005bf2:	4630      	mov	r0, r6
 8005bf4:	4639      	mov	r1, r7
 8005bf6:	f7fa ffb9 	bl	8000b6c <__aeabi_dcmpun>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	d0e2      	beq.n	8005bc4 <pow+0x60>
 8005bfe:	f7ff fa73 	bl	80050e8 <__errno>
 8005c02:	2321      	movs	r3, #33	; 0x21
 8005c04:	6003      	str	r3, [r0, #0]
 8005c06:	ecbd 8b02 	vpop	{d8}
 8005c0a:	ec47 6b10 	vmov	d0, r6, r7
 8005c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c10:	2200      	movs	r2, #0
 8005c12:	2300      	movs	r3, #0
 8005c14:	4630      	mov	r0, r6
 8005c16:	4639      	mov	r1, r7
 8005c18:	f7fa ff76 	bl	8000b08 <__aeabi_dcmpeq>
 8005c1c:	2800      	cmp	r0, #0
 8005c1e:	d0f2      	beq.n	8005c06 <pow+0xa2>
 8005c20:	eeb0 0a48 	vmov.f32	s0, s16
 8005c24:	eef0 0a68 	vmov.f32	s1, s17
 8005c28:	f000 fe27 	bl	800687a <finite>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d0ea      	beq.n	8005c06 <pow+0xa2>
 8005c30:	ec45 4b10 	vmov	d0, r4, r5
 8005c34:	f000 fe21 	bl	800687a <finite>
 8005c38:	e7c3      	b.n	8005bc2 <pow+0x5e>
 8005c3a:	4f01      	ldr	r7, [pc, #4]	; (8005c40 <pow+0xdc>)
 8005c3c:	2600      	movs	r6, #0
 8005c3e:	e7e2      	b.n	8005c06 <pow+0xa2>
 8005c40:	3ff00000 	.word	0x3ff00000
 8005c44:	00000000 	.word	0x00000000

08005c48 <__ieee754_pow>:
 8005c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4c:	ed2d 8b06 	vpush	{d8-d10}
 8005c50:	b089      	sub	sp, #36	; 0x24
 8005c52:	ed8d 1b00 	vstr	d1, [sp]
 8005c56:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005c5a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005c5e:	ea58 0102 	orrs.w	r1, r8, r2
 8005c62:	ec57 6b10 	vmov	r6, r7, d0
 8005c66:	d115      	bne.n	8005c94 <__ieee754_pow+0x4c>
 8005c68:	19b3      	adds	r3, r6, r6
 8005c6a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8005c6e:	4152      	adcs	r2, r2
 8005c70:	4299      	cmp	r1, r3
 8005c72:	4b89      	ldr	r3, [pc, #548]	; (8005e98 <__ieee754_pow+0x250>)
 8005c74:	4193      	sbcs	r3, r2
 8005c76:	f080 84d2 	bcs.w	800661e <__ieee754_pow+0x9d6>
 8005c7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c7e:	4630      	mov	r0, r6
 8005c80:	4639      	mov	r1, r7
 8005c82:	f7fa fb23 	bl	80002cc <__adddf3>
 8005c86:	ec41 0b10 	vmov	d0, r0, r1
 8005c8a:	b009      	add	sp, #36	; 0x24
 8005c8c:	ecbd 8b06 	vpop	{d8-d10}
 8005c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c94:	4b81      	ldr	r3, [pc, #516]	; (8005e9c <__ieee754_pow+0x254>)
 8005c96:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005c9a:	429c      	cmp	r4, r3
 8005c9c:	ee10 aa10 	vmov	sl, s0
 8005ca0:	463d      	mov	r5, r7
 8005ca2:	dc06      	bgt.n	8005cb2 <__ieee754_pow+0x6a>
 8005ca4:	d101      	bne.n	8005caa <__ieee754_pow+0x62>
 8005ca6:	2e00      	cmp	r6, #0
 8005ca8:	d1e7      	bne.n	8005c7a <__ieee754_pow+0x32>
 8005caa:	4598      	cmp	r8, r3
 8005cac:	dc01      	bgt.n	8005cb2 <__ieee754_pow+0x6a>
 8005cae:	d10f      	bne.n	8005cd0 <__ieee754_pow+0x88>
 8005cb0:	b172      	cbz	r2, 8005cd0 <__ieee754_pow+0x88>
 8005cb2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8005cb6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8005cba:	ea55 050a 	orrs.w	r5, r5, sl
 8005cbe:	d1dc      	bne.n	8005c7a <__ieee754_pow+0x32>
 8005cc0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005cc4:	18db      	adds	r3, r3, r3
 8005cc6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8005cca:	4152      	adcs	r2, r2
 8005ccc:	429d      	cmp	r5, r3
 8005cce:	e7d0      	b.n	8005c72 <__ieee754_pow+0x2a>
 8005cd0:	2d00      	cmp	r5, #0
 8005cd2:	da3b      	bge.n	8005d4c <__ieee754_pow+0x104>
 8005cd4:	4b72      	ldr	r3, [pc, #456]	; (8005ea0 <__ieee754_pow+0x258>)
 8005cd6:	4598      	cmp	r8, r3
 8005cd8:	dc51      	bgt.n	8005d7e <__ieee754_pow+0x136>
 8005cda:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005cde:	4598      	cmp	r8, r3
 8005ce0:	f340 84ac 	ble.w	800663c <__ieee754_pow+0x9f4>
 8005ce4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005ce8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005cec:	2b14      	cmp	r3, #20
 8005cee:	dd0f      	ble.n	8005d10 <__ieee754_pow+0xc8>
 8005cf0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005cf4:	fa22 f103 	lsr.w	r1, r2, r3
 8005cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	f040 849d 	bne.w	800663c <__ieee754_pow+0x9f4>
 8005d02:	f001 0101 	and.w	r1, r1, #1
 8005d06:	f1c1 0302 	rsb	r3, r1, #2
 8005d0a:	9304      	str	r3, [sp, #16]
 8005d0c:	b182      	cbz	r2, 8005d30 <__ieee754_pow+0xe8>
 8005d0e:	e05f      	b.n	8005dd0 <__ieee754_pow+0x188>
 8005d10:	2a00      	cmp	r2, #0
 8005d12:	d15b      	bne.n	8005dcc <__ieee754_pow+0x184>
 8005d14:	f1c3 0314 	rsb	r3, r3, #20
 8005d18:	fa48 f103 	asr.w	r1, r8, r3
 8005d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d20:	4543      	cmp	r3, r8
 8005d22:	f040 8488 	bne.w	8006636 <__ieee754_pow+0x9ee>
 8005d26:	f001 0101 	and.w	r1, r1, #1
 8005d2a:	f1c1 0302 	rsb	r3, r1, #2
 8005d2e:	9304      	str	r3, [sp, #16]
 8005d30:	4b5c      	ldr	r3, [pc, #368]	; (8005ea4 <__ieee754_pow+0x25c>)
 8005d32:	4598      	cmp	r8, r3
 8005d34:	d132      	bne.n	8005d9c <__ieee754_pow+0x154>
 8005d36:	f1b9 0f00 	cmp.w	r9, #0
 8005d3a:	f280 8478 	bge.w	800662e <__ieee754_pow+0x9e6>
 8005d3e:	4959      	ldr	r1, [pc, #356]	; (8005ea4 <__ieee754_pow+0x25c>)
 8005d40:	4632      	mov	r2, r6
 8005d42:	463b      	mov	r3, r7
 8005d44:	2000      	movs	r0, #0
 8005d46:	f7fa fda1 	bl	800088c <__aeabi_ddiv>
 8005d4a:	e79c      	b.n	8005c86 <__ieee754_pow+0x3e>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	2a00      	cmp	r2, #0
 8005d52:	d13d      	bne.n	8005dd0 <__ieee754_pow+0x188>
 8005d54:	4b51      	ldr	r3, [pc, #324]	; (8005e9c <__ieee754_pow+0x254>)
 8005d56:	4598      	cmp	r8, r3
 8005d58:	d1ea      	bne.n	8005d30 <__ieee754_pow+0xe8>
 8005d5a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005d5e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005d62:	ea53 030a 	orrs.w	r3, r3, sl
 8005d66:	f000 845a 	beq.w	800661e <__ieee754_pow+0x9d6>
 8005d6a:	4b4f      	ldr	r3, [pc, #316]	; (8005ea8 <__ieee754_pow+0x260>)
 8005d6c:	429c      	cmp	r4, r3
 8005d6e:	dd08      	ble.n	8005d82 <__ieee754_pow+0x13a>
 8005d70:	f1b9 0f00 	cmp.w	r9, #0
 8005d74:	f2c0 8457 	blt.w	8006626 <__ieee754_pow+0x9de>
 8005d78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d7c:	e783      	b.n	8005c86 <__ieee754_pow+0x3e>
 8005d7e:	2302      	movs	r3, #2
 8005d80:	e7e5      	b.n	8005d4e <__ieee754_pow+0x106>
 8005d82:	f1b9 0f00 	cmp.w	r9, #0
 8005d86:	f04f 0000 	mov.w	r0, #0
 8005d8a:	f04f 0100 	mov.w	r1, #0
 8005d8e:	f6bf af7a 	bge.w	8005c86 <__ieee754_pow+0x3e>
 8005d92:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005d96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005d9a:	e774      	b.n	8005c86 <__ieee754_pow+0x3e>
 8005d9c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005da0:	d106      	bne.n	8005db0 <__ieee754_pow+0x168>
 8005da2:	4632      	mov	r2, r6
 8005da4:	463b      	mov	r3, r7
 8005da6:	4630      	mov	r0, r6
 8005da8:	4639      	mov	r1, r7
 8005daa:	f7fa fc45 	bl	8000638 <__aeabi_dmul>
 8005dae:	e76a      	b.n	8005c86 <__ieee754_pow+0x3e>
 8005db0:	4b3e      	ldr	r3, [pc, #248]	; (8005eac <__ieee754_pow+0x264>)
 8005db2:	4599      	cmp	r9, r3
 8005db4:	d10c      	bne.n	8005dd0 <__ieee754_pow+0x188>
 8005db6:	2d00      	cmp	r5, #0
 8005db8:	db0a      	blt.n	8005dd0 <__ieee754_pow+0x188>
 8005dba:	ec47 6b10 	vmov	d0, r6, r7
 8005dbe:	b009      	add	sp, #36	; 0x24
 8005dc0:	ecbd 8b06 	vpop	{d8-d10}
 8005dc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc8:	f000 bc6c 	b.w	80066a4 <__ieee754_sqrt>
 8005dcc:	2300      	movs	r3, #0
 8005dce:	9304      	str	r3, [sp, #16]
 8005dd0:	ec47 6b10 	vmov	d0, r6, r7
 8005dd4:	f000 fd48 	bl	8006868 <fabs>
 8005dd8:	ec51 0b10 	vmov	r0, r1, d0
 8005ddc:	f1ba 0f00 	cmp.w	sl, #0
 8005de0:	d129      	bne.n	8005e36 <__ieee754_pow+0x1ee>
 8005de2:	b124      	cbz	r4, 8005dee <__ieee754_pow+0x1a6>
 8005de4:	4b2f      	ldr	r3, [pc, #188]	; (8005ea4 <__ieee754_pow+0x25c>)
 8005de6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d123      	bne.n	8005e36 <__ieee754_pow+0x1ee>
 8005dee:	f1b9 0f00 	cmp.w	r9, #0
 8005df2:	da05      	bge.n	8005e00 <__ieee754_pow+0x1b8>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	2000      	movs	r0, #0
 8005dfa:	492a      	ldr	r1, [pc, #168]	; (8005ea4 <__ieee754_pow+0x25c>)
 8005dfc:	f7fa fd46 	bl	800088c <__aeabi_ddiv>
 8005e00:	2d00      	cmp	r5, #0
 8005e02:	f6bf af40 	bge.w	8005c86 <__ieee754_pow+0x3e>
 8005e06:	9b04      	ldr	r3, [sp, #16]
 8005e08:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005e0c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005e10:	4323      	orrs	r3, r4
 8005e12:	d108      	bne.n	8005e26 <__ieee754_pow+0x1de>
 8005e14:	4602      	mov	r2, r0
 8005e16:	460b      	mov	r3, r1
 8005e18:	4610      	mov	r0, r2
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	f7fa fa54 	bl	80002c8 <__aeabi_dsub>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	e78f      	b.n	8005d46 <__ieee754_pow+0xfe>
 8005e26:	9b04      	ldr	r3, [sp, #16]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	f47f af2c 	bne.w	8005c86 <__ieee754_pow+0x3e>
 8005e2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e32:	4619      	mov	r1, r3
 8005e34:	e727      	b.n	8005c86 <__ieee754_pow+0x3e>
 8005e36:	0feb      	lsrs	r3, r5, #31
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	9306      	str	r3, [sp, #24]
 8005e3c:	9a06      	ldr	r2, [sp, #24]
 8005e3e:	9b04      	ldr	r3, [sp, #16]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	d102      	bne.n	8005e4a <__ieee754_pow+0x202>
 8005e44:	4632      	mov	r2, r6
 8005e46:	463b      	mov	r3, r7
 8005e48:	e7e6      	b.n	8005e18 <__ieee754_pow+0x1d0>
 8005e4a:	4b19      	ldr	r3, [pc, #100]	; (8005eb0 <__ieee754_pow+0x268>)
 8005e4c:	4598      	cmp	r8, r3
 8005e4e:	f340 80fb 	ble.w	8006048 <__ieee754_pow+0x400>
 8005e52:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005e56:	4598      	cmp	r8, r3
 8005e58:	4b13      	ldr	r3, [pc, #76]	; (8005ea8 <__ieee754_pow+0x260>)
 8005e5a:	dd0c      	ble.n	8005e76 <__ieee754_pow+0x22e>
 8005e5c:	429c      	cmp	r4, r3
 8005e5e:	dc0f      	bgt.n	8005e80 <__ieee754_pow+0x238>
 8005e60:	f1b9 0f00 	cmp.w	r9, #0
 8005e64:	da0f      	bge.n	8005e86 <__ieee754_pow+0x23e>
 8005e66:	2000      	movs	r0, #0
 8005e68:	b009      	add	sp, #36	; 0x24
 8005e6a:	ecbd 8b06 	vpop	{d8-d10}
 8005e6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e72:	f000 bcf0 	b.w	8006856 <__math_oflow>
 8005e76:	429c      	cmp	r4, r3
 8005e78:	dbf2      	blt.n	8005e60 <__ieee754_pow+0x218>
 8005e7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ea4 <__ieee754_pow+0x25c>)
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	dd19      	ble.n	8005eb4 <__ieee754_pow+0x26c>
 8005e80:	f1b9 0f00 	cmp.w	r9, #0
 8005e84:	dcef      	bgt.n	8005e66 <__ieee754_pow+0x21e>
 8005e86:	2000      	movs	r0, #0
 8005e88:	b009      	add	sp, #36	; 0x24
 8005e8a:	ecbd 8b06 	vpop	{d8-d10}
 8005e8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e92:	f000 bcd7 	b.w	8006844 <__math_uflow>
 8005e96:	bf00      	nop
 8005e98:	fff00000 	.word	0xfff00000
 8005e9c:	7ff00000 	.word	0x7ff00000
 8005ea0:	433fffff 	.word	0x433fffff
 8005ea4:	3ff00000 	.word	0x3ff00000
 8005ea8:	3fefffff 	.word	0x3fefffff
 8005eac:	3fe00000 	.word	0x3fe00000
 8005eb0:	41e00000 	.word	0x41e00000
 8005eb4:	4b60      	ldr	r3, [pc, #384]	; (8006038 <__ieee754_pow+0x3f0>)
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f7fa fa06 	bl	80002c8 <__aeabi_dsub>
 8005ebc:	a354      	add	r3, pc, #336	; (adr r3, 8006010 <__ieee754_pow+0x3c8>)
 8005ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	460d      	mov	r5, r1
 8005ec6:	f7fa fbb7 	bl	8000638 <__aeabi_dmul>
 8005eca:	a353      	add	r3, pc, #332	; (adr r3, 8006018 <__ieee754_pow+0x3d0>)
 8005ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed0:	4606      	mov	r6, r0
 8005ed2:	460f      	mov	r7, r1
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	f7fa fbae 	bl	8000638 <__aeabi_dmul>
 8005edc:	4b57      	ldr	r3, [pc, #348]	; (800603c <__ieee754_pow+0x3f4>)
 8005ede:	4682      	mov	sl, r0
 8005ee0:	468b      	mov	fp, r1
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	f7fa fba6 	bl	8000638 <__aeabi_dmul>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	a14b      	add	r1, pc, #300	; (adr r1, 8006020 <__ieee754_pow+0x3d8>)
 8005ef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ef6:	f7fa f9e7 	bl	80002c8 <__aeabi_dsub>
 8005efa:	4622      	mov	r2, r4
 8005efc:	462b      	mov	r3, r5
 8005efe:	f7fa fb9b 	bl	8000638 <__aeabi_dmul>
 8005f02:	4602      	mov	r2, r0
 8005f04:	460b      	mov	r3, r1
 8005f06:	2000      	movs	r0, #0
 8005f08:	494d      	ldr	r1, [pc, #308]	; (8006040 <__ieee754_pow+0x3f8>)
 8005f0a:	f7fa f9dd 	bl	80002c8 <__aeabi_dsub>
 8005f0e:	4622      	mov	r2, r4
 8005f10:	4680      	mov	r8, r0
 8005f12:	4689      	mov	r9, r1
 8005f14:	462b      	mov	r3, r5
 8005f16:	4620      	mov	r0, r4
 8005f18:	4629      	mov	r1, r5
 8005f1a:	f7fa fb8d 	bl	8000638 <__aeabi_dmul>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	4640      	mov	r0, r8
 8005f24:	4649      	mov	r1, r9
 8005f26:	f7fa fb87 	bl	8000638 <__aeabi_dmul>
 8005f2a:	a33f      	add	r3, pc, #252	; (adr r3, 8006028 <__ieee754_pow+0x3e0>)
 8005f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f30:	f7fa fb82 	bl	8000638 <__aeabi_dmul>
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	4650      	mov	r0, sl
 8005f3a:	4659      	mov	r1, fp
 8005f3c:	f7fa f9c4 	bl	80002c8 <__aeabi_dsub>
 8005f40:	4602      	mov	r2, r0
 8005f42:	460b      	mov	r3, r1
 8005f44:	4680      	mov	r8, r0
 8005f46:	4689      	mov	r9, r1
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	f7fa f9be 	bl	80002cc <__adddf3>
 8005f50:	2000      	movs	r0, #0
 8005f52:	4632      	mov	r2, r6
 8005f54:	463b      	mov	r3, r7
 8005f56:	4604      	mov	r4, r0
 8005f58:	460d      	mov	r5, r1
 8005f5a:	f7fa f9b5 	bl	80002c8 <__aeabi_dsub>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	460b      	mov	r3, r1
 8005f62:	4640      	mov	r0, r8
 8005f64:	4649      	mov	r1, r9
 8005f66:	f7fa f9af 	bl	80002c8 <__aeabi_dsub>
 8005f6a:	9b04      	ldr	r3, [sp, #16]
 8005f6c:	9a06      	ldr	r2, [sp, #24]
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	4313      	orrs	r3, r2
 8005f72:	4682      	mov	sl, r0
 8005f74:	468b      	mov	fp, r1
 8005f76:	f040 81e7 	bne.w	8006348 <__ieee754_pow+0x700>
 8005f7a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8006030 <__ieee754_pow+0x3e8>
 8005f7e:	eeb0 8a47 	vmov.f32	s16, s14
 8005f82:	eef0 8a67 	vmov.f32	s17, s15
 8005f86:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005f8a:	2600      	movs	r6, #0
 8005f8c:	4632      	mov	r2, r6
 8005f8e:	463b      	mov	r3, r7
 8005f90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f94:	f7fa f998 	bl	80002c8 <__aeabi_dsub>
 8005f98:	4622      	mov	r2, r4
 8005f9a:	462b      	mov	r3, r5
 8005f9c:	f7fa fb4c 	bl	8000638 <__aeabi_dmul>
 8005fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fa4:	4680      	mov	r8, r0
 8005fa6:	4689      	mov	r9, r1
 8005fa8:	4650      	mov	r0, sl
 8005faa:	4659      	mov	r1, fp
 8005fac:	f7fa fb44 	bl	8000638 <__aeabi_dmul>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	4640      	mov	r0, r8
 8005fb6:	4649      	mov	r1, r9
 8005fb8:	f7fa f988 	bl	80002cc <__adddf3>
 8005fbc:	4632      	mov	r2, r6
 8005fbe:	463b      	mov	r3, r7
 8005fc0:	4680      	mov	r8, r0
 8005fc2:	4689      	mov	r9, r1
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	f7fa fb36 	bl	8000638 <__aeabi_dmul>
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4604      	mov	r4, r0
 8005fd0:	460d      	mov	r5, r1
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	f7fa f978 	bl	80002cc <__adddf3>
 8005fdc:	4b19      	ldr	r3, [pc, #100]	; (8006044 <__ieee754_pow+0x3fc>)
 8005fde:	4299      	cmp	r1, r3
 8005fe0:	ec45 4b19 	vmov	d9, r4, r5
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	460f      	mov	r7, r1
 8005fe8:	468b      	mov	fp, r1
 8005fea:	f340 82f1 	ble.w	80065d0 <__ieee754_pow+0x988>
 8005fee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005ff2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005ff6:	4303      	orrs	r3, r0
 8005ff8:	f000 81e4 	beq.w	80063c4 <__ieee754_pow+0x77c>
 8005ffc:	ec51 0b18 	vmov	r0, r1, d8
 8006000:	2200      	movs	r2, #0
 8006002:	2300      	movs	r3, #0
 8006004:	f7fa fd8a 	bl	8000b1c <__aeabi_dcmplt>
 8006008:	3800      	subs	r0, #0
 800600a:	bf18      	it	ne
 800600c:	2001      	movne	r0, #1
 800600e:	e72b      	b.n	8005e68 <__ieee754_pow+0x220>
 8006010:	60000000 	.word	0x60000000
 8006014:	3ff71547 	.word	0x3ff71547
 8006018:	f85ddf44 	.word	0xf85ddf44
 800601c:	3e54ae0b 	.word	0x3e54ae0b
 8006020:	55555555 	.word	0x55555555
 8006024:	3fd55555 	.word	0x3fd55555
 8006028:	652b82fe 	.word	0x652b82fe
 800602c:	3ff71547 	.word	0x3ff71547
 8006030:	00000000 	.word	0x00000000
 8006034:	bff00000 	.word	0xbff00000
 8006038:	3ff00000 	.word	0x3ff00000
 800603c:	3fd00000 	.word	0x3fd00000
 8006040:	3fe00000 	.word	0x3fe00000
 8006044:	408fffff 	.word	0x408fffff
 8006048:	4bd5      	ldr	r3, [pc, #852]	; (80063a0 <__ieee754_pow+0x758>)
 800604a:	402b      	ands	r3, r5
 800604c:	2200      	movs	r2, #0
 800604e:	b92b      	cbnz	r3, 800605c <__ieee754_pow+0x414>
 8006050:	4bd4      	ldr	r3, [pc, #848]	; (80063a4 <__ieee754_pow+0x75c>)
 8006052:	f7fa faf1 	bl	8000638 <__aeabi_dmul>
 8006056:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800605a:	460c      	mov	r4, r1
 800605c:	1523      	asrs	r3, r4, #20
 800605e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006062:	4413      	add	r3, r2
 8006064:	9305      	str	r3, [sp, #20]
 8006066:	4bd0      	ldr	r3, [pc, #832]	; (80063a8 <__ieee754_pow+0x760>)
 8006068:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800606c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006070:	429c      	cmp	r4, r3
 8006072:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006076:	dd08      	ble.n	800608a <__ieee754_pow+0x442>
 8006078:	4bcc      	ldr	r3, [pc, #816]	; (80063ac <__ieee754_pow+0x764>)
 800607a:	429c      	cmp	r4, r3
 800607c:	f340 8162 	ble.w	8006344 <__ieee754_pow+0x6fc>
 8006080:	9b05      	ldr	r3, [sp, #20]
 8006082:	3301      	adds	r3, #1
 8006084:	9305      	str	r3, [sp, #20]
 8006086:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800608a:	2400      	movs	r4, #0
 800608c:	00e3      	lsls	r3, r4, #3
 800608e:	9307      	str	r3, [sp, #28]
 8006090:	4bc7      	ldr	r3, [pc, #796]	; (80063b0 <__ieee754_pow+0x768>)
 8006092:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006096:	ed93 7b00 	vldr	d7, [r3]
 800609a:	4629      	mov	r1, r5
 800609c:	ec53 2b17 	vmov	r2, r3, d7
 80060a0:	eeb0 9a47 	vmov.f32	s18, s14
 80060a4:	eef0 9a67 	vmov.f32	s19, s15
 80060a8:	4682      	mov	sl, r0
 80060aa:	f7fa f90d 	bl	80002c8 <__aeabi_dsub>
 80060ae:	4652      	mov	r2, sl
 80060b0:	4606      	mov	r6, r0
 80060b2:	460f      	mov	r7, r1
 80060b4:	462b      	mov	r3, r5
 80060b6:	ec51 0b19 	vmov	r0, r1, d9
 80060ba:	f7fa f907 	bl	80002cc <__adddf3>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	2000      	movs	r0, #0
 80060c4:	49bb      	ldr	r1, [pc, #748]	; (80063b4 <__ieee754_pow+0x76c>)
 80060c6:	f7fa fbe1 	bl	800088c <__aeabi_ddiv>
 80060ca:	ec41 0b1a 	vmov	d10, r0, r1
 80060ce:	4602      	mov	r2, r0
 80060d0:	460b      	mov	r3, r1
 80060d2:	4630      	mov	r0, r6
 80060d4:	4639      	mov	r1, r7
 80060d6:	f7fa faaf 	bl	8000638 <__aeabi_dmul>
 80060da:	2300      	movs	r3, #0
 80060dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060e0:	9302      	str	r3, [sp, #8]
 80060e2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80060e6:	46ab      	mov	fp, r5
 80060e8:	106d      	asrs	r5, r5, #1
 80060ea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80060ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80060f2:	ec41 0b18 	vmov	d8, r0, r1
 80060f6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80060fa:	2200      	movs	r2, #0
 80060fc:	4640      	mov	r0, r8
 80060fe:	4649      	mov	r1, r9
 8006100:	4614      	mov	r4, r2
 8006102:	461d      	mov	r5, r3
 8006104:	f7fa fa98 	bl	8000638 <__aeabi_dmul>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	4630      	mov	r0, r6
 800610e:	4639      	mov	r1, r7
 8006110:	f7fa f8da 	bl	80002c8 <__aeabi_dsub>
 8006114:	ec53 2b19 	vmov	r2, r3, d9
 8006118:	4606      	mov	r6, r0
 800611a:	460f      	mov	r7, r1
 800611c:	4620      	mov	r0, r4
 800611e:	4629      	mov	r1, r5
 8006120:	f7fa f8d2 	bl	80002c8 <__aeabi_dsub>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4650      	mov	r0, sl
 800612a:	4659      	mov	r1, fp
 800612c:	f7fa f8cc 	bl	80002c8 <__aeabi_dsub>
 8006130:	4642      	mov	r2, r8
 8006132:	464b      	mov	r3, r9
 8006134:	f7fa fa80 	bl	8000638 <__aeabi_dmul>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	4630      	mov	r0, r6
 800613e:	4639      	mov	r1, r7
 8006140:	f7fa f8c2 	bl	80002c8 <__aeabi_dsub>
 8006144:	ec53 2b1a 	vmov	r2, r3, d10
 8006148:	f7fa fa76 	bl	8000638 <__aeabi_dmul>
 800614c:	ec53 2b18 	vmov	r2, r3, d8
 8006150:	ec41 0b19 	vmov	d9, r0, r1
 8006154:	ec51 0b18 	vmov	r0, r1, d8
 8006158:	f7fa fa6e 	bl	8000638 <__aeabi_dmul>
 800615c:	a37c      	add	r3, pc, #496	; (adr r3, 8006350 <__ieee754_pow+0x708>)
 800615e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006162:	4604      	mov	r4, r0
 8006164:	460d      	mov	r5, r1
 8006166:	f7fa fa67 	bl	8000638 <__aeabi_dmul>
 800616a:	a37b      	add	r3, pc, #492	; (adr r3, 8006358 <__ieee754_pow+0x710>)
 800616c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006170:	f7fa f8ac 	bl	80002cc <__adddf3>
 8006174:	4622      	mov	r2, r4
 8006176:	462b      	mov	r3, r5
 8006178:	f7fa fa5e 	bl	8000638 <__aeabi_dmul>
 800617c:	a378      	add	r3, pc, #480	; (adr r3, 8006360 <__ieee754_pow+0x718>)
 800617e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006182:	f7fa f8a3 	bl	80002cc <__adddf3>
 8006186:	4622      	mov	r2, r4
 8006188:	462b      	mov	r3, r5
 800618a:	f7fa fa55 	bl	8000638 <__aeabi_dmul>
 800618e:	a376      	add	r3, pc, #472	; (adr r3, 8006368 <__ieee754_pow+0x720>)
 8006190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006194:	f7fa f89a 	bl	80002cc <__adddf3>
 8006198:	4622      	mov	r2, r4
 800619a:	462b      	mov	r3, r5
 800619c:	f7fa fa4c 	bl	8000638 <__aeabi_dmul>
 80061a0:	a373      	add	r3, pc, #460	; (adr r3, 8006370 <__ieee754_pow+0x728>)
 80061a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a6:	f7fa f891 	bl	80002cc <__adddf3>
 80061aa:	4622      	mov	r2, r4
 80061ac:	462b      	mov	r3, r5
 80061ae:	f7fa fa43 	bl	8000638 <__aeabi_dmul>
 80061b2:	a371      	add	r3, pc, #452	; (adr r3, 8006378 <__ieee754_pow+0x730>)
 80061b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b8:	f7fa f888 	bl	80002cc <__adddf3>
 80061bc:	4622      	mov	r2, r4
 80061be:	4606      	mov	r6, r0
 80061c0:	460f      	mov	r7, r1
 80061c2:	462b      	mov	r3, r5
 80061c4:	4620      	mov	r0, r4
 80061c6:	4629      	mov	r1, r5
 80061c8:	f7fa fa36 	bl	8000638 <__aeabi_dmul>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4630      	mov	r0, r6
 80061d2:	4639      	mov	r1, r7
 80061d4:	f7fa fa30 	bl	8000638 <__aeabi_dmul>
 80061d8:	4642      	mov	r2, r8
 80061da:	4604      	mov	r4, r0
 80061dc:	460d      	mov	r5, r1
 80061de:	464b      	mov	r3, r9
 80061e0:	ec51 0b18 	vmov	r0, r1, d8
 80061e4:	f7fa f872 	bl	80002cc <__adddf3>
 80061e8:	ec53 2b19 	vmov	r2, r3, d9
 80061ec:	f7fa fa24 	bl	8000638 <__aeabi_dmul>
 80061f0:	4622      	mov	r2, r4
 80061f2:	462b      	mov	r3, r5
 80061f4:	f7fa f86a 	bl	80002cc <__adddf3>
 80061f8:	4642      	mov	r2, r8
 80061fa:	4682      	mov	sl, r0
 80061fc:	468b      	mov	fp, r1
 80061fe:	464b      	mov	r3, r9
 8006200:	4640      	mov	r0, r8
 8006202:	4649      	mov	r1, r9
 8006204:	f7fa fa18 	bl	8000638 <__aeabi_dmul>
 8006208:	4b6b      	ldr	r3, [pc, #428]	; (80063b8 <__ieee754_pow+0x770>)
 800620a:	2200      	movs	r2, #0
 800620c:	4606      	mov	r6, r0
 800620e:	460f      	mov	r7, r1
 8006210:	f7fa f85c 	bl	80002cc <__adddf3>
 8006214:	4652      	mov	r2, sl
 8006216:	465b      	mov	r3, fp
 8006218:	f7fa f858 	bl	80002cc <__adddf3>
 800621c:	2000      	movs	r0, #0
 800621e:	4604      	mov	r4, r0
 8006220:	460d      	mov	r5, r1
 8006222:	4602      	mov	r2, r0
 8006224:	460b      	mov	r3, r1
 8006226:	4640      	mov	r0, r8
 8006228:	4649      	mov	r1, r9
 800622a:	f7fa fa05 	bl	8000638 <__aeabi_dmul>
 800622e:	4b62      	ldr	r3, [pc, #392]	; (80063b8 <__ieee754_pow+0x770>)
 8006230:	4680      	mov	r8, r0
 8006232:	4689      	mov	r9, r1
 8006234:	2200      	movs	r2, #0
 8006236:	4620      	mov	r0, r4
 8006238:	4629      	mov	r1, r5
 800623a:	f7fa f845 	bl	80002c8 <__aeabi_dsub>
 800623e:	4632      	mov	r2, r6
 8006240:	463b      	mov	r3, r7
 8006242:	f7fa f841 	bl	80002c8 <__aeabi_dsub>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	4650      	mov	r0, sl
 800624c:	4659      	mov	r1, fp
 800624e:	f7fa f83b 	bl	80002c8 <__aeabi_dsub>
 8006252:	ec53 2b18 	vmov	r2, r3, d8
 8006256:	f7fa f9ef 	bl	8000638 <__aeabi_dmul>
 800625a:	4622      	mov	r2, r4
 800625c:	4606      	mov	r6, r0
 800625e:	460f      	mov	r7, r1
 8006260:	462b      	mov	r3, r5
 8006262:	ec51 0b19 	vmov	r0, r1, d9
 8006266:	f7fa f9e7 	bl	8000638 <__aeabi_dmul>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	4630      	mov	r0, r6
 8006270:	4639      	mov	r1, r7
 8006272:	f7fa f82b 	bl	80002cc <__adddf3>
 8006276:	4606      	mov	r6, r0
 8006278:	460f      	mov	r7, r1
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	4640      	mov	r0, r8
 8006280:	4649      	mov	r1, r9
 8006282:	f7fa f823 	bl	80002cc <__adddf3>
 8006286:	a33e      	add	r3, pc, #248	; (adr r3, 8006380 <__ieee754_pow+0x738>)
 8006288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628c:	2000      	movs	r0, #0
 800628e:	4604      	mov	r4, r0
 8006290:	460d      	mov	r5, r1
 8006292:	f7fa f9d1 	bl	8000638 <__aeabi_dmul>
 8006296:	4642      	mov	r2, r8
 8006298:	ec41 0b18 	vmov	d8, r0, r1
 800629c:	464b      	mov	r3, r9
 800629e:	4620      	mov	r0, r4
 80062a0:	4629      	mov	r1, r5
 80062a2:	f7fa f811 	bl	80002c8 <__aeabi_dsub>
 80062a6:	4602      	mov	r2, r0
 80062a8:	460b      	mov	r3, r1
 80062aa:	4630      	mov	r0, r6
 80062ac:	4639      	mov	r1, r7
 80062ae:	f7fa f80b 	bl	80002c8 <__aeabi_dsub>
 80062b2:	a335      	add	r3, pc, #212	; (adr r3, 8006388 <__ieee754_pow+0x740>)
 80062b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b8:	f7fa f9be 	bl	8000638 <__aeabi_dmul>
 80062bc:	a334      	add	r3, pc, #208	; (adr r3, 8006390 <__ieee754_pow+0x748>)
 80062be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c2:	4606      	mov	r6, r0
 80062c4:	460f      	mov	r7, r1
 80062c6:	4620      	mov	r0, r4
 80062c8:	4629      	mov	r1, r5
 80062ca:	f7fa f9b5 	bl	8000638 <__aeabi_dmul>
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	4630      	mov	r0, r6
 80062d4:	4639      	mov	r1, r7
 80062d6:	f7f9 fff9 	bl	80002cc <__adddf3>
 80062da:	9a07      	ldr	r2, [sp, #28]
 80062dc:	4b37      	ldr	r3, [pc, #220]	; (80063bc <__ieee754_pow+0x774>)
 80062de:	4413      	add	r3, r2
 80062e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e4:	f7f9 fff2 	bl	80002cc <__adddf3>
 80062e8:	4682      	mov	sl, r0
 80062ea:	9805      	ldr	r0, [sp, #20]
 80062ec:	468b      	mov	fp, r1
 80062ee:	f7fa f939 	bl	8000564 <__aeabi_i2d>
 80062f2:	9a07      	ldr	r2, [sp, #28]
 80062f4:	4b32      	ldr	r3, [pc, #200]	; (80063c0 <__ieee754_pow+0x778>)
 80062f6:	4413      	add	r3, r2
 80062f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062fc:	4606      	mov	r6, r0
 80062fe:	460f      	mov	r7, r1
 8006300:	4652      	mov	r2, sl
 8006302:	465b      	mov	r3, fp
 8006304:	ec51 0b18 	vmov	r0, r1, d8
 8006308:	f7f9 ffe0 	bl	80002cc <__adddf3>
 800630c:	4642      	mov	r2, r8
 800630e:	464b      	mov	r3, r9
 8006310:	f7f9 ffdc 	bl	80002cc <__adddf3>
 8006314:	4632      	mov	r2, r6
 8006316:	463b      	mov	r3, r7
 8006318:	f7f9 ffd8 	bl	80002cc <__adddf3>
 800631c:	2000      	movs	r0, #0
 800631e:	4632      	mov	r2, r6
 8006320:	463b      	mov	r3, r7
 8006322:	4604      	mov	r4, r0
 8006324:	460d      	mov	r5, r1
 8006326:	f7f9 ffcf 	bl	80002c8 <__aeabi_dsub>
 800632a:	4642      	mov	r2, r8
 800632c:	464b      	mov	r3, r9
 800632e:	f7f9 ffcb 	bl	80002c8 <__aeabi_dsub>
 8006332:	ec53 2b18 	vmov	r2, r3, d8
 8006336:	f7f9 ffc7 	bl	80002c8 <__aeabi_dsub>
 800633a:	4602      	mov	r2, r0
 800633c:	460b      	mov	r3, r1
 800633e:	4650      	mov	r0, sl
 8006340:	4659      	mov	r1, fp
 8006342:	e610      	b.n	8005f66 <__ieee754_pow+0x31e>
 8006344:	2401      	movs	r4, #1
 8006346:	e6a1      	b.n	800608c <__ieee754_pow+0x444>
 8006348:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006398 <__ieee754_pow+0x750>
 800634c:	e617      	b.n	8005f7e <__ieee754_pow+0x336>
 800634e:	bf00      	nop
 8006350:	4a454eef 	.word	0x4a454eef
 8006354:	3fca7e28 	.word	0x3fca7e28
 8006358:	93c9db65 	.word	0x93c9db65
 800635c:	3fcd864a 	.word	0x3fcd864a
 8006360:	a91d4101 	.word	0xa91d4101
 8006364:	3fd17460 	.word	0x3fd17460
 8006368:	518f264d 	.word	0x518f264d
 800636c:	3fd55555 	.word	0x3fd55555
 8006370:	db6fabff 	.word	0xdb6fabff
 8006374:	3fdb6db6 	.word	0x3fdb6db6
 8006378:	33333303 	.word	0x33333303
 800637c:	3fe33333 	.word	0x3fe33333
 8006380:	e0000000 	.word	0xe0000000
 8006384:	3feec709 	.word	0x3feec709
 8006388:	dc3a03fd 	.word	0xdc3a03fd
 800638c:	3feec709 	.word	0x3feec709
 8006390:	145b01f5 	.word	0x145b01f5
 8006394:	be3e2fe0 	.word	0xbe3e2fe0
 8006398:	00000000 	.word	0x00000000
 800639c:	3ff00000 	.word	0x3ff00000
 80063a0:	7ff00000 	.word	0x7ff00000
 80063a4:	43400000 	.word	0x43400000
 80063a8:	0003988e 	.word	0x0003988e
 80063ac:	000bb679 	.word	0x000bb679
 80063b0:	08006bd0 	.word	0x08006bd0
 80063b4:	3ff00000 	.word	0x3ff00000
 80063b8:	40080000 	.word	0x40080000
 80063bc:	08006bf0 	.word	0x08006bf0
 80063c0:	08006be0 	.word	0x08006be0
 80063c4:	a3b5      	add	r3, pc, #724	; (adr r3, 800669c <__ieee754_pow+0xa54>)
 80063c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ca:	4640      	mov	r0, r8
 80063cc:	4649      	mov	r1, r9
 80063ce:	f7f9 ff7d 	bl	80002cc <__adddf3>
 80063d2:	4622      	mov	r2, r4
 80063d4:	ec41 0b1a 	vmov	d10, r0, r1
 80063d8:	462b      	mov	r3, r5
 80063da:	4630      	mov	r0, r6
 80063dc:	4639      	mov	r1, r7
 80063de:	f7f9 ff73 	bl	80002c8 <__aeabi_dsub>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	ec51 0b1a 	vmov	r0, r1, d10
 80063ea:	f7fa fbb5 	bl	8000b58 <__aeabi_dcmpgt>
 80063ee:	2800      	cmp	r0, #0
 80063f0:	f47f ae04 	bne.w	8005ffc <__ieee754_pow+0x3b4>
 80063f4:	4aa4      	ldr	r2, [pc, #656]	; (8006688 <__ieee754_pow+0xa40>)
 80063f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80063fa:	4293      	cmp	r3, r2
 80063fc:	f340 8108 	ble.w	8006610 <__ieee754_pow+0x9c8>
 8006400:	151b      	asrs	r3, r3, #20
 8006402:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006406:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800640a:	fa4a f303 	asr.w	r3, sl, r3
 800640e:	445b      	add	r3, fp
 8006410:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006414:	4e9d      	ldr	r6, [pc, #628]	; (800668c <__ieee754_pow+0xa44>)
 8006416:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800641a:	4116      	asrs	r6, r2
 800641c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006420:	2000      	movs	r0, #0
 8006422:	ea23 0106 	bic.w	r1, r3, r6
 8006426:	f1c2 0214 	rsb	r2, r2, #20
 800642a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800642e:	fa4a fa02 	asr.w	sl, sl, r2
 8006432:	f1bb 0f00 	cmp.w	fp, #0
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	4620      	mov	r0, r4
 800643c:	4629      	mov	r1, r5
 800643e:	bfb8      	it	lt
 8006440:	f1ca 0a00 	rsblt	sl, sl, #0
 8006444:	f7f9 ff40 	bl	80002c8 <__aeabi_dsub>
 8006448:	ec41 0b19 	vmov	d9, r0, r1
 800644c:	4642      	mov	r2, r8
 800644e:	464b      	mov	r3, r9
 8006450:	ec51 0b19 	vmov	r0, r1, d9
 8006454:	f7f9 ff3a 	bl	80002cc <__adddf3>
 8006458:	a37b      	add	r3, pc, #492	; (adr r3, 8006648 <__ieee754_pow+0xa00>)
 800645a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800645e:	2000      	movs	r0, #0
 8006460:	4604      	mov	r4, r0
 8006462:	460d      	mov	r5, r1
 8006464:	f7fa f8e8 	bl	8000638 <__aeabi_dmul>
 8006468:	ec53 2b19 	vmov	r2, r3, d9
 800646c:	4606      	mov	r6, r0
 800646e:	460f      	mov	r7, r1
 8006470:	4620      	mov	r0, r4
 8006472:	4629      	mov	r1, r5
 8006474:	f7f9 ff28 	bl	80002c8 <__aeabi_dsub>
 8006478:	4602      	mov	r2, r0
 800647a:	460b      	mov	r3, r1
 800647c:	4640      	mov	r0, r8
 800647e:	4649      	mov	r1, r9
 8006480:	f7f9 ff22 	bl	80002c8 <__aeabi_dsub>
 8006484:	a372      	add	r3, pc, #456	; (adr r3, 8006650 <__ieee754_pow+0xa08>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7fa f8d5 	bl	8000638 <__aeabi_dmul>
 800648e:	a372      	add	r3, pc, #456	; (adr r3, 8006658 <__ieee754_pow+0xa10>)
 8006490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006494:	4680      	mov	r8, r0
 8006496:	4689      	mov	r9, r1
 8006498:	4620      	mov	r0, r4
 800649a:	4629      	mov	r1, r5
 800649c:	f7fa f8cc 	bl	8000638 <__aeabi_dmul>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4640      	mov	r0, r8
 80064a6:	4649      	mov	r1, r9
 80064a8:	f7f9 ff10 	bl	80002cc <__adddf3>
 80064ac:	4604      	mov	r4, r0
 80064ae:	460d      	mov	r5, r1
 80064b0:	4602      	mov	r2, r0
 80064b2:	460b      	mov	r3, r1
 80064b4:	4630      	mov	r0, r6
 80064b6:	4639      	mov	r1, r7
 80064b8:	f7f9 ff08 	bl	80002cc <__adddf3>
 80064bc:	4632      	mov	r2, r6
 80064be:	463b      	mov	r3, r7
 80064c0:	4680      	mov	r8, r0
 80064c2:	4689      	mov	r9, r1
 80064c4:	f7f9 ff00 	bl	80002c8 <__aeabi_dsub>
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	4620      	mov	r0, r4
 80064ce:	4629      	mov	r1, r5
 80064d0:	f7f9 fefa 	bl	80002c8 <__aeabi_dsub>
 80064d4:	4642      	mov	r2, r8
 80064d6:	4606      	mov	r6, r0
 80064d8:	460f      	mov	r7, r1
 80064da:	464b      	mov	r3, r9
 80064dc:	4640      	mov	r0, r8
 80064de:	4649      	mov	r1, r9
 80064e0:	f7fa f8aa 	bl	8000638 <__aeabi_dmul>
 80064e4:	a35e      	add	r3, pc, #376	; (adr r3, 8006660 <__ieee754_pow+0xa18>)
 80064e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ea:	4604      	mov	r4, r0
 80064ec:	460d      	mov	r5, r1
 80064ee:	f7fa f8a3 	bl	8000638 <__aeabi_dmul>
 80064f2:	a35d      	add	r3, pc, #372	; (adr r3, 8006668 <__ieee754_pow+0xa20>)
 80064f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f8:	f7f9 fee6 	bl	80002c8 <__aeabi_dsub>
 80064fc:	4622      	mov	r2, r4
 80064fe:	462b      	mov	r3, r5
 8006500:	f7fa f89a 	bl	8000638 <__aeabi_dmul>
 8006504:	a35a      	add	r3, pc, #360	; (adr r3, 8006670 <__ieee754_pow+0xa28>)
 8006506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650a:	f7f9 fedf 	bl	80002cc <__adddf3>
 800650e:	4622      	mov	r2, r4
 8006510:	462b      	mov	r3, r5
 8006512:	f7fa f891 	bl	8000638 <__aeabi_dmul>
 8006516:	a358      	add	r3, pc, #352	; (adr r3, 8006678 <__ieee754_pow+0xa30>)
 8006518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651c:	f7f9 fed4 	bl	80002c8 <__aeabi_dsub>
 8006520:	4622      	mov	r2, r4
 8006522:	462b      	mov	r3, r5
 8006524:	f7fa f888 	bl	8000638 <__aeabi_dmul>
 8006528:	a355      	add	r3, pc, #340	; (adr r3, 8006680 <__ieee754_pow+0xa38>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	f7f9 fecd 	bl	80002cc <__adddf3>
 8006532:	4622      	mov	r2, r4
 8006534:	462b      	mov	r3, r5
 8006536:	f7fa f87f 	bl	8000638 <__aeabi_dmul>
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	4640      	mov	r0, r8
 8006540:	4649      	mov	r1, r9
 8006542:	f7f9 fec1 	bl	80002c8 <__aeabi_dsub>
 8006546:	4604      	mov	r4, r0
 8006548:	460d      	mov	r5, r1
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f7fa f871 	bl	8000638 <__aeabi_dmul>
 8006556:	2200      	movs	r2, #0
 8006558:	ec41 0b19 	vmov	d9, r0, r1
 800655c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006560:	4620      	mov	r0, r4
 8006562:	4629      	mov	r1, r5
 8006564:	f7f9 feb0 	bl	80002c8 <__aeabi_dsub>
 8006568:	4602      	mov	r2, r0
 800656a:	460b      	mov	r3, r1
 800656c:	ec51 0b19 	vmov	r0, r1, d9
 8006570:	f7fa f98c 	bl	800088c <__aeabi_ddiv>
 8006574:	4632      	mov	r2, r6
 8006576:	4604      	mov	r4, r0
 8006578:	460d      	mov	r5, r1
 800657a:	463b      	mov	r3, r7
 800657c:	4640      	mov	r0, r8
 800657e:	4649      	mov	r1, r9
 8006580:	f7fa f85a 	bl	8000638 <__aeabi_dmul>
 8006584:	4632      	mov	r2, r6
 8006586:	463b      	mov	r3, r7
 8006588:	f7f9 fea0 	bl	80002cc <__adddf3>
 800658c:	4602      	mov	r2, r0
 800658e:	460b      	mov	r3, r1
 8006590:	4620      	mov	r0, r4
 8006592:	4629      	mov	r1, r5
 8006594:	f7f9 fe98 	bl	80002c8 <__aeabi_dsub>
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	f7f9 fe94 	bl	80002c8 <__aeabi_dsub>
 80065a0:	460b      	mov	r3, r1
 80065a2:	4602      	mov	r2, r0
 80065a4:	493a      	ldr	r1, [pc, #232]	; (8006690 <__ieee754_pow+0xa48>)
 80065a6:	2000      	movs	r0, #0
 80065a8:	f7f9 fe8e 	bl	80002c8 <__aeabi_dsub>
 80065ac:	ec41 0b10 	vmov	d0, r0, r1
 80065b0:	ee10 3a90 	vmov	r3, s1
 80065b4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80065b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065bc:	da2b      	bge.n	8006616 <__ieee754_pow+0x9ce>
 80065be:	4650      	mov	r0, sl
 80065c0:	f000 f966 	bl	8006890 <scalbn>
 80065c4:	ec51 0b10 	vmov	r0, r1, d0
 80065c8:	ec53 2b18 	vmov	r2, r3, d8
 80065cc:	f7ff bbed 	b.w	8005daa <__ieee754_pow+0x162>
 80065d0:	4b30      	ldr	r3, [pc, #192]	; (8006694 <__ieee754_pow+0xa4c>)
 80065d2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80065d6:	429e      	cmp	r6, r3
 80065d8:	f77f af0c 	ble.w	80063f4 <__ieee754_pow+0x7ac>
 80065dc:	4b2e      	ldr	r3, [pc, #184]	; (8006698 <__ieee754_pow+0xa50>)
 80065de:	440b      	add	r3, r1
 80065e0:	4303      	orrs	r3, r0
 80065e2:	d009      	beq.n	80065f8 <__ieee754_pow+0x9b0>
 80065e4:	ec51 0b18 	vmov	r0, r1, d8
 80065e8:	2200      	movs	r2, #0
 80065ea:	2300      	movs	r3, #0
 80065ec:	f7fa fa96 	bl	8000b1c <__aeabi_dcmplt>
 80065f0:	3800      	subs	r0, #0
 80065f2:	bf18      	it	ne
 80065f4:	2001      	movne	r0, #1
 80065f6:	e447      	b.n	8005e88 <__ieee754_pow+0x240>
 80065f8:	4622      	mov	r2, r4
 80065fa:	462b      	mov	r3, r5
 80065fc:	f7f9 fe64 	bl	80002c8 <__aeabi_dsub>
 8006600:	4642      	mov	r2, r8
 8006602:	464b      	mov	r3, r9
 8006604:	f7fa fa9e 	bl	8000b44 <__aeabi_dcmpge>
 8006608:	2800      	cmp	r0, #0
 800660a:	f43f aef3 	beq.w	80063f4 <__ieee754_pow+0x7ac>
 800660e:	e7e9      	b.n	80065e4 <__ieee754_pow+0x99c>
 8006610:	f04f 0a00 	mov.w	sl, #0
 8006614:	e71a      	b.n	800644c <__ieee754_pow+0x804>
 8006616:	ec51 0b10 	vmov	r0, r1, d0
 800661a:	4619      	mov	r1, r3
 800661c:	e7d4      	b.n	80065c8 <__ieee754_pow+0x980>
 800661e:	491c      	ldr	r1, [pc, #112]	; (8006690 <__ieee754_pow+0xa48>)
 8006620:	2000      	movs	r0, #0
 8006622:	f7ff bb30 	b.w	8005c86 <__ieee754_pow+0x3e>
 8006626:	2000      	movs	r0, #0
 8006628:	2100      	movs	r1, #0
 800662a:	f7ff bb2c 	b.w	8005c86 <__ieee754_pow+0x3e>
 800662e:	4630      	mov	r0, r6
 8006630:	4639      	mov	r1, r7
 8006632:	f7ff bb28 	b.w	8005c86 <__ieee754_pow+0x3e>
 8006636:	9204      	str	r2, [sp, #16]
 8006638:	f7ff bb7a 	b.w	8005d30 <__ieee754_pow+0xe8>
 800663c:	2300      	movs	r3, #0
 800663e:	f7ff bb64 	b.w	8005d0a <__ieee754_pow+0xc2>
 8006642:	bf00      	nop
 8006644:	f3af 8000 	nop.w
 8006648:	00000000 	.word	0x00000000
 800664c:	3fe62e43 	.word	0x3fe62e43
 8006650:	fefa39ef 	.word	0xfefa39ef
 8006654:	3fe62e42 	.word	0x3fe62e42
 8006658:	0ca86c39 	.word	0x0ca86c39
 800665c:	be205c61 	.word	0xbe205c61
 8006660:	72bea4d0 	.word	0x72bea4d0
 8006664:	3e663769 	.word	0x3e663769
 8006668:	c5d26bf1 	.word	0xc5d26bf1
 800666c:	3ebbbd41 	.word	0x3ebbbd41
 8006670:	af25de2c 	.word	0xaf25de2c
 8006674:	3f11566a 	.word	0x3f11566a
 8006678:	16bebd93 	.word	0x16bebd93
 800667c:	3f66c16c 	.word	0x3f66c16c
 8006680:	5555553e 	.word	0x5555553e
 8006684:	3fc55555 	.word	0x3fc55555
 8006688:	3fe00000 	.word	0x3fe00000
 800668c:	000fffff 	.word	0x000fffff
 8006690:	3ff00000 	.word	0x3ff00000
 8006694:	4090cbff 	.word	0x4090cbff
 8006698:	3f6f3400 	.word	0x3f6f3400
 800669c:	652b82fe 	.word	0x652b82fe
 80066a0:	3c971547 	.word	0x3c971547

080066a4 <__ieee754_sqrt>:
 80066a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a8:	ec55 4b10 	vmov	r4, r5, d0
 80066ac:	4e55      	ldr	r6, [pc, #340]	; (8006804 <__ieee754_sqrt+0x160>)
 80066ae:	43ae      	bics	r6, r5
 80066b0:	ee10 0a10 	vmov	r0, s0
 80066b4:	ee10 3a10 	vmov	r3, s0
 80066b8:	462a      	mov	r2, r5
 80066ba:	4629      	mov	r1, r5
 80066bc:	d110      	bne.n	80066e0 <__ieee754_sqrt+0x3c>
 80066be:	ee10 2a10 	vmov	r2, s0
 80066c2:	462b      	mov	r3, r5
 80066c4:	f7f9 ffb8 	bl	8000638 <__aeabi_dmul>
 80066c8:	4602      	mov	r2, r0
 80066ca:	460b      	mov	r3, r1
 80066cc:	4620      	mov	r0, r4
 80066ce:	4629      	mov	r1, r5
 80066d0:	f7f9 fdfc 	bl	80002cc <__adddf3>
 80066d4:	4604      	mov	r4, r0
 80066d6:	460d      	mov	r5, r1
 80066d8:	ec45 4b10 	vmov	d0, r4, r5
 80066dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066e0:	2d00      	cmp	r5, #0
 80066e2:	dc10      	bgt.n	8006706 <__ieee754_sqrt+0x62>
 80066e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80066e8:	4330      	orrs	r0, r6
 80066ea:	d0f5      	beq.n	80066d8 <__ieee754_sqrt+0x34>
 80066ec:	b15d      	cbz	r5, 8006706 <__ieee754_sqrt+0x62>
 80066ee:	ee10 2a10 	vmov	r2, s0
 80066f2:	462b      	mov	r3, r5
 80066f4:	ee10 0a10 	vmov	r0, s0
 80066f8:	f7f9 fde6 	bl	80002c8 <__aeabi_dsub>
 80066fc:	4602      	mov	r2, r0
 80066fe:	460b      	mov	r3, r1
 8006700:	f7fa f8c4 	bl	800088c <__aeabi_ddiv>
 8006704:	e7e6      	b.n	80066d4 <__ieee754_sqrt+0x30>
 8006706:	1512      	asrs	r2, r2, #20
 8006708:	d074      	beq.n	80067f4 <__ieee754_sqrt+0x150>
 800670a:	07d4      	lsls	r4, r2, #31
 800670c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006710:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8006714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006718:	bf5e      	ittt	pl
 800671a:	0fda      	lsrpl	r2, r3, #31
 800671c:	005b      	lslpl	r3, r3, #1
 800671e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8006722:	2400      	movs	r4, #0
 8006724:	0fda      	lsrs	r2, r3, #31
 8006726:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800672a:	107f      	asrs	r7, r7, #1
 800672c:	005b      	lsls	r3, r3, #1
 800672e:	2516      	movs	r5, #22
 8006730:	4620      	mov	r0, r4
 8006732:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006736:	1886      	adds	r6, r0, r2
 8006738:	428e      	cmp	r6, r1
 800673a:	bfde      	ittt	le
 800673c:	1b89      	suble	r1, r1, r6
 800673e:	18b0      	addle	r0, r6, r2
 8006740:	18a4      	addle	r4, r4, r2
 8006742:	0049      	lsls	r1, r1, #1
 8006744:	3d01      	subs	r5, #1
 8006746:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800674a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800674e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006752:	d1f0      	bne.n	8006736 <__ieee754_sqrt+0x92>
 8006754:	462a      	mov	r2, r5
 8006756:	f04f 0e20 	mov.w	lr, #32
 800675a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800675e:	4281      	cmp	r1, r0
 8006760:	eb06 0c05 	add.w	ip, r6, r5
 8006764:	dc02      	bgt.n	800676c <__ieee754_sqrt+0xc8>
 8006766:	d113      	bne.n	8006790 <__ieee754_sqrt+0xec>
 8006768:	459c      	cmp	ip, r3
 800676a:	d811      	bhi.n	8006790 <__ieee754_sqrt+0xec>
 800676c:	f1bc 0f00 	cmp.w	ip, #0
 8006770:	eb0c 0506 	add.w	r5, ip, r6
 8006774:	da43      	bge.n	80067fe <__ieee754_sqrt+0x15a>
 8006776:	2d00      	cmp	r5, #0
 8006778:	db41      	blt.n	80067fe <__ieee754_sqrt+0x15a>
 800677a:	f100 0801 	add.w	r8, r0, #1
 800677e:	1a09      	subs	r1, r1, r0
 8006780:	459c      	cmp	ip, r3
 8006782:	bf88      	it	hi
 8006784:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8006788:	eba3 030c 	sub.w	r3, r3, ip
 800678c:	4432      	add	r2, r6
 800678e:	4640      	mov	r0, r8
 8006790:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8006794:	f1be 0e01 	subs.w	lr, lr, #1
 8006798:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800679c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80067a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80067a4:	d1db      	bne.n	800675e <__ieee754_sqrt+0xba>
 80067a6:	430b      	orrs	r3, r1
 80067a8:	d006      	beq.n	80067b8 <__ieee754_sqrt+0x114>
 80067aa:	1c50      	adds	r0, r2, #1
 80067ac:	bf13      	iteet	ne
 80067ae:	3201      	addne	r2, #1
 80067b0:	3401      	addeq	r4, #1
 80067b2:	4672      	moveq	r2, lr
 80067b4:	f022 0201 	bicne.w	r2, r2, #1
 80067b8:	1063      	asrs	r3, r4, #1
 80067ba:	0852      	lsrs	r2, r2, #1
 80067bc:	07e1      	lsls	r1, r4, #31
 80067be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80067c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80067c6:	bf48      	it	mi
 80067c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80067cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80067d0:	4614      	mov	r4, r2
 80067d2:	e781      	b.n	80066d8 <__ieee754_sqrt+0x34>
 80067d4:	0ad9      	lsrs	r1, r3, #11
 80067d6:	3815      	subs	r0, #21
 80067d8:	055b      	lsls	r3, r3, #21
 80067da:	2900      	cmp	r1, #0
 80067dc:	d0fa      	beq.n	80067d4 <__ieee754_sqrt+0x130>
 80067de:	02cd      	lsls	r5, r1, #11
 80067e0:	d50a      	bpl.n	80067f8 <__ieee754_sqrt+0x154>
 80067e2:	f1c2 0420 	rsb	r4, r2, #32
 80067e6:	fa23 f404 	lsr.w	r4, r3, r4
 80067ea:	1e55      	subs	r5, r2, #1
 80067ec:	4093      	lsls	r3, r2
 80067ee:	4321      	orrs	r1, r4
 80067f0:	1b42      	subs	r2, r0, r5
 80067f2:	e78a      	b.n	800670a <__ieee754_sqrt+0x66>
 80067f4:	4610      	mov	r0, r2
 80067f6:	e7f0      	b.n	80067da <__ieee754_sqrt+0x136>
 80067f8:	0049      	lsls	r1, r1, #1
 80067fa:	3201      	adds	r2, #1
 80067fc:	e7ef      	b.n	80067de <__ieee754_sqrt+0x13a>
 80067fe:	4680      	mov	r8, r0
 8006800:	e7bd      	b.n	800677e <__ieee754_sqrt+0xda>
 8006802:	bf00      	nop
 8006804:	7ff00000 	.word	0x7ff00000

08006808 <with_errno>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	4604      	mov	r4, r0
 800680c:	460d      	mov	r5, r1
 800680e:	4616      	mov	r6, r2
 8006810:	f7fe fc6a 	bl	80050e8 <__errno>
 8006814:	4629      	mov	r1, r5
 8006816:	6006      	str	r6, [r0, #0]
 8006818:	4620      	mov	r0, r4
 800681a:	bd70      	pop	{r4, r5, r6, pc}

0800681c <xflow>:
 800681c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800681e:	4614      	mov	r4, r2
 8006820:	461d      	mov	r5, r3
 8006822:	b108      	cbz	r0, 8006828 <xflow+0xc>
 8006824:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006828:	e9cd 2300 	strd	r2, r3, [sp]
 800682c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006830:	4620      	mov	r0, r4
 8006832:	4629      	mov	r1, r5
 8006834:	f7f9 ff00 	bl	8000638 <__aeabi_dmul>
 8006838:	2222      	movs	r2, #34	; 0x22
 800683a:	b003      	add	sp, #12
 800683c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006840:	f7ff bfe2 	b.w	8006808 <with_errno>

08006844 <__math_uflow>:
 8006844:	b508      	push	{r3, lr}
 8006846:	2200      	movs	r2, #0
 8006848:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800684c:	f7ff ffe6 	bl	800681c <xflow>
 8006850:	ec41 0b10 	vmov	d0, r0, r1
 8006854:	bd08      	pop	{r3, pc}

08006856 <__math_oflow>:
 8006856:	b508      	push	{r3, lr}
 8006858:	2200      	movs	r2, #0
 800685a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800685e:	f7ff ffdd 	bl	800681c <xflow>
 8006862:	ec41 0b10 	vmov	d0, r0, r1
 8006866:	bd08      	pop	{r3, pc}

08006868 <fabs>:
 8006868:	ec51 0b10 	vmov	r0, r1, d0
 800686c:	ee10 2a10 	vmov	r2, s0
 8006870:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006874:	ec43 2b10 	vmov	d0, r2, r3
 8006878:	4770      	bx	lr

0800687a <finite>:
 800687a:	b082      	sub	sp, #8
 800687c:	ed8d 0b00 	vstr	d0, [sp]
 8006880:	9801      	ldr	r0, [sp, #4]
 8006882:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006886:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800688a:	0fc0      	lsrs	r0, r0, #31
 800688c:	b002      	add	sp, #8
 800688e:	4770      	bx	lr

08006890 <scalbn>:
 8006890:	b570      	push	{r4, r5, r6, lr}
 8006892:	ec55 4b10 	vmov	r4, r5, d0
 8006896:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800689a:	4606      	mov	r6, r0
 800689c:	462b      	mov	r3, r5
 800689e:	b99a      	cbnz	r2, 80068c8 <scalbn+0x38>
 80068a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80068a4:	4323      	orrs	r3, r4
 80068a6:	d036      	beq.n	8006916 <scalbn+0x86>
 80068a8:	4b39      	ldr	r3, [pc, #228]	; (8006990 <scalbn+0x100>)
 80068aa:	4629      	mov	r1, r5
 80068ac:	ee10 0a10 	vmov	r0, s0
 80068b0:	2200      	movs	r2, #0
 80068b2:	f7f9 fec1 	bl	8000638 <__aeabi_dmul>
 80068b6:	4b37      	ldr	r3, [pc, #220]	; (8006994 <scalbn+0x104>)
 80068b8:	429e      	cmp	r6, r3
 80068ba:	4604      	mov	r4, r0
 80068bc:	460d      	mov	r5, r1
 80068be:	da10      	bge.n	80068e2 <scalbn+0x52>
 80068c0:	a32b      	add	r3, pc, #172	; (adr r3, 8006970 <scalbn+0xe0>)
 80068c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c6:	e03a      	b.n	800693e <scalbn+0xae>
 80068c8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80068cc:	428a      	cmp	r2, r1
 80068ce:	d10c      	bne.n	80068ea <scalbn+0x5a>
 80068d0:	ee10 2a10 	vmov	r2, s0
 80068d4:	4620      	mov	r0, r4
 80068d6:	4629      	mov	r1, r5
 80068d8:	f7f9 fcf8 	bl	80002cc <__adddf3>
 80068dc:	4604      	mov	r4, r0
 80068de:	460d      	mov	r5, r1
 80068e0:	e019      	b.n	8006916 <scalbn+0x86>
 80068e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80068e6:	460b      	mov	r3, r1
 80068e8:	3a36      	subs	r2, #54	; 0x36
 80068ea:	4432      	add	r2, r6
 80068ec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80068f0:	428a      	cmp	r2, r1
 80068f2:	dd08      	ble.n	8006906 <scalbn+0x76>
 80068f4:	2d00      	cmp	r5, #0
 80068f6:	a120      	add	r1, pc, #128	; (adr r1, 8006978 <scalbn+0xe8>)
 80068f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068fc:	da1c      	bge.n	8006938 <scalbn+0xa8>
 80068fe:	a120      	add	r1, pc, #128	; (adr r1, 8006980 <scalbn+0xf0>)
 8006900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006904:	e018      	b.n	8006938 <scalbn+0xa8>
 8006906:	2a00      	cmp	r2, #0
 8006908:	dd08      	ble.n	800691c <scalbn+0x8c>
 800690a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800690e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006912:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006916:	ec45 4b10 	vmov	d0, r4, r5
 800691a:	bd70      	pop	{r4, r5, r6, pc}
 800691c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006920:	da19      	bge.n	8006956 <scalbn+0xc6>
 8006922:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006926:	429e      	cmp	r6, r3
 8006928:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800692c:	dd0a      	ble.n	8006944 <scalbn+0xb4>
 800692e:	a112      	add	r1, pc, #72	; (adr r1, 8006978 <scalbn+0xe8>)
 8006930:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d1e2      	bne.n	80068fe <scalbn+0x6e>
 8006938:	a30f      	add	r3, pc, #60	; (adr r3, 8006978 <scalbn+0xe8>)
 800693a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693e:	f7f9 fe7b 	bl	8000638 <__aeabi_dmul>
 8006942:	e7cb      	b.n	80068dc <scalbn+0x4c>
 8006944:	a10a      	add	r1, pc, #40	; (adr r1, 8006970 <scalbn+0xe0>)
 8006946:	e9d1 0100 	ldrd	r0, r1, [r1]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0b8      	beq.n	80068c0 <scalbn+0x30>
 800694e:	a10e      	add	r1, pc, #56	; (adr r1, 8006988 <scalbn+0xf8>)
 8006950:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006954:	e7b4      	b.n	80068c0 <scalbn+0x30>
 8006956:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800695a:	3236      	adds	r2, #54	; 0x36
 800695c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006960:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8006964:	4620      	mov	r0, r4
 8006966:	4b0c      	ldr	r3, [pc, #48]	; (8006998 <scalbn+0x108>)
 8006968:	2200      	movs	r2, #0
 800696a:	e7e8      	b.n	800693e <scalbn+0xae>
 800696c:	f3af 8000 	nop.w
 8006970:	c2f8f359 	.word	0xc2f8f359
 8006974:	01a56e1f 	.word	0x01a56e1f
 8006978:	8800759c 	.word	0x8800759c
 800697c:	7e37e43c 	.word	0x7e37e43c
 8006980:	8800759c 	.word	0x8800759c
 8006984:	fe37e43c 	.word	0xfe37e43c
 8006988:	c2f8f359 	.word	0xc2f8f359
 800698c:	81a56e1f 	.word	0x81a56e1f
 8006990:	43500000 	.word	0x43500000
 8006994:	ffff3cb0 	.word	0xffff3cb0
 8006998:	3c900000 	.word	0x3c900000

0800699c <_init>:
 800699c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800699e:	bf00      	nop
 80069a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069a2:	bc08      	pop	{r3}
 80069a4:	469e      	mov	lr, r3
 80069a6:	4770      	bx	lr

080069a8 <_fini>:
 80069a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069aa:	bf00      	nop
 80069ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ae:	bc08      	pop	{r3}
 80069b0:	469e      	mov	lr, r3
 80069b2:	4770      	bx	lr
