
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117863                       # Number of seconds simulated
sim_ticks                                117862540494                       # Number of ticks simulated
final_tick                               687693833628                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193039                       # Simulator instruction rate (inst/s)
host_op_rate                                   248570                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6527063                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911620                       # Number of bytes of host memory used
host_seconds                                 18057.52                       # Real time elapsed on the host
sim_insts                                  3485803956                       # Number of instructions simulated
sim_ops                                    4488553851                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1655296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1265408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2242048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5167488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1696384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1696384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12932                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9886                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17516                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40371                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13253                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13253                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14044293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10736303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19022566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43843345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15204                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40182                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14392902                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14392902                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14392902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14044293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10736303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19022566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58236247                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282643983                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21116299                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18752479                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1827729                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11098995                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10812643                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340030                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52439                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227833113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119566546                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21116299                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12152673                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24171102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5588529                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2389395                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13944113                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258144965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233973863     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096606      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037880      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764100      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3577376      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4334294      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043757      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566338      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9750751      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258144965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074710                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.423029                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226172941                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4066815                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24133656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25052                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3746500                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061521                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134601385                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3746500                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226444336                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1979431                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1273535                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23876648                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       824513                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134489738                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87340                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177536241                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608071622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608071622                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30825042                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9230                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2572708                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23439625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73518                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       923385                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133987086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127229567                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20285251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42660003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258144965                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203697393     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22828639      8.84%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11702660      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6744926      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7497063      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757190      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499895      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350334      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66865      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258144965                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233204     47.76%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180035     36.87%     84.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        75007     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99857049     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005938      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22235948     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121412      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127229567                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450141                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488246                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513172109                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154291089                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124275261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127717813                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224894                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3913816                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113661                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3746500                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1396617                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64501                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134005537                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23439625                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142569                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          508                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821272                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102909                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924181                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126112641                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21960859                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116926                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26082224                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19493494                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121365                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446189                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124310384                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124275261                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71077053                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163994512                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439688                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433411                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21359278                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832131                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254398465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292651                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212180878     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15997607      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511901      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470334      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113928      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054264      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4529519      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007617      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1532417      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254398465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1532417                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386874538                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271763549                       # The number of ROB writes
system.switch_cpus0.timesIdled                6036743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24499018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.826440                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.826440                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353802                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353802                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583991811                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162076695                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142405631                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282643983                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23144610                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18918999                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2250906                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9521186                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9087115                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2375052                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102549                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    222868627                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130021496                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23144610                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11462167                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27087625                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6244232                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5651797                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13650417                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2252899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    259563336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       232475711     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1302270      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1982190      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2708161      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2782557      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2330002      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1324051      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1943595      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12714799      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    259563336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081886                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.460019                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220320079                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8221250                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27015835                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51123                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3955046                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3822856                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159308409                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3955046                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220943295                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1475831                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5173589                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26454279                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1561293                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159207985                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1038                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        352749                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       623791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          847                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    221227263                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    740990229                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    740990229                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191292574                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29934689                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        44188                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        25514                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4528777                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15117097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8293028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146378                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1805279                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158991679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        44160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150816789                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29892                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18057333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     42894590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6812                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    259563336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581040                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270333                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195788537     75.43%     75.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26007075     10.02%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13441469      5.18%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10126313      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7879624      3.04%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3166395      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2007585      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1018848      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       127490      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    259563336                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26853     10.07%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98032     36.78%     46.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141673     53.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126348111     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2338986      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18674      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13880243      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8230775      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150816789                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533593                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             266558                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    561493364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177093568                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148558518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151083347                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       351915                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2493928                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          396                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       202684                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          173                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3955046                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1169054                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       141640                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    159035840                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        72874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15117097                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8293028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        25486                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          396                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1311010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1278823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2589833                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148773493                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13087716                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2043296                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21316322                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21029542                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8228606                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526364                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148558614                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148558518                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85509354                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229061618                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525603                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373303                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112032846                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    137692233                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21352015                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2288206                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255608290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199315747     77.98%     77.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27756320     10.86%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10546623      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5093528      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4211634      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2519264      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2128752      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       944661      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3091761      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255608290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112032846                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     137692233                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20713513                       # Number of memory references committed
system.switch_cpus1.commit.loads             12623169                       # Number of loads committed
system.switch_cpus1.commit.membars              18674                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19748983                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124110094                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2809510                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3091761                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           411560777                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          322043834                       # The number of ROB writes
system.switch_cpus1.timesIdled                3467809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23080647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112032846                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            137692233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112032846                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.522867                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.522867                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.396374                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.396374                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670545187                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206118773                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148270900                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               282643983                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24218582                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19739746                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2154018                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9541278                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9174863                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2521081                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97407                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    218587848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136303504                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24218582                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11695944                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28787295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6418278                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10273800                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13362844                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2150714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    261881330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       233094035     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3076409      1.17%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2412096      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2592251      0.99%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2223435      0.85%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1230514      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          845799      0.32%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2207816      0.84%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14198975      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    261881330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085686                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482244                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       215948782                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12957037                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28617034                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       133502                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4224973                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4116090                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         7414                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164527147                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        58776                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4224973                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       216248979                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        9214842                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2439665                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28458417                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1294452                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164282603                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          505                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        492365                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       655048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5919                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    229632581                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    765683891                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    765683891                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    190648936                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38983634                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36813                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18647                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4147270                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15921551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8961553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       351609                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1970279                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163696416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155380964                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90553                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22689013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46911001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          478                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    261881330                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593326                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.298652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    196309128     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27658247     10.56%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13938704      5.32%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9064925      3.46%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7442471      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2928836      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3597034      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       881614      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        60371      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    261881330                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1087511     74.89%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167163     11.51%     86.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       197523     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128657002     82.80%     82.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2267246      1.46%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18166      0.01%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15521992      9.99%     94.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8916558      5.74%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155380964                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.549741                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1452197                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009346                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    574186008                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    186423028                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151082183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156833161                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       167069                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2048152                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       150859                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          687                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4224973                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        8352277                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       353951                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163733226                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15921551                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8961553                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18644                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        277376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        15287                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1284457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1202737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2487194                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152463828                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15376457                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2917136                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24292629                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21752857                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8916172                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.539420                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151085344                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151082183                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89702155                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241538523                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.534532                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371378                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    113331119                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    138755689                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24989095                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2177849                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    257656357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538530                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.392696                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201312353     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26394927     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12235797      4.75%     93.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5457523      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4128979      1.60%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1759512      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1743820      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1247365      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3376081      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    257656357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    113331119                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     138755689                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22684090                       # Number of memory references committed
system.switch_cpus2.commit.loads             13873396                       # Number of loads committed
system.switch_cpus2.commit.membars              18166                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19898615                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        124860499                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2734906                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3376081                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           418025060                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331714628                       # The number of ROB writes
system.switch_cpus2.timesIdled                3209569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20762653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          113331119                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            138755689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    113331119                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.493966                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.493966                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400968                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400968                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689576199                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207963955                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156443601                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36332                       # number of misc regfile writes
system.l20.replacements                         12946                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215857                       # Total number of references to valid blocks.
system.l20.sampled_refs                         23186                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.309799                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          241.196479                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.340460                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5222.946791                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4767.516270                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023554                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000814                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.510053                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.465578                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        38362                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  38362                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9446                       # number of Writeback hits
system.l20.Writeback_hits::total                 9446                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        38362                       # number of demand (read+write) hits
system.l20.demand_hits::total                   38362                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        38362                       # number of overall hits
system.l20.overall_hits::total                  38362                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12932                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12946                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12932                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12946                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12932                       # number of overall misses
system.l20.overall_misses::total                12946                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3439736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3032654627                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3036094363                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3439736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3032654627                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3036094363                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3439736                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3032654627                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3036094363                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51294                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51308                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9446                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9446                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51294                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51308                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51294                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51308                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.252115                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252319                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.252115                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.252319                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.252115                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.252319                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234507.781240                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234519.879731                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234507.781240                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234519.879731                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234507.781240                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234519.879731                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2035                       # number of writebacks
system.l20.writebacks::total                     2035                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12932                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12946                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12932                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12946                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12932                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12946                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2231876650                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2234450075                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2231876650                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2234450075                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2231876650                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2234450075                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252115                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252319                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.252115                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.252319                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.252115                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.252319                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172585.574544                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172597.719373                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172585.574544                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172597.719373                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172585.574544                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172597.719373                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9901                       # number of replacements
system.l21.tagsinuse                     10239.981686                       # Cycle average of tags in use
system.l21.total_refs                          598914                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20141                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.736061                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          492.699802                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.759579                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4073.723540                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5666.798765                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.048115                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000660                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.397825                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.553398                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48792                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48792                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28420                       # number of Writeback hits
system.l21.Writeback_hits::total                28420                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48792                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48792                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48792                       # number of overall hits
system.l21.overall_hits::total                  48792                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9883                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9896                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9886                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9899                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9886                       # number of overall misses
system.l21.overall_misses::total                 9899                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2982451                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2296717304                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2299699755                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       748173                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       748173                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2982451                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2297465477                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2300447928                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2982451                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2297465477                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2300447928                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        58675                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              58688                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28420                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28420                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        58678                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               58691                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        58678                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              58691                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168436                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168621                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168479                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168663                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168479                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168663                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 229419.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 232390.701609                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 232386.798201                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       249391                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       249391                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 229419.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 232395.860510                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 232391.951510                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 229419.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 232395.860510                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 232391.951510                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6595                       # number of writebacks
system.l21.writebacks::total                     6595                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9883                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9896                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9886                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9899                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9886                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9899                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2177388                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1684746254                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1686923642                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       562077                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       562077                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2177388                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1685308331                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1687485719                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2177388                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1685308331                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1687485719                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168436                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168621                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168479                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168663                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168479                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168663                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167491.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170469.114034                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 170465.202304                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       187359                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       187359                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 167491.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 170474.239429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 170470.322154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 167491.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 170474.239429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 170470.322154                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17526                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          798002                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29814                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.766016                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           27.809511                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.214551                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6465.125638                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5789.850301                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002263                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000424                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.526133                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.471179                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        92840                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  92840                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20968                       # number of Writeback hits
system.l22.Writeback_hits::total                20968                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        92840                       # number of demand (read+write) hits
system.l22.demand_hits::total                   92840                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        92840                       # number of overall hits
system.l22.overall_hits::total                  92840                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17516                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17526                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17516                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17526                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17516                       # number of overall misses
system.l22.overall_misses::total                17526                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2315547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4294361870                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4296677417                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2315547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4294361870                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4296677417                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2315547                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4294361870                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4296677417                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data       110356                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total             110366                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20968                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20968                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data       110356                       # number of demand (read+write) accesses
system.l22.demand_accesses::total              110366                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data       110356                       # number of overall (read+write) accesses
system.l22.overall_accesses::total             110366                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158723                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158799                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158723                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158799                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158723                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158799                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 231554.700000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 245167.953300                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 245160.185838                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 231554.700000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 245167.953300                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 245160.185838                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 231554.700000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 245167.953300                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 245160.185838                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4623                       # number of writebacks
system.l22.writebacks::total                     4623                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17516                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17526                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17516                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17526                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17516                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17526                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1696820                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3210041890                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3211738710                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1696820                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3210041890                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3211738710                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1696820                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3210041890                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3211738710                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158723                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158799                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158723                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158799                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158723                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158799                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       169682                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 183263.410025                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 183255.660733                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       169682                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 183263.410025                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 183255.660733                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       169682                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 183263.410025                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 183255.660733                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992274                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013976214                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874262.872458                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992274                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13944098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13944098                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13944098                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13944098                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13944098                       # number of overall hits
system.cpu0.icache.overall_hits::total       13944098                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3963864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3963864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13944113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13944113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13944113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13944113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13944113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13944113                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51294                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246963541                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51550                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4790.757342                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.871818                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.128182                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.811999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.188001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20054255                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20054255                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24064689                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24064689                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24064689                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24064689                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185534                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185534                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185534                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185534                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185534                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24234831155                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24234831155                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24234831155                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24234831155                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24234831155                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24234831155                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20239789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20239789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24250223                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24250223                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24250223                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24250223                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009167                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007651                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130622.048546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130622.048546                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130622.048546                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130622.048546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130622.048546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130622.048546                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9446                       # number of writebacks
system.cpu0.dcache.writebacks::total             9446                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134240                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134240                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134240                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134240                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134240                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134240                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51294                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51294                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51294                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5638792859                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5638792859                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5638792859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5638792859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5638792859                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5638792859                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002115                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002115                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109930.846863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109930.846863                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109930.846863                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109930.846863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109930.846863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109930.846863                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998346                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095387677                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221881.697769                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998346                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13650401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13650401                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13650401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13650401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13650401                       # number of overall hits
system.cpu1.icache.overall_hits::total       13650401                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3602005                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3602005                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3602005                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3602005                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3602005                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3602005                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13650417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13650417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13650417                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13650417                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13650417                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13650417                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 225125.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 225125.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 225125.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 225125.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 225125.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 225125.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3090622                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3090622                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3090622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3090622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3090622                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3090622                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 237740.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 237740.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 237740.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 237740.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 237740.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 237740.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 58678                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186338086                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 58934                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3161.809584                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.803271                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.196729                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913294                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086706                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9603935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9603935                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8048657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8048657                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19760                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17652592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17652592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17652592                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17652592                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168393                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168393                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3274                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171667                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171667                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19415784417                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19415784417                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    682644769                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    682644769                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20098429186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20098429186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20098429186                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20098429186                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9772328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9772328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8051931                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8051931                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17824259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17824259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17824259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17824259                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017232                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009631                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115300.424703                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115300.424703                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 208504.816432                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 208504.816432                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 117078.000932                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117078.000932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 117078.000932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117078.000932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1907679                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 158973.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28420                       # number of writebacks
system.cpu1.dcache.writebacks::total            28420                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109718                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109718                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3271                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3271                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112989                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112989                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112989                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112989                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        58675                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        58675                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        58678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        58678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        58678                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        58678                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5581239260                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5581239260                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       773073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       773073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5582012333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5582012333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5582012333                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5582012333                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003292                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003292                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003292                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003292                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95121.248573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95121.248573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       257691                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       257691                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95129.560193                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95129.560193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95129.560193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95129.560193                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.942405                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1092080810                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1996491.425960                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.942405                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015933                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876510                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13362833                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13362833                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13362833                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13362833                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13362833                       # number of overall hits
system.cpu2.icache.overall_hits::total       13362833                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2659317                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2659317                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2659317                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2659317                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2659317                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2659317                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13362844                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13362844                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13362844                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13362844                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13362844                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13362844                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 241756.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241756.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 241756.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241756.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 241756.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241756.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2400747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2400747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2400747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2400747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2400747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2400747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 240074.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 240074.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                110356                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               206050854                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                110612                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1862.825498                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.607915                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.392085                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916437                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083563                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11859466                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11859466                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8774150                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8774150                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18475                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18475                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18166                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18166                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20633616                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20633616                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20633616                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20633616                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       467714                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       467714                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       467804                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        467804                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       467804                       # number of overall misses
system.cpu2.dcache.overall_misses::total       467804                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  47650012706                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  47650012706                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10742088                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10742088                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  47660754794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  47660754794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  47660754794                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  47660754794                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12327180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12327180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8774240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8774240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21101420                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21101420                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21101420                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21101420                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.037942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037942                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000010                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022169                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022169                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022169                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022169                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101878.525565                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101878.525565                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 119356.533333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 119356.533333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101881.888128                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101881.888128                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101881.888128                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101881.888128                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20968                       # number of writebacks
system.cpu2.dcache.writebacks::total            20968                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       357358                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       357358                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       357448                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       357448                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       357448                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       357448                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       110356                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       110356                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       110356                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       110356                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       110356                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       110356                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10667551994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10667551994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10667551994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10667551994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10667551994                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10667551994                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008952                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008952                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005230                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005230                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005230                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005230                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96664.902624                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96664.902624                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96664.902624                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96664.902624                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96664.902624                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96664.902624                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
