cd synth && \
mkdir -p pipeline && cd pipeline && \
SW_VCS=2017.12-SP2-1 vcs +v2k -sverilog +vc -Mupdate -line -full64 -timescale=1ns/100ps  +define+PIPELINE=1 ../../verilog/pipeline.v ../../verilog/misc/CAM.v ../../verilog/misc/encoder.v ../../verilog/misc/psel_generic.v ../../verilog/misc/psel_single.v ../../verilog/PHT_TWO_SC.v ../../verilog/phys_reg.v ../../verilog/regfile.v ../../verilog/ex_stage.v ../../verilog/cachemem.v ../../verilog/Free_List.v ../../verilog/RS.v ../../verilog/wb_stage.v ../../verilog/pipe_mult.v ../../verilog/BP.v ../../verilog/cdb.v ../../verilog/BTB.v ../../verilog/ROB.v ../../verilog/Free_List_Check.v ../../verilog/OBQ.v ../../verilog/if_stage.v ../../verilog/RAS.v ../../verilog/Arch_Map_Table.v ../../verilog/mult_stage.v ../../verilog/SQ.v ../../verilog/id_stage.v ../../verilog/GSHARE.v ../../verilog/Map_Table.v ../../verilog/icache.v ../../verilog/mem_stage.v ../../testbench/pipe_print.c ../../testbench/mem.v ../../testbench/pipeline_test.v -o simv_pipeline &&\
./simv_pipeline | tee pipeline_simv_program.out
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Thu Apr 11 15:02:30 2019
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../verilog/pipeline.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/pipeline.v'.

Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 141
  Second declaration for identifier 'map_table_out' ignored
  Identifier 'map_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 90]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 152
  Second declaration for identifier 'ROB_enable' ignored
  Identifier 'ROB_enable' previously declared as output port. 
  [../../verilog/pipeline.v, 97]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 155
  Second declaration for identifier 'rs_table_out' ignored
  Identifier 'rs_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 87]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 224
  Second declaration for identifier 'co_ret_NPC' ignored
  Identifier 'co_ret_NPC' previously declared as output port. 
  [../../verilog/pipeline.v, 82]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 225
  Second declaration for identifier 'co_ret_IR' ignored
  Identifier 'co_ret_IR' previously declared as output port. 
  [../../verilog/pipeline.v, 83]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 226
  Second declaration for identifier 'co_ret_valid_inst' ignored
  Identifier 'co_ret_valid_inst' previously declared as output port. 
  [../../verilog/pipeline.v, 84]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 239
  Second declaration for identifier 'ROB_table_out' ignored
  Identifier 'ROB_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 89]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 250
  Second declaration for identifier 'arch_table' ignored
  Identifier 'arch_table' previously declared as output port. 
  [../../verilog/pipeline.v, 88]

Parsing design file '../../verilog/misc/CAM.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/CAM.v'.
Parsing design file '../../verilog/misc/encoder.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/encoder.v'.
Parsing design file '../../verilog/misc/psel_generic.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/psel_generic.v'.
Parsing design file '../../verilog/misc/psel_single.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/psel_single.v'.
Parsing design file '../../verilog/PHT_TWO_SC.v'
Parsing design file '../../verilog/phys_reg.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/phys_reg.v'.
Parsing design file '../../verilog/regfile.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/regfile.v'.
Parsing design file '../../verilog/ex_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/ex_stage.v'.
Parsing design file '../../verilog/cachemem.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/cachemem.v'.
Parsing design file '../../verilog/Free_List.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Free_List.v'.
Parsing design file '../../verilog/RS.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/RS.v'.
Parsing design file '../../verilog/wb_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/wb_stage.v'.
Parsing design file '../../verilog/pipe_mult.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/pipe_mult.v'.
Parsing design file '../../verilog/BP.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/BP.v'.
Parsing design file '../../verilog/cdb.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/cdb.v'.
Parsing design file '../../verilog/BTB.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/BTB.v'.
Parsing design file '../../verilog/ROB.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/ROB.v'.
Parsing design file '../../verilog/Free_List_Check.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Free_List_Check.v'.
Parsing design file '../../verilog/OBQ.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/OBQ.v'.
Parsing design file '../../verilog/if_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/if_stage.v'.
Parsing design file '../../verilog/RAS.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/RAS.v'.
Parsing design file '../../verilog/Arch_Map_Table.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Arch_Map_Table.v'.
Parsing design file '../../verilog/mult_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/mult_stage.v'.
Parsing design file '../../verilog/SQ.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/SQ.v'.

Warning-[TMR] Text macro redefined
../../verilog/SQ.v, 3
  Text macro (index_t) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../verilog/OBQ.v, 4.
  Previous value: ($clog2(`OBQ_SIZE) - 1)

Parsing design file '../../verilog/id_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/id_stage.v'.
Parsing design file '../../verilog/GSHARE.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/GSHARE.v'.
Parsing design file '../../verilog/Map_Table.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Map_Table.v'.
Parsing design file '../../verilog/icache.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/icache.v'.
Parsing design file '../../verilog/mem_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/mem_stage.v'.
Parsing design file '../../testbench/mem.v'
Parsing design file '../../testbench/pipeline_test.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../testbench/pipeline_test.v'.
Top Level Modules:
       PHT_TWO_SC
       regfile
       wb_stage
       Free_List_Check
       SQ
       mem_stage
       testbench
TimeScale is 1 ns / 100 ps

Warning-[TFIPC] Too few instance port connections
../../verilog/SQ.v, 80
"psel_generic #(.WIDTH(16), .NUM_REQS(1)) psel( .req (load_req),  .en (rd_en),  .gnt (load_gnt));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/SQ.v, 89
"encoder #(.WIDTH(16)) enc( .in (load_gnt),  .out (data_rd_idx));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/pipeline.v, 650
"Map_Table m1( .clock (clock),  .reset (reset),  .enable (id_inst_out.inst.valid_inst),  .reg_a (id_ra_idx),  .reg_b (id_rb_idx),  .reg_dest (id_rdest_idx),  .free_reg (fr_free_reg_T),  .CDB_tag_in (CDB_tag_out),  .CDB_en (CDB_enable),  .map_check_point (arch_table),  .branch_incorrect (branch_not_taken),  .map_table_out (map_table_out),  .T1 (id_inst_out.T1),  .T2 (id_inst_out.T2),  .T_old (T_old));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/pipeline.v, 821
"RS #(.FU_NAME_VAL(FU_NAME_VAL), .FU_BASE_IDX(FU_BASE_IDX), .NUM_OF_FU_TYPE(NUM_OF_FU_TYPE)) RS0( .clock (clock),  .reset (reset),  .enable (enable),  .CAM_en (CDB_enable),  .CDB_in (CDB_tag_out),  .dispatch_valid (RS_enable),  .inst_in (id_di_inst_in),  .branch_not_taken (branch_not_taken),  .issue_stall (issue_stall),  .di_branch_inst_idx (id_di_branch_inst.br_idx),  .rs_table_out (rs_table_out),  .issue_out (issue_next),  .free_rows_next (rs_free_rows_next_out),  .rs_full (rs_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/pipeline.v, 1368
"ROB R0( .clock (clock),  .reset (reset),  .enable (enable),  .T_old_in (T_old),  .T_new_in (fr_free_reg_T),  .CDB_tag_in (CDB_tag_out),  .CAM_en (CDB_enable),  .CDB_br_valid (co_branch_valid),  .CDB_br_idx (co_branch_index),  .dispatch_en (ROB_enable),  .branch_not_taken (branch_not_taken),  .halt_in (id_inst_out.inst.halt),  .opcode (id_inst_out.inst_opcode),  .take_branch (co_take_branch_selected),  .id_branch_inst (id_branch_inst),  .wr_idx (id_rdest_idx),  .npc (id_inst_out.npc),  .co_alu_result (co_alu_result_selected),  .retire_out (rob_retire_out),  .free_rows_next (rob_free_rows_next_out),  .full (rob_full_out),  .ROB_table_out (ROB_table_out),  .tail_out (rob_tail_out),  .head_out (rob_head_out));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[DPIMI] Duplicate port in module instantiation
../../testbench/pipeline_test.v, 105
"pipeline #(.FU_NAME_VAL({FU_ALU, FU_LD, FU_MULT, FU_BR}), .FU_BASE_IDX({FU_ALU_IDX, FU_LD_IDX, FU_MULT_IDX, FU_BR_IDX}), .NUM_OF_FU_TYPE({2'b10, 2'b1, 2'b1, 2'b1})) pipeline_0( .clock (clock),  .reset (reset),  .enable (1'b1),  .mem2proc_response (mem2proc_response),  .mem2proc_data (mem2proc_data),  .mem2proc_tag (mem2proc_tag),  .proc2mem_command (proc2mem_command),  .proc2mem_addr (proc2mem_addr),  .proc2mem_data (proc2mem_data),  .pipeline_completed_insts (pipeline_completed_insts),  .pipeline_error_status (pipeline_error_status),  .pipeline_commit_wr_data (pipeline_commit_wr_data),  .pipeline_commit_wr_idx (pipeline_commit_wr_idx),  .pipeline_commit_wr_en (pipeline_commit_wr_en),  .pipeline_commit_NPC (pipeline_commit_NPC),  .pipeline_commit_phys_r ... "
  Port 'co_ret_valid_inst' is connected more than once for instance 
  'pipeline_0' of 'pipeline'.
  Extra connection will be ignored.


Warning-[TFIPC] Too few instance port connections
../../testbench/pipeline_test.v, 105
"pipeline #(.FU_NAME_VAL({FU_ALU, FU_LD, FU_MULT, FU_BR}), .FU_BASE_IDX({FU_ALU_IDX, FU_LD_IDX, FU_MULT_IDX, FU_BR_IDX}), .NUM_OF_FU_TYPE({2'b10, 2'b1, 2'b1, 2'b1})) pipeline_0( .clock (clock),  .reset (reset),  .enable (1'b1),  .mem2proc_response (mem2proc_response),  .mem2proc_data (mem2proc_data),  .mem2proc_tag (mem2proc_tag),  .proc2mem_command (proc2mem_command),  .proc2mem_addr (proc2mem_addr),  .proc2mem_data (proc2mem_data),  .pipeline_completed_insts (pipeline_completed_insts),  .pipeline_error_status (pipeline_error_status),  .pipeline_commit_wr_data (pipeline_commit_wr_data),  .pipeline_commit_wr_idx (pipeline_commit_wr_idx),  .pipeline_commit_wr_en (pipeline_commit_wr_en),  .pipeline_commit_NPC (pipeline_commit_NPC),  .pipeline_commit_phys_r ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[CWUC] Concatenations with unsized constants
../../sys_defs.vh, 491
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/PHT_TWO_SC.v, 96
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/Free_List.v, 157
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/Free_List.v, 158
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 267
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 301
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 306
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 319
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 324
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 331
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 336
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 125
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../testbench/pipeline_test.v, 708
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[INAV] Index into non-array variable
../../testbench/pipeline_test.v, 506
testbench, "testbench.pipeline_0.ex_take_branch_out[i]"
  Bit/Part-select specified for non array variable.
  Base object: ex_take_branch_out
  Of type: logic
  Declared at:
  "../../testbench/pipeline_test.v", 506.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 572
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 603
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 760
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 799
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 1125
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 1436
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 1469
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 502
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port "if_pc_in" of 
  module "BP", instance "bp0".
  Expression: if_PC_reg
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 502
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port "rt_pc" of 
  module "BP", instance "bp0".
  Expression: ret_branch_inst.pc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 502
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port 
  "rt_calculated_pc" of module "BP", instance "bp0".
  Expression: retire_reg_NPC
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 502
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port "next_pc" of 
  module "BP", instance "bp0".
  Expression: if_bp_NPC
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 1368
"ROB R0( .clock (clock),  .reset (reset),  .enable (enable),  .T_old_in (T_old),  .T_new_in (fr_free_reg_T),  .CDB_tag_in (CDB_tag_out),  .CAM_en (CDB_enable),  .CDB_br_valid (co_branch_valid),  .CDB_br_idx (co_branch_index),  .dispatch_en (ROB_enable),  .branch_not_taken (branch_not_taken),  .halt_in (id_inst_out.inst.halt),  .opcode (id_inst_out.inst_opcode),  .take_branch (co_take_branch_selected),  .id_branch_inst (id_branch_inst),  .wr_idx (id_rdest_idx),  .npc (id_inst_out.npc),  .co_alu_result (co_alu_result_selected),  .retire_out (rob_retire_out),  .free_rows_next (rob_free_rows_next_out),  .full (rob_full_out),  .ROB_table_out (ROB_table_out),  .tail_out (rob_tail_out),  .head_out (rob_head_out));"
  The following 64-bit expression is connected to 32-bit port "npc" of module 
  "ROB", instance "R0".
  Expression: id_inst_out.npc
  	use +lint=PCWM for more details


Warning-[CWUC] Concatenations with unsized constants
../../verilog/ROB.v, 129
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/ROB.v, 186
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/ROB.v, 256
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.

Starting vcs inline pass...
19 modules and 0 UDP read.
recompiling module pipeline
recompiling module CAM
recompiling module encoder
recompiling module psel_generic
recompiling module psel_single
recompiling module PHT_TWO_SC
recompiling module phys_regfile
recompiling module regfile
recompiling module alu
recompiling module ex_stage
recompiling module wb_stage
recompiling module BP
recompiling module Free_List_Check
recompiling module Arch_Map_Table
recompiling module mult_stage
recompiling module SQ
recompiling module mem_stage
recompiling module mem
recompiling module testbench
All of 19 modules done
make[1]: Entering directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc'
make[1]: Leaving directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc'
make[1]: Entering directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
gcc -w  -pipe -fPIC -O -I/usr/caen/vcs-2017.12-SP2-1/include    -c ../../../testbench/pipe_print.c
if [ -x ../simv_pipeline ]; then chmod -x ../simv_pipeline; fi
g++  -o ../simv_pipeline    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv_pipeline.daidir/ -Wl,-rpath=./simv_pipeline.daidir/ -Wl,-rpath='$ORIGIN'/simv_pipeline.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/caen/vcs-2017.12-SP2-1/linux64/lib -L/usr/caen/vcs-2017.12-SP2-1/linux64/lib -lcmsg  pipe_print.o   objs/amcQw_d.o   _20881_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv_pipeline up to date
make[1]: Leaving directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc'
CPU time: .823 seconds to compile + .253 seconds to elab + .137 seconds to link
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 11 15:02 2019
@@
@@
@@                     0  Asserting System reset......
@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          x-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: x if_id_NPC:                    x if_id_IR: xxxxxxxx if_id_valid_inst: x

 id_di pipeline registers---------------------------------------------
id_di_enable: x, dispatch_no_hazard: x, if_valid_inst_out : x
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
id_di_NPC:                    x, id_di_IR: xxxxxxxx, id_di_valid_inst: x

 di_issue stage---------------------------------------------------------
issue_stall: xxxxx dispatch_en: x branch_not_taken: 0 RS_enable: x

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: x opb_select: x dest_reg_sel: x alu_func:  x fu_name: x
		rd_mem: x wr_mem: x ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      x CDB_tag_in: 127 CAM_en: x dispatch_en: x branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  x rob_full: x tail:  x head:  x
ROB_Row =           0,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           1,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           2,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           3,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           4,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           5,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           6,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           7,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           8,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           9,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          10,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          11,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          12,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          13,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          14,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          15,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: x, Phys Reg :  x
Reg:          1, busy: x, Phys Reg :  x
Reg:          2, busy: x, Phys Reg :  x
Reg:          3, busy: x, Phys Reg :  x
Reg:          4, busy: x, Phys Reg :  x
Reg:          5, busy: x, Phys Reg :  x
Reg:          6, busy: x, Phys Reg :  x
Reg:          7, busy: x, Phys Reg :  x
Reg:          8, busy: x, Phys Reg :  x
Reg:          9, busy: x, Phys Reg :  x
Reg:         10, busy: x, Phys Reg :  x
Reg:         11, busy: x, Phys Reg :  x
Reg:         12, busy: x, Phys Reg :  x
Reg:         13, busy: x, Phys Reg :  x
Reg:         14, busy: x, Phys Reg :  x
Reg:         15, busy: x, Phys Reg :  x
Reg:         16, busy: x, Phys Reg :  x
Reg:         17, busy: x, Phys Reg :  x
Reg:         18, busy: x, Phys Reg :  x
Reg:         19, busy: x, Phys Reg :  x
Reg:         20, busy: x, Phys Reg :  x
Reg:         21, busy: x, Phys Reg :  x
Reg:         22, busy: x, Phys Reg :  x
Reg:         23, busy: x, Phys Reg :  x
Reg:         24, busy: x, Phys Reg :  x
Reg:         25, busy: x, Phys Reg :  x
Reg:         26, busy: x, Phys Reg :  x
Reg:         27, busy: x, Phys Reg :  x
Reg:         28, busy: x, Phys Reg :  x
Reg:         29, busy: x, Phys Reg :  x
Reg:         30, busy: x, Phys Reg :  x
Reg:         31, busy: x, Phys Reg :  x
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@@
@@                   200 : System STILL at reset, can't show anything
@@

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          x-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: x, if_valid_inst_out : x
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      x CDB_tag_in:   0 CAM_en: x dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  x rob_full: x tail:  x head:  x
ROB_Row =           0,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           1,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           2,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           3,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           4,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           5,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           6,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           7,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           8,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           9,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          10,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          11,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          12,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          13,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          14,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          15,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: x, Phys Reg :  x
Reg:          1, busy: x, Phys Reg :  x
Reg:          2, busy: x, Phys Reg :  x
Reg:          3, busy: x, Phys Reg :  x
Reg:          4, busy: x, Phys Reg :  x
Reg:          5, busy: x, Phys Reg :  x
Reg:          6, busy: x, Phys Reg :  x
Reg:          7, busy: x, Phys Reg :  x
Reg:          8, busy: x, Phys Reg :  x
Reg:          9, busy: x, Phys Reg :  x
Reg:         10, busy: x, Phys Reg :  x
Reg:         11, busy: x, Phys Reg :  x
Reg:         12, busy: x, Phys Reg :  x
Reg:         13, busy: x, Phys Reg :  x
Reg:         14, busy: x, Phys Reg :  x
Reg:         15, busy: x, Phys Reg :  x
Reg:         16, busy: x, Phys Reg :  x
Reg:         17, busy: x, Phys Reg :  x
Reg:         18, busy: x, Phys Reg :  x
Reg:         19, busy: x, Phys Reg :  x
Reg:         20, busy: x, Phys Reg :  x
Reg:         21, busy: x, Phys Reg :  x
Reg:         22, busy: x, Phys Reg :  x
Reg:         23, busy: x, Phys Reg :  x
Reg:         24, busy: x, Phys Reg :  x
Reg:         25, busy: x, Phys Reg :  x
Reg:         26, busy: x, Phys Reg :  x
Reg:         27, busy: x, Phys Reg :  x
Reg:         28, busy: x, Phys Reg :  x
Reg:         29, busy: x, Phys Reg :  x
Reg:         30, busy: x, Phys Reg :  x
Reg:         31, busy: x, Phys Reg :  x
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@@
@@                   400 : System STILL at reset, can't show anything
@@
@@@@@@memory1
@@@@@@memory2

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in:   0 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@@
@@                   600 : System STILL at reset, can't show anything
@@

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in:   0 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@@
@@                   800 : System STILL at reset, can't show anything
@@
@@                   910  Deasserting System reset......
@@
@@
@@@Start
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          1-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          2-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          3-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    4 if_id_IR: 203f0008 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  65 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 15 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          4-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    8 if_id_IR: 205f27bb if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100507ffX203f00080000000000000004xx
id_di_NPC:                    4, id_di_IR: 203f0008, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  66 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  15
          0th line :  33
          1th line :  34
          2th line :  35
          3th line :  36
          4th line :  37
          5th line :  38
          6th line :  39
          7th line :  40
          8th line :  41
          9th line :  42
         10th line :  43
         11th line :  44
         12th line :  45
         13th line :  46
         14th line :  47
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         1361129467683753853853498429727072845824 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          5-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010050fffX205f27bb0000000000000008xx
id_di_NPC:                    8, id_di_IR: 205f27bb, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         2722258935367507707706996859454145691648 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          6-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          7-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   12 if_id_IR: 48421722 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  33 T_new_in:                                                                                                      X CDB_tag_in:  32 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  65 rob_retire.T_new:  96 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          8-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   16 if_id_IR: 201f2ee6 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X48005121fX48421722000000000000000cxx
id_di_NPC:                   12, id_di_IR: 48421722, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  64 T_new_in:                                                                                                      X CDB_tag_in:  33 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  66 rob_retire.T_new:  97 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 13 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0100001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  35
          1th line :  36
          2th line :  37
          3th line :  38
          4th line :  39
          5th line :  40
          6th line :  41
          7th line :  42
          8th line :  43
          9th line :  44
         10th line :  45
         11th line :  46
         12th line :  47
         13th line :   1
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  33
          1th line :  34
          2th line :  35
          3th line :  36
          4th line :  37
          5th line :  38
          6th line :  39
          7th line :  40
          8th line :  41
          9th line :  42
         10th line :  43
         11th line :  44
         12th line :  45
         13th line :  46
         14th line :  47
         15th line :   1
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52067495539900416000 issue_next_npc=                                                                            221360928884514619392 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          9-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010051fffX201f2ee60000000000000010xx
id_di_NPC:                   16, id_di_IR: 201f2ee6, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         5444517870735015415413993718908291383296 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         10-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         11-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   20 if_id_IR: 44400402 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  98 T_new_in:                                                                                                      X CDB_tag_in:  34 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  33 rob_retire.T_new:  98 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         12-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   24 if_id_IR: 201f087b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X200052624X444004020000000000000014xx
id_di_NPC:                   20, id_di_IR: 44400402, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  99 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  64 rob_retire.T_new:  99 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 11 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100010 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  37
          1th line :  38
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  42
          6th line :  43
          7th line :  44
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :  33
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  36
          2th line :  37
          3th line :  38
          4th line :  39
          5th line :  40
          6th line :  41
          7th line :  42
          8th line :  43
          9th line :  44
         10th line :  45
         11th line :  46
         12th line :  47
         13th line :   1
         14th line :   2
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 34
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=49179351997250273280 issue_next_npc=                                                                            368934881474191032320 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         13-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010052fffX201f087b0000000000000018xx
id_di_NPC:                   24, id_di_IR: 201f087b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100011 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :  33
         13th line :   0
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :  33
         15th line :   0
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 35
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 34
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         8166776806102523123120990578362437074944 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         14-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100011 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :  33
         13th line :   0
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :  33
         15th line :   0
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 35
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 34
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         15-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   28 if_id_IR: 48419722 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 100 T_new_in:                                                                                                      X CDB_tag_in:  36 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  98 rob_retire.T_new: 100 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100011 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :  33
         13th line :   0
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :  33
         15th line :   0
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 35
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 34
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         16-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 44400402 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X48005364fX48419722000000000000001cxx
id_di_NPC:                   28, id_di_IR: 48419722, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  38 T_new_in:                                                                                                      X CDB_tag_in:  37 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  99 rob_retire.T_new: 101 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  9 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1100100 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  42
          4th line :  43
          5th line :  44
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :  33
         12th line :   0
         13th line :  34
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  38
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  42
          6th line :  43
          7th line :  44
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :  33
         14th line :   0
         15th line :  34
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 35
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 36
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52066088165016862720 issue_next_npc=                                                                            516508834063867445248 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         17-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X200053a6cX444004020000000000000020xx
id_di_NPC:                   32, id_di_IR: 44400402, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100110 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :  33
         11th line :   0
         12th line :  34
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :  33
         13th line :   0
         14th line :  34
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 36
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         18-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100110 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :  33
         11th line :   0
         12th line :  34
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :  33
         13th line :   0
         14th line :  34
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 36
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=49179351997250273280 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         19-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   36 if_id_IR: 201f00b0 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 101 T_new_in:                                                                                                      X CDB_tag_in:  38 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 100 rob_retire.T_new: 102 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100110 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :  33
         11th line :   0
         12th line :  34
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :  33
         13th line :   0
         14th line :  34
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 36
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         20-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 48419722 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100547ffX201f00b00000000000000024xx
id_di_NPC:                   36, id_di_IR: 201f00b0, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  39 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail:  7 head:  8
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1100101 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  41
          1th line :  42
          2th line :  43
          3th line :  44
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :  33
         10th line :   0
         11th line :  34
         12th line :  35
         13th line :  36
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  42
          4th line :  43
          5th line :  44
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :  33
         12th line :   0
         13th line :  34
         14th line :  35
         15th line :  36
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 38
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                        12250165209153784684681485867543655612416 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         21-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X480054a7fX484197220000000000000028xx
id_di_NPC:                   40, id_di_IR: 48419722, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  39 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  38 rob_retire.T_new: 103 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  8
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0100111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1100101 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :  33
          9th line :   0
         10th line :  34
         11th line :  35
         12th line :  36
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  42
          4th line :  43
          5th line :  44
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :  33
         12th line :   0
         13th line :  34
         14th line :  35
         15th line :  36
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 38
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52066088165016862720 issue_next_npc=                                                                            737869762948382064640 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         22-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0100111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :  33
          9th line :   0
         10th line :  34
         11th line :  35
         12th line :  36
         13th line :  38
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :  33
         11th line :   0
         12th line :  34
         13th line :  35
         14th line :  36
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 39
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         23-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   44 if_id_IR: 44400402 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  41 T_new_in:                                                                                                      X CDB_tag_in:  40 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 101 rob_retire.T_new: 104 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0100111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :  33
          9th line :   0
         10th line :  34
         11th line :  35
         12th line :  36
         13th line :  38
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :  33
         11th line :   0
         12th line :  34
         13th line :  35
         14th line :  36
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 37
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 39
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         24-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: 201f00fd if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X20005529dX44400402000000000000002cxx
id_di_NPC:                   44, id_di_IR: 44400402, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 104 T_new_in:                                                                                                      X CDB_tag_in:  41 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  39 rob_retire.T_new: 105 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  5 head:  6
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :  33
          8th line :   0
          9th line :  34
         10th line :  35
         11th line :  36
         12th line :  38
         13th line :  37
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  42
          2th line :  43
          3th line :  44
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :  33
         10th line :   0
         11th line :  34
         12th line :  35
         13th line :  36
         14th line :  38
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 40
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 39
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=49179351997250273280 issue_next_npc=                                                                            811656739243220271104 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         25-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010055fffX201f00fd0000000000000030xx
id_di_NPC:                   48, id_di_IR: 201f00fd, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  4 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1101000 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :  33
          7th line :   0
          8th line :  34
          9th line :  35
         10th line :  36
         11th line :  38
         12th line :  37
         13th line :  39
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :  33
          9th line :   0
         10th line :  34
         11th line :  35
         12th line :  36
         13th line :  38
         14th line :  37
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 40
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 41
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                        16333553612205046246241981156724874149888 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         26-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  4 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1101000 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :  33
          7th line :   0
          8th line :  34
          9th line :  35
         10th line :  36
         11th line :  38
         12th line :  37
         13th line :  39
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :  33
          9th line :   0
         10th line :  34
         11th line :  35
         12th line :  36
         13th line :  38
         14th line :  37
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 40
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 41
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         27-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   52 if_id_IR: 48411722 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 106 T_new_in:                                                                                                      X CDB_tag_in:  42 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  41 rob_retire.T_new: 106 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  4 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1101000 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :  33
          7th line :   0
          8th line :  34
          9th line :  35
         10th line :  36
         11th line :  38
         12th line :  37
         13th line :  39
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :  33
          9th line :   0
         10th line :  34
         11th line :  35
         12th line :  36
         13th line :  38
         14th line :  37
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 40
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 41
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         28-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   56 if_id_IR: 44400402 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X4800566afX484117220000000000000034xx
id_di_NPC:                   52, id_di_IR: 48411722, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  44 T_new_in:                                                                                                      X CDB_tag_in:  43 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 104 rob_retire.T_new: 107 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  3 head:  4
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1101010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :  33
          6th line :   0
          7th line :  34
          8th line :  35
          9th line :  36
         10th line :  38
         11th line :  37
         12th line :  39
         13th line :  41
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :  33
          8th line :   0
          9th line :  34
         10th line :  35
         11th line :  36
         12th line :  38
         13th line :  37
         14th line :  39
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 40
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 42
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52064680790133309440 issue_next_npc=                                                                            959230691832896684032 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         29-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X200056acdX444004020000000000000038xx
id_di_NPC:                   56, id_di_IR: 44400402, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  2 head:  3
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101100 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :  33
          5th line :   0
          6th line :  34
          7th line :  35
          8th line :  36
          9th line :  38
         10th line :  37
         11th line :  39
         12th line :  41
         13th line :  40
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :  33
          7th line :   0
          8th line :  34
          9th line :  35
         10th line :  36
         11th line :  38
         12th line :  37
         13th line :  39
         14th line :  41
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 42
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         30-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  2 head:  3
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101100 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :  33
          5th line :   0
          6th line :  34
          7th line :  35
          8th line :  36
          9th line :  38
         10th line :  37
         11th line :  39
         12th line :  41
         13th line :  40
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :  33
          7th line :   0
          8th line :  34
          9th line :  35
         10th line :  36
         11th line :  38
         12th line :  37
         13th line :  39
         14th line :  41
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 42
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=49179351997250273280 issue_next_npc=                                                                           1033017668127734890496 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         31-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   60 if_id_IR: 207f0b50 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  67 T_new_in:                                                                                                      X CDB_tag_in:  44 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 106 rob_retire.T_new: 108 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  2 head:  3
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101100 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :  33
          5th line :   0
          6th line :  34
          7th line :  35
          8th line :  36
          9th line :  38
         10th line :  37
         11th line :  39
         12th line :  41
         13th line :  40
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :  33
          7th line :   0
          8th line :  34
          9th line :  35
         10th line :  36
         11th line :  38
         12th line :  37
         13th line :  39
         14th line :  41
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 42
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         32-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   64 if_id_IR: 48619723 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100577ffX207f0b50000000000000003cxx
id_di_NPC:                   60, id_di_IR: 207f0b50, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  46 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail:  1 head:  2
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1000011 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :  33
          4th line :   0
          5th line :  34
          6th line :  35
          7th line :  36
          8th line :  38
          9th line :  37
         10th line :  39
         11th line :  41
         12th line :  40
         13th line :  42
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :  33
          6th line :   0
          7th line :  34
          8th line :  35
          9th line :  36
         10th line :  38
         11th line :  37
         12th line :  39
         13th line :  41
         14th line :  40
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 44
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                        20416942015256307807802476445906092687360 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         33-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X480057aefX486197230000000000000040xx
id_di_NPC:                   64, id_di_IR: 48619723, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  45 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  44 rob_retire.T_new: 109 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  0 head:  2
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1000011 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :   1
          1th line :   2
          2th line :  33
          3th line :   0
          4th line :  34
          5th line :  35
          6th line :  36
          7th line :  38
          8th line :  37
          9th line :  39
         10th line :  41
         11th line :  40
         12th line :  42
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :  33
          6th line :   0
          7th line :  34
          8th line :  35
          9th line :  36
         10th line :  38
         11th line :  37
         12th line :  39
         13th line :  41
         14th line :  40
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 44
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         34-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  0 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :   1
          1th line :   2
          2th line :  33
          3th line :   0
          4th line :  34
          5th line :  35
          6th line :  36
          7th line :  38
          8th line :  37
          9th line :  39
         10th line :  41
         11th line :  40
         12th line :  42
         13th line :  44
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :  33
          5th line :   0
          6th line :  34
          7th line :  35
          8th line :  36
          9th line :  38
         10th line :  37
         11th line :  39
         12th line :  41
         13th line :  40
         14th line :  42
         15th line :  44
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52156160200513945600 issue_next_npc=                                                                           1180591620717411303424 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         35-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   68 if_id_IR: 201f04f3 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 107 T_new_in:                                                                                                      X CDB_tag_in:  46 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  67 rob_retire.T_new: 110 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  0 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :   1
          1th line :   2
          2th line :  33
          3th line :   0
          4th line :  34
          5th line :  35
          6th line :  36
          7th line :  38
          8th line :  37
          9th line :  39
         10th line :  41
         11th line :  40
         12th line :  42
         13th line :  44
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :  33
          5th line :   0
          6th line :  34
          7th line :  35
          8th line :  36
          9th line :  38
         10th line :  37
         11th line :  39
         12th line :  41
         13th line :  40
         14th line :  42
         15th line :  44
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         36-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   72 if_id_IR: 44600403 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010040fffX201f04f30000000000000044xx
id_di_NPC:                   68, id_di_IR: 201f04f3, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  47 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail: 15 head:  0
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :   2
          1th line :  33
          2th line :   0
          3th line :  34
          4th line :  35
          5th line :  36
          6th line :  38
          7th line :  37
          8th line :  39
          9th line :  41
         10th line :  40
         11th line :  42
         12th line :  44
         13th line :   3
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :  33
          4th line :   0
          5th line :  34
          6th line :  35
          7th line :  36
          8th line :  38
          9th line :  37
         10th line :  39
         11th line :  41
         12th line :  40
         13th line :  42
         14th line :  44
         15th line :   3
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 46
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                        23139200950623815515509473305360238379008 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         37-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X2000412f0X446004030000000000000048xx
id_di_NPC:                   72, id_di_IR: 44600403, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  47 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  46 rob_retire.T_new: 111 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 14 head:  0
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 0101111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  33
          1th line :   0
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  38
          6th line :  37
          7th line :  39
          8th line :  41
          9th line :  40
         10th line :  42
         11th line :  44
         12th line :   3
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :  33
          4th line :   0
          5th line :  34
          6th line :  35
          7th line :  36
          8th line :  38
          9th line :  37
         10th line :  39
         11th line :  41
         12th line :  40
         13th line :  42
         14th line :  44
         15th line :   3
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 46
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         38-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 0101111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  33
          1th line :   0
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  38
          6th line :  37
          7th line :  39
          8th line :  41
          9th line :  40
         10th line :  42
         11th line :  44
         12th line :   3
         13th line :  46
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   2
          2th line :  33
          3th line :   0
          4th line :  34
          5th line :  35
          6th line :  36
          7th line :  38
          8th line :  37
          9th line :  39
         10th line :  41
         11th line :  40
         12th line :  42
         13th line :  44
         14th line :   3
         15th line :  46
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 47
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=49269424032747356160 issue_next_npc=                                                                           1328165573307087716352 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         39-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   76 if_id_IR: 201f002d if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  65 T_new_in:                                                                                                      X CDB_tag_in:   1 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 107 rob_retire.T_new:  65 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0100001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 0101111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  33
          1th line :   0
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  38
          6th line :  37
          7th line :  39
          8th line :  41
          9th line :  40
         10th line :  42
         11th line :  44
         12th line :   3
         13th line :  46
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   2
          2th line :  33
          3th line :   0
          4th line :  34
          5th line :  35
          6th line :  36
          7th line :  38
          8th line :  37
          9th line :  39
         10th line :  41
         11th line :  40
         12th line :  42
         13th line :  44
         14th line :   3
         15th line :  46
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 43
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 47
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         40-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   80 if_id_IR: 48609723 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010050fffX201f002d000000000000004cxx
id_di_NPC:                   76, id_di_IR: 201f002d, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   2 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail: 13 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :   0
          1th line :  34
          2th line :  35
          3th line :  36
          4th line :  38
          5th line :  37
          6th line :  39
          7th line :  41
          8th line :  40
          9th line :  42
         10th line :  44
         11th line :   3
         12th line :  46
         13th line :  43
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   2
          1th line :  33
          2th line :   0
          3th line :  34
          4th line :  35
          5th line :  36
          6th line :  38
          7th line :  37
          8th line :  39
          9th line :  41
         10th line :  40
         11th line :  42
         12th line :  44
         13th line :   3
         14th line :  46
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  1
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 47
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                        25861459885991323223216470164814384070656 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         41-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X48004002fX486097230000000000000050xx
id_di_NPC:                   80, id_di_IR: 48609723, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   2 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  47 rob_retire.T_new:  66 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 0000010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  38
          4th line :  37
          5th line :  39
          6th line :  41
          7th line :  40
          8th line :  42
          9th line :  44
         10th line :   3
         11th line :  46
         12th line :  43
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   2
          1th line :  33
          2th line :   0
          3th line :  34
          4th line :  35
          5th line :  36
          6th line :  38
          7th line :  37
          8th line :  39
          9th line :  41
         10th line :  40
         11th line :  42
         12th line :  44
         13th line :   3
         14th line :  46
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  1
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 47
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52153345450746839040 issue_next_npc=                                                                           1475739525896764129280 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         42-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 0000010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  38
          4th line :  37
          5th line :  39
          6th line :  41
          7th line :  40
          8th line :  42
          9th line :  44
         10th line :   3
         11th line :  46
         12th line :  43
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  33
          1th line :   0
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  38
          6th line :  37
          7th line :  39
          8th line :  41
          9th line :  40
         10th line :  42
         11th line :  44
         12th line :   3
         13th line :  46
         14th line :  43
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  1
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  2
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         43-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   84 if_id_IR: 44600403 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   0 T_new_in:                                                                                                      X CDB_tag_in:  33 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  65 rob_retire.T_new:  97 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1100010 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 0000010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  38
          4th line :  37
          5th line :  39
          6th line :  41
          7th line :  40
          8th line :  42
          9th line :  44
         10th line :   3
         11th line :  46
         12th line :  43
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  33
          1th line :   0
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  38
          6th line :  37
          7th line :  39
          8th line :  41
          9th line :  40
         10th line :  42
         11th line :  44
         12th line :   3
         13th line :  46
         14th line :  43
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  1
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  2
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         44-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   88 if_id_IR: 209f0000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X20005100cX446004030000000000000054xx
id_di_NPC:                   84, id_di_IR: 44600403, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  68 T_new_in:                                                                                                      X CDB_tag_in:   0 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:   2 rob_retire.T_new:  64 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 11 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100011 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0000000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  35
          1th line :  36
          2th line :  38
          3th line :  37
          4th line :  39
          5th line :  41
          6th line :  40
          7th line :  42
          8th line :  44
          9th line :   3
         10th line :  46
         11th line :  43
         12th line :  47
         13th line :   1
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   0
          1th line :  34
          2th line :  35
          3th line :  36
          4th line :  38
          5th line :  37
          6th line :  39
          7th line :  41
          8th line :  40
          9th line :  42
         10th line :  44
         11th line :   3
         12th line :  46
         13th line :  43
         14th line :  47
         15th line :   1
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  2
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=49269424032747356160 issue_next_npc=                                                                           1549526502191602335744 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         45-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010051fffX209f00000000000000000058xx
id_di_NPC:                   88, id_di_IR: 209f0000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  38
          2th line :  37
          3th line :  39
          4th line :  41
          5th line :  40
          6th line :  42
          7th line :  44
          8th line :   3
          9th line :  46
         10th line :  43
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  38
          4th line :  37
          5th line :  39
          6th line :  41
          7th line :  40
          8th line :  42
          9th line :  44
         10th line :   3
         11th line :  46
         12th line :  43
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  0
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                        29944848289042584784776965453995602608128 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         46-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  38
          2th line :  37
          3th line :  39
          4th line :  41
          5th line :  40
          6th line :  42
          7th line :  44
          8th line :   3
          9th line :  46
         10th line :  43
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  38
          4th line :  37
          5th line :  39
          6th line :  41
          7th line :  40
          8th line :  42
          9th line :  44
         10th line :   3
         11th line :  46
         12th line :  43
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  0
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         47-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   92 if_id_IR: 40803404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  35 T_new_in:                                                                                                      X CDB_tag_in:  34 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:   0 rob_retire.T_new:  98 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1100100 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  38
          2th line :  37
          3th line :  39
          4th line :  41
          5th line :  40
          6th line :  42
          7th line :  44
          8th line :   3
          9th line :  46
         10th line :  43
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  38
          4th line :  37
          5th line :  39
          6th line :  41
          7th line :  40
          8th line :  42
          9th line :  44
         10th line :   3
         11th line :  46
         12th line :  43
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg :  0
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         48-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   96 if_id_IR: 4081fda5 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005223fX40803404000000000000005cxx
id_di_NPC:                   92, id_di_IR: 40803404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  69 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  68 rob_retire.T_new:  99 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  9 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100110 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 0100011 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  37
          2th line :  39
          3th line :  41
          4th line :  40
          5th line :  42
          6th line :  44
          7th line :   3
          8th line :  46
          9th line :  43
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :   0
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  36
          2th line :  38
          3th line :  37
          4th line :  39
          5th line :  41
          6th line :  40
          7th line :  42
          8th line :  44
          9th line :   3
         10th line :  46
         11th line :  43
         12th line :  47
         13th line :   1
         14th line :   2
         15th line :   0
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46477720072308654080 issue_next_npc=                                                                           1697100454781278748672 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         49-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X70005324fX4081fda50000000000000060xx
id_di_NPC:                   96, id_di_IR: 4081fda5, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  38
          2th line :  37
          3th line :  39
          4th line :  41
          5th line :  40
          6th line :  42
          7th line :  44
          8th line :   3
          9th line :  46
         10th line :  43
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   0
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         50-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  38
          2th line :  37
          3th line :  39
          4th line :  41
          5th line :  40
          6th line :  42
          7th line :  44
          8th line :   3
          9th line :  46
         10th line :  43
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   0
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46482751755344936960 issue_next_npc=                                                                           1770887431076116955136 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         51-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  100 if_id_IR: 4c22040a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  74 T_new_in:                                                                                                      X CDB_tag_in:  36 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  35 rob_retire.T_new: 100 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1100101 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  38
          2th line :  37
          3th line :  39
          4th line :  41
          5th line :  40
          6th line :  42
          7th line :  44
          8th line :   3
          9th line :  46
         10th line :  43
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   0
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         52-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  104 if_id_IR: 4143040a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a0052e0dX4c22040a0000000000000064xx
id_di_NPC:                  100, id_di_IR: 4c22040a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  37 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail:  7 head:  8
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0100111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  39
          1th line :  41
          2th line :  40
          3th line :  42
          4th line :  44
          5th line :   3
          6th line :  46
          7th line :  43
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :   0
         12th line :   4
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  37
          2th line :  39
          3th line :  41
          4th line :  40
          5th line :  42
          6th line :  44
          7th line :   3
          8th line :  46
          9th line :  43
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :   0
         14th line :   4
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                     627710173538668076383578942320766641610235544446403451289600 issue_next_valid_inst=01000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         53-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000053a5cX4143040a0000000000000068xx
id_di_NPC:                  104, id_di_IR: 4143040a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  38 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  69 rob_retire.T_new: 102 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  8
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  37
          2th line :  39
          3th line :  41
          4th line :  40
          5th line :  42
          6th line :  44
          7th line :   3
          8th line :  46
          9th line :  43
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :   0
         14th line :   4
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         54-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :  35
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         55-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  108 if_id_IR: 4d42040b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  75 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :  35
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         56-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  112 if_id_IR: 4163040b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a0054a7dX4d42040b000000000000006cxx
id_di_NPC:                  108, id_di_IR: 4d42040b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  41 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail:  5 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1101000 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  40
          1th line :  42
          2th line :  44
          3th line :   3
          4th line :  46
          5th line :  43
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :   0
         10th line :   4
         11th line :  35
         12th line :   5
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :  35
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         57-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005429cX4163040b0000000000000070xx
id_di_NPC:                  112, id_di_IR: 4163040b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail:  4 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :  35
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=47026068769011138560 issue_next_npc=                                                                           1918461383665793368064 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         58-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  37 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  74 rob_retire.T_new: 101 rob_retire.busy: 1 rob_free_rows_next: 13 rob_full: 0 tail:  4 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  39
          2th line :  41
          3th line :  40
          4th line :  42
          5th line :  44
          6th line :   3
          7th line :  46
          8th line :  43
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   0
         13th line :   4
         14th line :  35
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         59-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  116 if_id_IR: 4d62040c if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  76 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail:  4 head:  6
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1101010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :  10
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  39
          1th line :  41
          2th line :  40
          3th line :  42
          4th line :  44
          5th line :   3
          6th line :  46
          7th line :  43
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :   0
         12th line :   4
         13th line :  35
         14th line :   5
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 37
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                     677926987421761522494265257706427972939054388002115727392768 issue_next_valid_inst=01000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         60-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  120 if_id_IR: 4183040c if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a005528dX4d62040c0000000000000074xx
id_di_NPC:                  116, id_di_IR: 4d62040c, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  42 T_new_in:                                                                                                      X CDB_tag_in:  39 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  37 rob_retire.T_new: 103 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail:  3 head:  6
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 0101100 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  44
          1th line :   3
          2th line :  46
          3th line :  43
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   0
          8th line :   4
          9th line :  35
         10th line :   5
         11th line :  10
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  39
          1th line :  41
          2th line :  40
          3th line :  42
          4th line :  44
          5th line :   3
          6th line :  46
          7th line :  43
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :   0
         12th line :   4
         13th line :  35
         14th line :   5
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 37
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         61-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000562acX4183040c0000000000000078xx
id_di_NPC:                  120, id_di_IR: 4183040c, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail:  2 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :  10
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         62-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail:  2 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :  10
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         63-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  124 if_id_IR: 4d820401 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  96 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 11 rob_full: 0 tail:  2 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1000011 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :  10
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         64-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  128 if_id_IR: 40230401 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a0041acdX4d820401000000000000007cxx
id_di_NPC:                  124, id_di_IR: 4d820401, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   3 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail:  1 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  46
          1th line :  43
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   0
          6th line :   4
          7th line :  35
          8th line :   5
          9th line :  10
         10th line :  37
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :  10
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=47116140804508221440 issue_next_npc=                                                                           2066035336255469780992 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         65-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005703cX402304010000000000000080xx
id_di_NPC:                  128, id_di_IR: 40230401, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  41 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  75 rob_retire.T_new: 105 rob_retire.busy: 1 rob_free_rows_next: 11 rob_full: 0 tail:  0 head:  5
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :  43
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   0
          5th line :   4
          6th line :  35
          7th line :   5
          8th line :  10
          9th line :  37
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  40
          2th line :  42
          3th line :  44
          4th line :   3
          5th line :  46
          6th line :  43
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   0
         11th line :   4
         12th line :  35
         13th line :   5
         14th line :  10
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         66-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 11 rob_full: 0 tail:  0 head:  4
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  43
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   0
          5th line :   4
          6th line :  35
          7th line :   5
          8th line :  10
          9th line :  37
         10th line :  11
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  42
          2th line :  44
          3th line :   3
          4th line :  46
          5th line :  43
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :   0
         10th line :   4
         11th line :  35
         12th line :   5
         13th line :  10
         14th line :  37
         15th line :  11
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 41
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                     728143801304854968604951573092089304267873231557828003495936 issue_next_valid_inst=01000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         67-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  132 if_id_IR: 4944168a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 103 T_new_in:                                                                                                      X CDB_tag_in:  40 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  41 rob_retire.T_new: 104 rob_retire.busy: 1 rob_free_rows_next: 11 rob_full: 0 tail:  0 head:  4
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 1101011 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  43
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   0
          5th line :   4
          6th line :  35
          7th line :   5
          8th line :  10
          9th line :  37
         10th line :  11
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  42
          2th line :  44
          3th line :   3
          4th line :  46
          5th line :  43
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :   0
         10th line :   4
         11th line :  35
         12th line :   5
         13th line :  10
         14th line :  37
         15th line :  11
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 41
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         68-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  136 if_id_IR: 4964168b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X400055e7fX4944168a0000000000000084xx
id_di_NPC:                  132, id_di_IR: 4944168a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 104 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail: 15 head:  3
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 0101111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :   0
          4th line :   4
          5th line :  35
          6th line :   5
          7th line :  10
          8th line :  37
          9th line :  11
         10th line :  41
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :  10
         13th line :  37
         14th line :  11
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52793694451463618560 issue_next_npc=                                                                           2434970217729660813312 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         69-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X400057e8fX4964168b0000000000000088xx
id_di_NPC:                  136, id_di_IR: 4964168b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail: 14 head:  3
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   1
          1th line :   2
          2th line :   0
          3th line :   4
          4th line :  35
          5th line :   5
          6th line :  10
          7th line :  37
          8th line :  11
          9th line :  41
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :  10
         13th line :  37
         14th line :  11
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52883766486960701440 issue_next_npc=                                                                           2508757194024499019776 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         70-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail: 14 head:  3
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   1
          1th line :   2
          2th line :   0
          3th line :   4
          4th line :  35
          5th line :   5
          6th line :  10
          7th line :  37
          8th line :  11
          9th line :  41
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :  10
         13th line :  37
         14th line :  11
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         71-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  140 if_id_IR: 4984168c if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  44 T_new_in:                                                                                                      X CDB_tag_in:  43 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  9 rob_full: 0 tail: 14 head:  3
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   1
          1th line :   2
          2th line :   0
          3th line :   4
          4th line :  35
          5th line :   5
          6th line :  10
          7th line :  37
          8th line :  11
          9th line :  41
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :  10
         13th line :  37
         14th line :  11
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=47206212840005304320 issue_next_npc=                                                                           2213609288845146193920 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         72-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  144 if_id_IR: 4824168d if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X400040acfX4984168c000000000000008cxx
id_di_NPC:                  140, id_di_IR: 4984168c, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  77 T_new_in:                                                                                                      X CDB_tag_in:  42 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  76 rob_retire.T_new: 106 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail: 13 head:  3
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 0000010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   2
          1th line :   0
          2th line :   4
          3th line :  35
          4th line :   5
          5th line :  10
          6th line :  37
          7th line :  11
          8th line :  41
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  44
          2th line :   3
          3th line :  46
          4th line :  43
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   0
          9th line :   4
         10th line :  35
         11th line :   5
         12th line :  10
         13th line :  37
         14th line :  11
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         73-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X4000412efX4824168d0000000000000090xx
id_di_NPC:                  144, id_di_IR: 4824168d, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  47 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  9 rob_full: 0 tail: 12 head:  2
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   0
          1th line :   4
          2th line :  35
          3th line :   5
          4th line :  10
          5th line :  37
          6th line :  11
          7th line :  41
          8th line :  12
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :   3
          2th line :  46
          3th line :  43
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   0
          8th line :   4
          9th line :  35
         10th line :   5
         11th line :  10
         12th line :  37
         13th line :  11
         14th line :  41
         15th line :  12
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 42
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52973838522457784320 issue_next_npc=                                     778360615187948414715637888477750635599274619283859616825344 issue_next_valid_inst=01010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         74-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  44 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  42 rob_retire.T_new: 108 rob_retire.busy: 1 rob_free_rows_next: 10 rob_full: 0 tail: 12 head:  2
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   0
          1th line :   4
          2th line :  35
          3th line :   5
          4th line :  10
          5th line :  37
          6th line :  11
          7th line :  41
          8th line :  12
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :   3
          2th line :  46
          3th line :  43
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   0
          8th line :   4
          9th line :  35
         10th line :   5
         11th line :  10
         12th line :  37
         13th line :  11
         14th line :  41
         15th line :  12
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 42
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         75-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  148 if_id_IR: 40041400 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  97 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  9 rob_full: 0 tail: 12 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 0000000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   0
          1th line :   4
          2th line :  35
          3th line :   5
          4th line :  10
          5th line :  37
          6th line :  11
          7th line :  41
          8th line :  12
          9th line :  42
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :  11
         13th line :  41
         14th line :  12
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         76-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  152 if_id_IR: f4bffff0 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004061fX400414000000000000000094xx
id_di_NPC:                  148, id_di_IR: 40041400, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   1 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail: 11 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :  11
         13th line :  41
         14th line :  12
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46128339085667860480 issue_next_npc=                                                                           2730118122909013639168 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         77-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X03085fe6fXf4bffff00000000000000098xx
id_di_NPC:                  152, id_di_IR: f4bffff0, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail: 10 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :  11
         13th line :  41
         14th line :  12
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                 17600397564072061704382789721320561993697037669177365733997552769202795705270272 issue_next_valid_inst=10000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         78-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail: 10 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :  11
         13th line :  41
         14th line :  12
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46215420449537392640 issue_next_npc=                                                                           2361183241434822606848 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         79-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  156 if_id_IR: 00000555 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   3 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  96 rob_retire.T_new:  67 rob_retire.busy: 1 rob_free_rows_next:  8 rob_full: 0 tail: 10 head:  1
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 0100011 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   3
          1th line :  46
          2th line :  43
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   0
          7th line :   4
          8th line :  35
          9th line :   5
         10th line :  10
         11th line :  37
         12th line :  11
         13th line :  41
         14th line :  12
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         80-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  160 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00025f800X00000555000000000000009cxx
id_di_NPC:                  156, id_di_IR: 00000555, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00010 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  63 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail:  9 head:  0
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 0111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  43
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   0
          6th line :   4
          7th line :  35
          8th line :   5
          9th line :  10
         10th line :  37
         11th line :  11
         12th line :  41
         13th line :  12
         14th line :  42
         15th line :  32
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg :  3
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=      58626303590400 issue_next_npc=                                                                           2877692075498690052096 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         81-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bf800X0000000000000000000000a0xx
id_di_NPC:                  160, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  5 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   0 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail:  9 head:  0
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  43
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   0
          6th line :   4
          7th line :  35
          8th line :   5
          9th line :  10
         10th line :  37
         11th line :  11
         12th line :  41
         13th line :  12
         14th line :  42
         15th line :  32
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg :  3
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=51983046647385948160 issue_next_npc=                                                                           2656331146614175432704 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         82-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  46 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:   3 rob_retire.T_new: 110 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  9 head:  0
ROB_Row =           0,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  43
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   0
          6th line :   4
          7th line :  35
          8th line :   5
          9th line :  10
         10th line :  37
         11th line :  11
         12th line :  41
         13th line :  12
         14th line :  42
         15th line :  32
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg :  3
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         83-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  164 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  63 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 103 rob_retire.T_new: 107 rob_retire.busy: 1 rob_free_rows_next: 10 rob_full: 0 tail:  9 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   0
          5th line :   4
          6th line :  35
          7th line :   5
          8th line :  10
          9th line :  37
         10th line :  11
         11th line :  41
         12th line :  12
         13th line :  42
         14th line :  32
         15th line :   3
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         84-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  168 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bf800X0000000000000000000000a4xx
id_di_NPC:                  164, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  5 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   2 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 104 rob_retire.T_new: 111 rob_retire.busy: 1 rob_free_rows_next: 11 rob_full: 0 tail:  9 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :   0
          4th line :   4
          5th line :  35
          6th line :   5
          7th line :  10
          8th line :  37
          9th line :  11
         10th line :  41
         11th line :  12
         12th line :  42
         13th line :  32
         14th line :   3
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 40
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         85-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bf800X0000000000000000000000a8xx
id_di_NPC:                  168, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  5 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  44 rob_retire.T_new:  65 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail:  9 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 1000010 T_old = 1001101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   2
          2th line :   0
          3th line :   4
          4th line :  35
          5th line :   5
          6th line :  10
          7th line :  37
          8th line :  11
          9th line :  41
         10th line :  12
         11th line :  42
         12th line :  32
         13th line :   3
         14th line :  39
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg : 44
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         86-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  77 rob_retire.T_new:  66 rob_retire.busy: 1 rob_free_rows_next: 13 rob_full: 0 tail:  9 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 1000010 T_old = 1001101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   2
          1th line :   0
          2th line :   4
          3th line :  35
          4th line :   5
          5th line :  10
          6th line :  37
          7th line :  11
          8th line :  41
          9th line :  12
         10th line :  42
         11th line :  32
         12th line :   3
         13th line :  39
         14th line :  40
         15th line :  44
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         87-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                  172 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  97 rob_retire.T_new:  64 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  9 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 1001101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  15
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   0
          1th line :   4
          2th line :  35
          3th line :   5
          4th line :  10
          5th line :  37
          6th line :  11
          7th line :  41
          8th line :  12
          9th line :  42
         10th line :  32
         11th line :   3
         12th line :  39
         13th line :  40
         14th line :  44
         15th line :  13
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg : 33
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         88-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  176 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bf800X0000000000000000000000acxx
id_di_NPC:                  172, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  5 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 1 rob_free_rows_next: 15 rob_full: 0 tail:  9 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 1001101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         89-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bf800X0000000000000000000000b0xx
id_di_NPC:                  176, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 1 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  5 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 1
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 15 rob_full: 0 tail:  9 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0000011 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1100000 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101010 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 1001100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0101001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 1001011 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 0100101 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1001010 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1000101 
ROB_Row =           9,  busy = 1, halt = 1, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1000000 T_old = 1100001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1000010 T_old = 1001101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 1101000 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 1, pred_incorrect : 1


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         90-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         91-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   92 if_id_IR: 40803404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 100 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 15 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         92-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   96 if_id_IR: 4081fda5 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004264fX40803404000000000000005cxx
id_di_NPC:                   92, id_di_IR: 40803404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 102 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  15
          0th line :  35
          1th line :   5
          2th line :  10
          3th line :  37
          4th line :  11
          5th line :  41
          6th line :  12
          7th line :  42
          8th line :  32
          9th line :   3
         10th line :  39
         11th line :  40
         12th line :  44
         13th line :  13
         14th line :  33
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46477720072308654080 issue_next_npc=                                                                           1697100454781278748672 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         93-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  100 if_id_IR: 4c22040a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X70005184fX4081fda50000000000000060xx
id_di_NPC:                   96, id_di_IR: 4081fda5, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 107 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :   5
          1th line :  10
          2th line :  37
          3th line :  11
          4th line :  41
          5th line :  12
          6th line :  42
          7th line :  32
          8th line :   3
          9th line :  39
         10th line :  40
         11th line :  44
         12th line :  13
         13th line :  33
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         94-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  104 if_id_IR: 4143040a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a0042eedX4c22040a0000000000000064xx
id_di_NPC:                  100, id_di_IR: 4c22040a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   5 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail: 13 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  10
          1th line :  37
          2th line :  11
          3th line :  41
          4th line :  12
          5th line :  42
          6th line :  32
          7th line :   3
          8th line :  39
          9th line :  40
         10th line :  44
         11th line :  13
         12th line :  33
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46482751755344936960 issue_next_npc=                                     627710173538668076383578942320766641612006431877479568244736 issue_next_valid_inst=01010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         95-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  108 if_id_IR: 4d42040b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004505cX4143040a0000000000000068xx
id_di_NPC:                  104, id_di_IR: 4143040a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 111 T_new_in:                                                                                                      X CDB_tag_in:   4 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 100 rob_retire.T_new:  68 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 12 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  37
          1th line :  11
          2th line :  41
          3th line :  12
          4th line :  42
          5th line :  32
          6th line :   3
          7th line :  39
          8th line :  40
          9th line :  44
         10th line :  13
         11th line :  33
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :  35
          2th line :   5
          3th line :  10
          4th line :  37
          5th line :  11
          6th line :  41
          7th line :  12
          8th line :  42
          9th line :  32
         10th line :   3
         11th line :  39
         12th line :  40
         13th line :  44
         14th line :  13
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 36
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         96-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  112 if_id_IR: 4163040b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a00528adX4d42040b000000000000006cxx
id_di_NPC:                  108, id_di_IR: 4d42040b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  37 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 11 rob_full: 0 tail: 11 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  11
          1th line :  41
          2th line :  12
          3th line :  42
          4th line :  32
          5th line :   3
          6th line :  39
          7th line :  40
          8th line :  44
          9th line :  13
         10th line :  33
         11th line :  36
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :   5
          2th line :  10
          3th line :  37
          4th line :  11
          5th line :  41
          6th line :  12
          7th line :  42
          8th line :  32
          9th line :   3
         10th line :  39
         11th line :  40
         12th line :  44
         13th line :  13
         14th line :  33
         15th line :  36
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         97-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  116 if_id_IR: 4d62040c if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000045a5cX4163040b0000000000000070xx
id_di_NPC:                  112, id_di_IR: 4163040b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  65 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 102 rob_retire.T_new:  99 rob_retire.busy: 1 rob_free_rows_next: 11 rob_full: 0 tail: 10 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  41
          1th line :  12
          2th line :  42
          3th line :  32
          4th line :   3
          5th line :  39
          6th line :  40
          7th line :  44
          8th line :  13
          9th line :  33
         10th line :  36
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :   5
          2th line :  10
          3th line :  37
          4th line :  11
          5th line :  41
          6th line :  12
          7th line :  42
          8th line :  32
          9th line :   3
         10th line :  39
         11th line :  40
         12th line :  44
         13th line :  13
         14th line :  33
         15th line :  36
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 38
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         98-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  120 if_id_IR: 4183040c if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a00548bdX4d62040c0000000000000074xx
id_di_NPC:                  116, id_di_IR: 4d62040c, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  41 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail:  9 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  12
          1th line :  42
          2th line :  32
          3th line :   3
          4th line :  39
          5th line :  40
          6th line :  44
          7th line :  13
          8th line :  33
          9th line :  36
         10th line :  38
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   5
          1th line :  10
          2th line :  37
          3th line :  11
          4th line :  41
          5th line :  12
          6th line :  42
          7th line :  32
          8th line :   3
          9th line :  39
         10th line :  40
         11th line :  44
         12th line :  13
         13th line :  33
         14th line :  36
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         99-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  124 if_id_IR: 4d820401 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004629cX4183040c0000000000000078xx
id_di_NPC:                  120, id_di_IR: 4183040c, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 110 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  9 rob_full: 0 tail:  8 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :  42
          1th line :  32
          2th line :   3
          3th line :  39
          4th line :  40
          5th line :  44
          6th line :  13
          7th line :  33
          8th line :  36
          9th line :  38
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   5
          1th line :  10
          2th line :  37
          3th line :  11
          4th line :  41
          5th line :  12
          6th line :  42
          7th line :  32
          8th line :   3
          9th line :  39
         10th line :  40
         11th line :  44
         12th line :  13
         13th line :  33
         14th line :  36
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=47026068769011138560 issue_next_npc=                                                                           1918461383665793368064 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        100-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  128 if_id_IR: 40230401 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a00550cdX4d820401000000000000007cxx
id_di_NPC:                  124, id_di_IR: 4d820401, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  42 T_new_in:                                                                                                      X CDB_tag_in:   5 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 107 rob_retire.T_new:  69 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  7 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :  32
          1th line :   3
          2th line :  39
          3th line :  40
          4th line :  44
          5th line :  13
          6th line :  33
          7th line :  36
          8th line :  38
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   5
          1th line :  10
          2th line :  37
          3th line :  11
          4th line :  41
          5th line :  12
          6th line :  42
          7th line :  32
          8th line :   3
          9th line :  39
         10th line :  40
         11th line :  44
         12th line :  13
         13th line :  33
         14th line :  36
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 43
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        101-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  132 if_id_IR: 4944168a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000502acX402304010000000000000080xx
id_di_NPC:                  128, id_di_IR: 40230401, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  10 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail:  6 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   3
          1th line :  39
          2th line :  40
          3th line :  44
          4th line :  13
          5th line :  33
          6th line :  36
          7th line :  38
          8th line :  43
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  10
          1th line :  37
          2th line :  11
          3th line :  41
          4th line :  12
          5th line :  42
          6th line :  32
          7th line :   3
          8th line :  39
          9th line :  40
         10th line :  44
         11th line :  13
         12th line :  33
         13th line :  36
         14th line :  38
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  5
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                     677926987421761522494265257706427972939054388002115727392768 issue_next_valid_inst=01000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        102-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  136 if_id_IR: 4964168b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X4000418afX4944168a0000000000000084xx
id_di_NPC:                  132, id_di_IR: 4944168a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  11 T_new_in:                                                                                                      X CDB_tag_in:  10 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:   5 rob_retire.T_new:  74 rob_retire.busy: 1 rob_free_rows_next:  8 rob_full: 0 tail:  5 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  39
          1th line :  40
          2th line :  44
          3th line :  13
          4th line :  33
          5th line :  36
          6th line :  38
          7th line :  43
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  10
          1th line :  37
          2th line :  11
          3th line :  41
          4th line :  12
          5th line :  42
          6th line :  32
          7th line :   3
          8th line :  39
          9th line :  40
         10th line :  44
         11th line :  13
         12th line :  33
         13th line :  36
         14th line :  38
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  5
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52793694451463618560 issue_next_npc=                                                                           2434970217729660813312 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        103-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  140 if_id_IR: 4984168c if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X4000538bfX4964168b0000000000000088xx
id_di_NPC:                  136, id_di_IR: 4964168b, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  12 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  7 rob_full: 0 tail:  4 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  40
          1th line :  44
          2th line :  13
          3th line :  33
          4th line :  36
          5th line :  38
          6th line :  43
          7th line :   5
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  11
          2th line :  41
          3th line :  12
          4th line :  42
          5th line :  32
          6th line :   3
          7th line :  39
          8th line :  40
          9th line :  44
         10th line :  13
         11th line :  33
         12th line :  36
         13th line :  38
         14th line :  43
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        104-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  144 if_id_IR: 4824168d if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X4000540cfX4984168c000000000000008cxx
id_di_NPC:                  140, id_di_IR: 4984168c, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  66 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  6 rob_full: 0 tail:  3 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  44
          1th line :  13
          2th line :  33
          3th line :  36
          4th line :  38
          5th line :  43
          6th line :   5
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  11
          2th line :  41
          3th line :  12
          4th line :  42
          5th line :  32
          6th line :   3
          7th line :  39
          8th line :  40
          9th line :  44
         10th line :  13
         11th line :  33
         12th line :  36
         13th line :  38
         14th line :  43
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        105-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  148 if_id_IR: 40041400 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X40005620fX4824168d0000000000000090xx
id_di_NPC:                  144, id_di_IR: 4824168d, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  64 T_new_in:                                                                                                      X CDB_tag_in:   3 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  5 rob_full: 0 tail:  2 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   6
          0th line :  13
          1th line :  33
          2th line :  36
          3th line :  38
          4th line :  43
          5th line :   5
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  11
          2th line :  41
          3th line :  12
          4th line :  42
          5th line :  32
          6th line :   3
          7th line :  39
          8th line :  40
          9th line :  44
         10th line :  13
         11th line :  33
         12th line :  36
         13th line :  38
         14th line :  43
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        106-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  152 if_id_IR: f4bffff0 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000046c0fX400414000000000000000094xx
id_di_NPC:                  148, id_di_IR: 40041400, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  4 rob_full: 0 tail:  1 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0001101 T_old = 1000000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  33
          1th line :  36
          2th line :  38
          3th line :  43
          4th line :   5
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  11
          2th line :  41
          3th line :  12
          4th line :  42
          5th line :  32
          6th line :   3
          7th line :  39
          8th line :  40
          9th line :  44
         10th line :  13
         11th line :  33
         12th line :  36
         13th line :  38
         14th line :  43
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=47116140815248310272 issue_next_npc=                                                                           2066035336255469781140 issue_next_valid_inst=00011
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        107-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   92 if_id_IR: 40803404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X03085fe3fXf4bffff00000000000000098xx
id_di_NPC:                  152, id_di_IR: f4bffff0, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  4 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  68 T_new_in:                                                                                                      X CDB_tag_in:  37 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 111 rob_retire.T_new: 101 rob_retire.busy: 1 rob_free_rows_next:  4 rob_full: 0 tail:  0 head: 11
ROB_Row =           0,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0001101 T_old = 1000000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1100100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  33
          1th line :  36
          2th line :  38
          3th line :  43
          4th line :   5
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  11
          2th line :  41
          3th line :  12
          4th line :  42
          5th line :  32
          6th line :   3
          7th line :  39
          8th line :  40
          9th line :  44
         10th line :  13
         11th line :  33
         12th line :  36
         13th line :  38
         14th line :  43
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 47
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                 17600397564072061704382789721320561993697037669177365733997552769202795705270272 issue_next_valid_inst=10000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        108-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   96 if_id_IR: 4081fda5 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000050c4fX40803404000000000000005cxx
id_di_NPC:                   92, id_di_IR: 40803404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  99 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  3 rob_full: 0 tail: 15 head: 10
ROB_Row =           0,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0001101 T_old = 1000000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  36
          1th line :  38
          2th line :  43
          3th line :   5
          4th line :  47
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  11
          1th line :  41
          2th line :  12
          3th line :  42
          4th line :  32
          5th line :   3
          6th line :  39
          7th line :  40
          8th line :  44
          9th line :  13
         10th line :  33
         11th line :  36
         12th line :  38
         13th line :  43
         14th line :   5
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 37
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=52883766497782136832 issue_next_npc=                                     728143801304854968604951573092089304270381988751852502515804 issue_next_valid_inst=01011
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        109-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  100 if_id_IR: 4c22040a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X70005221fX4081fda50000000000000060xx
id_di_NPC:                   96, id_di_IR: 4081fda5, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  67 T_new_in:                                                                                                      X CDB_tag_in:  11 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  37 rob_retire.T_new:  75 rob_retire.busy: 1 rob_free_rows_next:  3 rob_full: 0 tail: 14 head: 10
ROB_Row =           0,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0001101 T_old = 1000000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0001011 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1000101 T_old = 1101011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100011 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   4
          0th line :  38
          1th line :  43
          2th line :   5
          3th line :  47
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  11
          1th line :  41
          2th line :  12
          3th line :  42
          4th line :  32
          5th line :   3
          6th line :  39
          7th line :  40
          8th line :  44
          9th line :  13
         10th line :  33
         11th line :  36
         12th line :  38
         13th line :  43
         14th line :   5
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 37
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        110-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  104 if_id_IR: 4143040a if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X5a005320dX4c22040a0000000000000064xx
id_di_NPC:                  100, id_di_IR: 4c22040a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00001 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  38 T_new_in:                                                                                                      X CDB_tag_in:  63 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  2 rob_full: 0 tail: 13 head:  9
ROB_Row =           0,  busy = 1, halt = 0, branch : 1, T_new = 0111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0001101 T_old = 1000000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1001011 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1101111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0000101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100011 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   4
          0th line :  43
          1th line :   5
          2th line :  47
          3th line :  37
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  12
          2th line :  42
          3th line :  32
          4th line :   3
          5th line :  39
          6th line :  40
          7th line :  44
          8th line :  13
          9th line :  33
         10th line :  36
         11th line :  38
         12th line :  43
         13th line :   5
         14th line :  47
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:        111-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                  108 if_id_IR: 4d42040b if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000055a6cX4143040a0000000000000068xx
id_di_NPC:                  104, id_di_IR: 4143040a, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00001 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  3 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 103 T_new_in:                                                                                                      X CDB_tag_in:  39 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  1 rob_full: 0 tail: 12 head:  9
ROB_Row =           0,  busy = 1, halt = 0, branch : 1, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0001101 T_old = 1000000 
ROB_Row =           2,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000010 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0001100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 0001011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 0001010 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 0101010 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 1101110 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0001100 T_old = 0101001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 1000001 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1001011 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1101111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0100110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1100011 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000100 
*******************************************************************


----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   3
          0th line :   5
          1th line :  47
          2th line :  37
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  12
          2th line :  42
          3th line :  32
          4th line :   3
          5th line :  39
          6th line :  40
          7th line :  44
          8th line :  13
          9th line :  33
         10th line :  36
         11th line :  38
         12th line :  43
         13th line :   5
         14th line :  47
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 46
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg : 35
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg :  1
Reg:         13, busy: 1, Phys Reg :  2
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------

branch_not_taken : 0, pred_incorrect : 0


