simLibName = "EMG_TestBench"
simCellName = "TB_PGA_MEG"
simViewName = "config"
simSimulator = "verilog"
simNetlistHier = t
