{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4af34f32-b6cc-47de-9bca-cbec8f66714d",
   "metadata": {},
   "source": [
    "# Tiled (not vectorized) Matrix addition\n",
    "\n",
    "Requires (at least): `VITIS_DIR`, `XRT_DIR`, `XILINXD_LICENSE_FILE` env variables (to be read in [util.py](util.py))."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f86cbc1-aff3-4c1e-beb8-408f0de59990",
   "metadata": {},
   "source": [
    "## Boilerplate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "b0d640f2-7d6a-4e98-8b7d-328fb9ee6bda",
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "\n",
    "from aie.extras.dialects.ext import arith, func, linalg\n",
    "from filelock import FileLock\n",
    "import numpy as np\n",
    "\n",
    "from aie.dialects import aie, aiex\n",
    "from aie.dialects.aie import AIEDevice, DMAChannelDir, LockAction, WireBundle\n",
    "from aie.dialects.linalg.opdsl.ops.core_named_ops import fill as linalg_fill\n",
    "from aie.dialects.scf import for_ as range_, yield_\n",
    "import aie.extras.types as T\n",
    "from aie.extras.context import RAIIMLIRContext, ExplicitlyManagedModule\n",
    "from aie.util import tiling_calculator_n_tiles\n",
    "from aie.xrt import XCLBin\n",
    "from util import (\n",
    "    compile_without_vectorization,\n",
    "    construct_and_print_module,\n",
    "    make_xclbin,\n",
    ")\n",
    "\n",
    "DMA = WireBundle.DMA\n",
    "S2MM = DMAChannelDir.S2MM\n",
    "MM2S = DMAChannelDir.MM2S\n",
    "Acquire = LockAction.Acquire\n",
    "AcquireGreaterEqual = LockAction.AcquireGreaterEqual\n",
    "Release = LockAction.Release"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dc6e8012-8a9e-4172-8159-720a345ce388",
   "metadata": {},
   "source": [
    "# Explicit context and module management"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "cb02b454-c4c5-4dab-9be4-4db50d9ae28c",
   "metadata": {},
   "outputs": [],
   "source": [
    "ctx = RAIIMLIRContext()\n",
    "module = ExplicitlyManagedModule()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d087e08d-a14a-4503-b983-cdfdbbefd79b",
   "metadata": {},
   "source": [
    "# Test params"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "0d02f2b6-3e1e-4e8b-86b1-aa6714ed6682",
   "metadata": {},
   "outputs": [],
   "source": [
    "RANDOM_NUMBER = random.randint(0, 100)\n",
    "M = N = 16\n",
    "n_tile_rows = n_tile_cols = 2\n",
    "tile_rows, tile_cols = M // n_tile_rows, N // n_tile_cols\n",
    "_, _, (d1_size, d1_stride), (d0_size, d0_stride) = tiling_calculator_n_tiles(\n",
    "    M, N, n_tile_rows=n_tile_rows, n_tile_cols=n_tile_cols\n",
    ")\n",
    "npu_insts = aiex.npu.get_prolog()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "77302ed6-06af-497c-a230-f612b6bfe55d",
   "metadata": {},
   "source": [
    "# Configure data movement and specify kernel (all together for now)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "048a579b-c8ed-4fa3-9aa4-58e4267543bc",
   "metadata": {},
   "outputs": [],
   "source": [
    "@aie.device(AIEDevice.npu)\n",
    "def npu():  # function name isn't load-bearing\n",
    "\n",
    "    # tiles that will participate\n",
    "    shim_tile_0_0 = aie.tile(0, 0)\n",
    "    mem_tile_0_1 = aie.tile(0, 1)\n",
    "    compute_tile_0_2 = aie.tile(0, 2)\n",
    "\n",
    "    ###\n",
    "    # \"automatic\" switchbox configuration (you specify start and endpoint and the compiler does the routing/config)\n",
    "    ###\n",
    "\n",
    "    # input flow (ie host -> compute tile direction)\n",
    "    input_a_tile_0_0_to_tile_0_1 = aie.flow(\n",
    "        source=shim_tile_0_0,\n",
    "        source_bundle=DMA,\n",
    "        source_channel=0,\n",
    "        dest=mem_tile_0_1,\n",
    "        dest_bundle=DMA,\n",
    "        dest_channel=0,\n",
    "    )\n",
    "    input_a_tile_0_1_to_tile_0_2 = aie.flow(\n",
    "        source=mem_tile_0_1,\n",
    "        source_bundle=DMA,\n",
    "        source_channel=0,\n",
    "        dest=compute_tile_0_2,\n",
    "        dest_bundle=DMA,\n",
    "        dest_channel=0,\n",
    "    )\n",
    "    input_b_tile_0_0_to_tile_0_1 = aie.flow(\n",
    "        source=shim_tile_0_0,\n",
    "        source_bundle=DMA,\n",
    "        source_channel=1,\n",
    "        dest=mem_tile_0_1,\n",
    "        dest_bundle=DMA,\n",
    "        dest_channel=1,\n",
    "    )\n",
    "    input_b_tile_0_1_to_tile_0_2 = aie.flow(\n",
    "        source=mem_tile_0_1,\n",
    "        source_bundle=DMA,\n",
    "        source_channel=1,\n",
    "        dest=compute_tile_0_2,\n",
    "        dest_bundle=DMA,\n",
    "        dest_channel=1,\n",
    "    )\n",
    "    output_c_tile_0_2_to_tile_0_1 = aie.flow(\n",
    "        source=compute_tile_0_2,\n",
    "        source_bundle=DMA,\n",
    "        source_channel=0,\n",
    "        dest=mem_tile_0_1,\n",
    "        dest_bundle=DMA,\n",
    "        dest_channel=2,\n",
    "    )\n",
    "    output_c_tile_0_1_to_tile_0_0 = aie.flow(\n",
    "        source=mem_tile_0_1,\n",
    "        source_bundle=DMA,\n",
    "        source_channel=2,\n",
    "        dest=shim_tile_0_0,\n",
    "        dest_bundle=DMA,\n",
    "        dest_channel=0,\n",
    "    )\n",
    "\n",
    "    # see https://andreroesti.com/data-layout-viz/data_layout.html for\n",
    "    # a conceptual explanation of size (called wrap there) and stride (called step there).\n",
    "    # note: di are in reverse order relative to what you expect -> strides[3] = {d2_stride, d1_stride, d0_stride}\n",
    "    # note: upper-left coordinates (0, 0), (0, 8), (128, 0), (128, 8) of tiles we're sending (and receiving)\n",
    "\n",
    "    # read in A operand chopped up into 4 tiles\n",
    "    offsets = [\n",
    "        0,\n",
    "        0 + d0_size * d0_stride,\n",
    "        d1_size * d1_stride,\n",
    "        d1_size * d1_stride + d0_size * d0_stride,\n",
    "    ]\n",
    "    # all tiles are in column 0\n",
    "    col = 0\n",
    "\n",
    "    # ddr_id is used to indicate which (positional) arg on the host side this shim dma config corresponds to.\n",
    "    # (yes this is a weird naming/assignment but it's due to a hack in implementation...)\n",
    "    ddr_id = 0\n",
    "    for i, bd_id in enumerate(range(4)):\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.writebd_shimtile(\n",
    "                col,\n",
    "                bd_id,\n",
    "                tile_rows * tile_cols,\n",
    "                offsets[i],\n",
    "                ddr_id,\n",
    "                d1_size=d1_size,\n",
    "                d1_stride=d1_stride,\n",
    "                d0_size=d0_size,\n",
    "                d0_stride=d0_stride,\n",
    "            )\n",
    "        )\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.shimtile_push_queue(\n",
    "                MM2S, input_a_tile_0_0_to_tile_0_1.source_channel, col, bd_id\n",
    "            )\n",
    "        )\n",
    "\n",
    "    # in B\n",
    "    ddr_id = 1\n",
    "    for i, bd_id in enumerate(range(bd_id + 1, bd_id + 1 + 4)):\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.writebd_shimtile(\n",
    "                col,\n",
    "                bd_id,\n",
    "                tile_rows * tile_cols,\n",
    "                offsets[i],\n",
    "                ddr_id,\n",
    "                d1_size=d1_size,\n",
    "                d1_stride=d1_stride,\n",
    "                d0_size=d0_size,\n",
    "                d0_stride=d0_stride,\n",
    "            )\n",
    "        )\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.shimtile_push_queue(\n",
    "                MM2S, input_b_tile_0_0_to_tile_0_1.source_channel, col, bd_id\n",
    "            )\n",
    "        )\n",
    "\n",
    "    # out C\n",
    "    ddr_id = 2\n",
    "    for i, bd_id in enumerate(range(bd_id + 1, bd_id + 1 + 4)):\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.writebd_shimtile(\n",
    "                bd_id,\n",
    "                tile_rows * tile_cols,\n",
    "                offsets[i],\n",
    "                ddr_id,\n",
    "                d1_size=d1_size,\n",
    "                d1_stride=d1_stride,\n",
    "                d0_size=d0_size,\n",
    "                d0_stride=d0_stride,\n",
    "            )\n",
    "        )\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.shimtile_push_queue(\n",
    "                S2MM, output_c_tile_0_1_to_tile_0_0.dest_channel, col, bd_id\n",
    "            )\n",
    "        )\n",
    "        npu_insts.extend(\n",
    "            aiex.npu.sync(\n",
    "                channel=0, column=0, column_num=1, direction=0, row=0, row_num=1\n",
    "            )\n",
    "        )\n",
    "\n",
    "    # memtile_0_1 is just passthrough so buffers can be \"locally scoped\" and don't need\n",
    "    # explicit lock management\n",
    "    @aie.memtile_dma(mem_tile_0_1)\n",
    "    def memtile_dma_0_1():\n",
    "        # input flow\n",
    "        buffer_0_1_a = aie.buffer(mem_tile_0_1, (tile_rows, tile_cols), T.i32())\n",
    "        buffer_0_1_b = aie.buffer(mem_tile_0_1, (tile_rows, tile_cols), T.i32())\n",
    "        # output flow\n",
    "        buffer_0_1_c = aie.buffer(mem_tile_0_1, (tile_rows, tile_cols), T.i32())\n",
    "\n",
    "        aiex.forward_bd(\n",
    "            mem_tile_0_1,\n",
    "            buffer_0_1_a,\n",
    "            input_a_tile_0_0_to_tile_0_1.dest_channel,\n",
    "        )\n",
    "        aiex.forward_bd(\n",
    "            mem_tile_0_1,\n",
    "            buffer_0_1_b,\n",
    "            input_b_tile_0_0_to_tile_0_1.dest_channel,\n",
    "        )\n",
    "        aiex.forward_bd(\n",
    "            mem_tile_0_1,\n",
    "            buffer_0_1_c,\n",
    "            output_c_tile_0_1_to_tile_0_0.source_channel,\n",
    "        )\n",
    "\n",
    "        aie.end()\n",
    "\n",
    "    # compute tile operates on buffers from through the DMA engine\n",
    "    # and the kernel code and thus needs \"globally\" scoped buffers\n",
    "    # and explicitly managed locks\n",
    "    # in\n",
    "    buffer_0_2_a = aie.buffer(compute_tile_0_2, (tile_rows, tile_cols), T.i32())\n",
    "    buffer_0_2_b = aie.buffer(compute_tile_0_2, (tile_rows, tile_cols), T.i32())\n",
    "    # out\n",
    "    buffer_0_2_c = aie.buffer(compute_tile_0_2, (tile_rows, tile_cols), T.i32())\n",
    "\n",
    "    lock_0_2_read_in_a = aie.lock(compute_tile_0_2, lock_id=0, init=1)\n",
    "    lock_0_2_use_a = aie.lock(compute_tile_0_2, lock_id=1, init=0)\n",
    "    lock_0_2_read_in_b = aie.lock(compute_tile_0_2, lock_id=2, init=1)\n",
    "    lock_0_2_use_b = aie.lock(compute_tile_0_2, lock_id=3, init=0)\n",
    "    lock_0_2_use_c = aie.lock(compute_tile_0_2, lock_id=4, init=1)\n",
    "    lock_0_2_write_out_c = aie.lock(compute_tile_0_2, lock_id=5, init=0)\n",
    "\n",
    "    @aie.mem(compute_tile_0_2)\n",
    "    def mem_0_2():\n",
    "        ###\n",
    "        # input buffer descriptor processing\n",
    "        ###\n",
    "        @aie.dma(S2MM, input_a_tile_0_1_to_tile_0_2.dest_channel)\n",
    "        def dma1():\n",
    "            # acquire lock_0_2_read_in_a, \"process\" buffer_0_2_a, release lock_0_2_use_a\n",
    "            # and loop (ie implicitly this \"bd processing\" happens repeatedly until the program is finished)\n",
    "            aiex.process_bd(lock_0_2_read_in_a, buffer_0_2_a, lock_0_2_use_a)\n",
    "\n",
    "        @aie.dma(S2MM, input_b_tile_0_1_to_tile_0_2.dest_channel)\n",
    "        def dma2():\n",
    "            # acquire lock_0_2_read_in_b, \"process\" buffer_0_2_b, release lock_0_2_use_b\n",
    "            aiex.process_bd(lock_0_2_read_in_b, buffer_0_2_b, lock_0_2_use_b)\n",
    "\n",
    "        # output\n",
    "        @aie.dma(MM2S, output_c_tile_0_2_to_tile_0_1.source_channel)\n",
    "        def dma3():\n",
    "            # acquire lock_0_2_write_out_c, \"process\" buffer_0_2_c, release lock_0_2_use_c\n",
    "            aiex.process_bd(lock_0_2_write_out_c, buffer_0_2_c, lock_0_2_use_c)\n",
    "\n",
    "        aie.end()\n",
    "\n",
    "    # actual kernel: a + b + random_number (a,b  are tiles in A, B)\n",
    "    @aie.core(compute_tile_0_2)\n",
    "    def core():\n",
    "        for _ in range_(0, n_tile_rows):\n",
    "            for _ in range_(0, n_tile_cols):\n",
    "                with (\n",
    "                    aiex.hold_lock(lock_0_2_use_a, lock_0_2_read_in_a),\n",
    "                    aiex.hold_lock(lock_0_2_use_b, lock_0_2_read_in_b),\n",
    "                    aiex.hold_lock(lock_0_2_use_c, lock_0_2_write_out_c),\n",
    "                ):\n",
    "                    linalg_fill(arith.constant(RANDOM_NUMBER), outs=[buffer_0_2_c])\n",
    "                    linalg.add(buffer_0_2_a, buffer_0_2_c, buffer_0_2_c)\n",
    "                    linalg.add(buffer_0_2_b, buffer_0_2_c, buffer_0_2_c)\n",
    "\n",
    "                yield_([])\n",
    "            yield_([])"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0fd4e057-df39-4a4e-ad4c-938f4bdeabf8",
   "metadata": {},
   "source": [
    "# \"Finish\" module and print/show IR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "8b67296d-ee45-4391-babe-36cc5d2caa95",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module {\n",
      "  aie.device(npu) {\n",
      "    %tile_0_0 = aie.tile(0, 0)\n",
      "    %tile_0_1 = aie.tile(0, 1)\n",
      "    %tile_0_2 = aie.tile(0, 2)\n",
      "    aie.flow(%tile_0_0, DMA : 0, %tile_0_1, DMA : 0)\n",
      "    aie.flow(%tile_0_1, DMA : 0, %tile_0_2, DMA : 0)\n",
      "    aie.flow(%tile_0_0, DMA : 1, %tile_0_1, DMA : 1)\n",
      "    aie.flow(%tile_0_1, DMA : 1, %tile_0_2, DMA : 1)\n",
      "    aie.flow(%tile_0_2, DMA : 0, %tile_0_1, DMA : 2)\n",
      "    aie.flow(%tile_0_1, DMA : 2, %tile_0_0, DMA : 0)\n",
      "    func.func @bobsyouruncle() {\n",
      "      aiex.npu.writebd_shimtile {bd_id = 0 : i32, buffer_length = 64 : i32, buffer_offset = 0 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 0 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119316 : ui32, column = 0 : i32, row = 0 : i32, value = 0 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 1 : i32, buffer_length = 64 : i32, buffer_offset = 32 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 0 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119316 : ui32, column = 0 : i32, row = 0 : i32, value = 1 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 2 : i32, buffer_length = 64 : i32, buffer_offset = 512 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 0 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119316 : ui32, column = 0 : i32, row = 0 : i32, value = 2 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 3 : i32, buffer_length = 64 : i32, buffer_offset = 544 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 0 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119316 : ui32, column = 0 : i32, row = 0 : i32, value = 3 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 4 : i32, buffer_length = 64 : i32, buffer_offset = 0 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 1 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119324 : ui32, column = 0 : i32, row = 0 : i32, value = 4 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 5 : i32, buffer_length = 64 : i32, buffer_offset = 32 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 1 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119324 : ui32, column = 0 : i32, row = 0 : i32, value = 5 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 6 : i32, buffer_length = 64 : i32, buffer_offset = 512 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 1 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119324 : ui32, column = 0 : i32, row = 0 : i32, value = 6 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 7 : i32, buffer_length = 64 : i32, buffer_offset = 544 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 1 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119324 : ui32, column = 0 : i32, row = 0 : i32, value = 7 : ui32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 8 : i32, buffer_length = 64 : i32, buffer_offset = 0 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 2 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119300 : ui32, column = 0 : i32, row = 0 : i32, value = 2147483656 : ui32}\n",
      "      aiex.npu.sync {channel = 0 : i32, column = 0 : i32, column_num = 1 : i32, direction = 0 : i32, row = 0 : i32, row_num = 1 : i32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 9 : i32, buffer_length = 64 : i32, buffer_offset = 32 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 2 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119300 : ui32, column = 0 : i32, row = 0 : i32, value = 2147483657 : ui32}\n",
      "      aiex.npu.sync {channel = 0 : i32, column = 0 : i32, column_num = 1 : i32, direction = 0 : i32, row = 0 : i32, row_num = 1 : i32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 10 : i32, buffer_length = 64 : i32, buffer_offset = 512 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 2 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119300 : ui32, column = 0 : i32, row = 0 : i32, value = 2147483658 : ui32}\n",
      "      aiex.npu.sync {channel = 0 : i32, column = 0 : i32, column_num = 1 : i32, direction = 0 : i32, row = 0 : i32, row_num = 1 : i32}\n",
      "      aiex.npu.writebd_shimtile {bd_id = 11 : i32, buffer_length = 64 : i32, buffer_offset = 544 : i32, column = 0 : i32, column_num = 1 : i32, d0_size = 8 : i32, d0_stride = 0 : i32, d1_size = 8 : i32, d1_stride = 15 : i32, d2_stride = 0 : i32, ddr_id = 2 : i32, enable_packet = 0 : i32, iteration_current = 0 : i32, iteration_size = 0 : i32, iteration_stride = 0 : i32, lock_acq_enable = 0 : i32, lock_acq_id = 0 : i32, lock_acq_val = 0 : i32, lock_rel_id = 0 : i32, lock_rel_val = 0 : i32, next_bd = 0 : i32, out_of_order_id = 0 : i32, packet_id = 0 : i32, packet_type = 0 : i32, use_next_bd = 0 : i32, valid_bd = 1 : i32}\n",
      "      aiex.npu.write32 {address = 119300 : ui32, column = 0 : i32, row = 0 : i32, value = 2147483659 : ui32}\n",
      "      aiex.npu.sync {channel = 0 : i32, column = 0 : i32, column_num = 1 : i32, direction = 0 : i32, row = 0 : i32, row_num = 1 : i32}\n",
      "      return\n",
      "    }\n",
      "    %memtile_dma_0_1 = aie.memtile_dma(%tile_0_1) {\n",
      "      %buffer_0_1 = aie.buffer(%tile_0_1) : memref<8x8xi32>\n",
      "      %buffer_0_1_7 = aie.buffer(%tile_0_1) : memref<8x8xi32>\n",
      "      %buffer_0_1_8 = aie.buffer(%tile_0_1) : memref<8x8xi32>\n",
      "      %read_in_lock = aie.lock(%tile_0_1) {init = 1 : i32, sym_name = \"read_in_lock\"}\n",
      "      %write_out_lock = aie.lock(%tile_0_1) {init = 0 : i32, sym_name = \"write_out_lock\"}\n",
      "      %0 = aie.dma(S2MM, 0) [{\n",
      "        aie.use_lock(%read_in_lock, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_1 : memref<8x8xi32>)\n",
      "        aie.use_lock(%write_out_lock, Release)\n",
      "      }]\n",
      "      %1 = aie.dma(MM2S, 0) [{\n",
      "        aie.use_lock(%write_out_lock, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_1 : memref<8x8xi32>)\n",
      "        aie.use_lock(%read_in_lock, Release)\n",
      "      }]\n",
      "      %read_in_lock_9 = aie.lock(%tile_0_1) {init = 1 : i32, sym_name = \"read_in_lock\"}\n",
      "      %write_out_lock_10 = aie.lock(%tile_0_1) {init = 0 : i32, sym_name = \"write_out_lock\"}\n",
      "      %2 = aie.dma(S2MM, 1) [{\n",
      "        aie.use_lock(%read_in_lock_9, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_1_7 : memref<8x8xi32>)\n",
      "        aie.use_lock(%write_out_lock_10, Release)\n",
      "      }]\n",
      "      %3 = aie.dma(MM2S, 1) [{\n",
      "        aie.use_lock(%write_out_lock_10, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_1_7 : memref<8x8xi32>)\n",
      "        aie.use_lock(%read_in_lock_9, Release)\n",
      "      }]\n",
      "      %read_in_lock_11 = aie.lock(%tile_0_1) {init = 1 : i32, sym_name = \"read_in_lock\"}\n",
      "      %write_out_lock_12 = aie.lock(%tile_0_1) {init = 0 : i32, sym_name = \"write_out_lock\"}\n",
      "      %4 = aie.dma(S2MM, 2) [{\n",
      "        aie.use_lock(%read_in_lock_11, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_1_8 : memref<8x8xi32>)\n",
      "        aie.use_lock(%write_out_lock_12, Release)\n",
      "      }]\n",
      "      %5 = aie.dma(MM2S, 2) [{\n",
      "        aie.use_lock(%write_out_lock_12, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_1_8 : memref<8x8xi32>)\n",
      "        aie.use_lock(%read_in_lock_11, Release)\n",
      "      }]\n",
      "      aie.end\n",
      "    }\n",
      "    %buffer_0_2 = aie.buffer(%tile_0_2) : memref<8x8xi32>\n",
      "    %buffer_0_2_0 = aie.buffer(%tile_0_2) : memref<8x8xi32>\n",
      "    %buffer_0_2_1 = aie.buffer(%tile_0_2) : memref<8x8xi32>\n",
      "    %lock_0_2 = aie.lock(%tile_0_2, 0) {init = 1 : i32}\n",
      "    %lock_0_2_2 = aie.lock(%tile_0_2, 1) {init = 0 : i32}\n",
      "    %lock_0_2_3 = aie.lock(%tile_0_2, 2) {init = 1 : i32}\n",
      "    %lock_0_2_4 = aie.lock(%tile_0_2, 3) {init = 0 : i32}\n",
      "    %lock_0_2_5 = aie.lock(%tile_0_2, 4) {init = 1 : i32}\n",
      "    %lock_0_2_6 = aie.lock(%tile_0_2, 5) {init = 0 : i32}\n",
      "    %mem_0_2 = aie.mem(%tile_0_2) {\n",
      "      %0 = aie.dma(S2MM, 0) [{\n",
      "        aie.use_lock(%lock_0_2, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_2 : memref<8x8xi32>)\n",
      "        aie.use_lock(%lock_0_2_2, Release)\n",
      "      }]\n",
      "      %1 = aie.dma(S2MM, 1) [{\n",
      "        aie.use_lock(%lock_0_2_3, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_2_0 : memref<8x8xi32>)\n",
      "        aie.use_lock(%lock_0_2_4, Release)\n",
      "      }]\n",
      "      %2 = aie.dma(MM2S, 0) [{\n",
      "        aie.use_lock(%lock_0_2_6, AcquireGreaterEqual)\n",
      "        aie.dma_bd(%buffer_0_2_1 : memref<8x8xi32>)\n",
      "        aie.use_lock(%lock_0_2_5, Release)\n",
      "      }]\n",
      "      aie.end\n",
      "    }\n",
      "    %core_0_2 = aie.core(%tile_0_2) {\n",
      "      %c0 = arith.constant 0 : index\n",
      "      %c2 = arith.constant 2 : index\n",
      "      %c1 = arith.constant 1 : index\n",
      "      scf.for %arg0 = %c0 to %c2 step %c1 {\n",
      "        %c0_7 = arith.constant 0 : index\n",
      "        %c2_8 = arith.constant 2 : index\n",
      "        %c1_9 = arith.constant 1 : index\n",
      "        scf.for %arg1 = %c0_7 to %c2_8 step %c1_9 {\n",
      "          aie.use_lock(%lock_0_2_2, AcquireGreaterEqual)\n",
      "          aie.use_lock(%lock_0_2_4, AcquireGreaterEqual)\n",
      "          aie.use_lock(%lock_0_2_5, AcquireGreaterEqual)\n",
      "          %c36_i32 = arith.constant 36 : i32\n",
      "          linalg.fill ins(%c36_i32 : i32) outs(%buffer_0_2_1 : memref<8x8xi32>)\n",
      "          linalg.add ins(%buffer_0_2, %buffer_0_2_1 : memref<8x8xi32>, memref<8x8xi32>) outs(%buffer_0_2_1 : memref<8x8xi32>)\n",
      "          linalg.add ins(%buffer_0_2_0, %buffer_0_2_1 : memref<8x8xi32>, memref<8x8xi32>) outs(%buffer_0_2_1 : memref<8x8xi32>)\n",
      "          aie.use_lock(%lock_0_2_6, Release)\n",
      "          aie.use_lock(%lock_0_2_3, Release)\n",
      "          aie.use_lock(%lock_0_2, Release)\n",
      "        }\n",
      "      }\n",
      "      aie.end\n",
      "    }\n",
      "  }\n",
      "}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "module.finish()\n",
    "module = module.module\n",
    "print(ctx.module)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fa9e9ff-195a-4915-a95f-7abd6864419c",
   "metadata": {},
   "source": [
    "# Compile (this is the part where env variables come into play)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "0eef8a7e-2b1f-43ad-8349-81e2ff49ecc9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# shim DMA as npu instructions\n",
    "compile_without_vectorization(ctx.module, workdir)\n",
    "xclbin_path = make_xclbin(ctx.module, workdir)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0932f876-3cfa-4d15-ad63-b55cd8b85052",
   "metadata": {},
   "source": [
    "# Run"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "0f90e7a0-b2af-42af-8797-b2260a5074b1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# FileLock because this runs in CI where multiple jobs might be attempting to run (and the device isn't multi-tenant yet)\n",
    "with FileLock(\"/tmp/npu.lock\"):\n",
    "    # XRT manager\n",
    "    xclbin = XCLBin(xclbin_path, \"MLIR_AIE\")\n",
    "    # configure shim dmas\n",
    "    xclbin.load_npu_instructions(npu_insts)\n",
    "\n",
    "    # initialize input operands and zero out output\n",
    "    views = xclbin.mmap_buffers([(M, N), (M, N), (M, N)], np.int32)\n",
    "\n",
    "    wrap_A = np.asarray(views[0])\n",
    "    wrap_B = np.asarray(views[1])\n",
    "    wrap_C = np.asarray(views[2])\n",
    "\n",
    "    A = np.random.randint(0, 10, (M, N), dtype=np.int32)\n",
    "    B = np.random.randint(0, 10, (M, N), dtype=np.int32)\n",
    "    C = np.zeros((M, N), dtype=np.int32)\n",
    "\n",
    "    np.copyto(wrap_A, A, casting=\"no\")\n",
    "    np.copyto(wrap_B, B, casting=\"no\")\n",
    "    np.copyto(wrap_C, C, casting=\"no\")\n",
    "\n",
    "    # run\n",
    "    xclbin.sync_buffers_to_device()\n",
    "    xclbin.run()\n",
    "    xclbin.wait(30)\n",
    "    xclbin.sync_buffers_from_device()\n",
    "\n",
    "    # check result\n",
    "    assert np.array_equal(A + B + RANDOM_NUMBER, wrap_C)\n",
    "    assert not np.array_equal(C, wrap_C)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
