Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue May 20 22:13:01 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                49          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    153.144        0.000                      0                  322        0.055        0.000                      0                  322        7.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
lcd_inst/lcd_clk_pll/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0               {0.000 80.000}       160.000         6.250           
  clkfbout_clk_wiz_0               {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_inst/lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   153.144        0.000                      0                  322        0.055        0.000                      0                  322       53.360        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                                17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_inst/lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      153.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             153.144ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.200ns (18.537%)  route 5.274ns (81.463%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.114     8.096    lcd_inst/delay_counter
    SLICE_X2Y90          FDCE                                         r  lcd_inst/delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.507   161.507    lcd_inst/lcd_clk
    SLICE_X2Y90          FDCE                                         r  lcd_inst/delay_counter_reg[10]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169   161.239    lcd_inst/delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        161.239    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                153.144    

Slack (MET) :             153.144ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.200ns (18.537%)  route 5.274ns (81.463%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.114     8.096    lcd_inst/delay_counter
    SLICE_X2Y90          FDCE                                         r  lcd_inst/delay_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.507   161.507    lcd_inst/lcd_clk
    SLICE_X2Y90          FDCE                                         r  lcd_inst/delay_counter_reg[11]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169   161.239    lcd_inst/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        161.239    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                153.144    

Slack (MET) :             153.144ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.200ns (18.537%)  route 5.274ns (81.463%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.114     8.096    lcd_inst/delay_counter
    SLICE_X2Y90          FDCE                                         r  lcd_inst/delay_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.507   161.507    lcd_inst/lcd_clk
    SLICE_X2Y90          FDCE                                         r  lcd_inst/delay_counter_reg[12]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169   161.239    lcd_inst/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        161.239    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                153.144    

Slack (MET) :             153.166ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.200ns (18.600%)  route 5.252ns (81.400%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 161.508 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.093     8.074    lcd_inst/delay_counter
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.508   161.508    lcd_inst/lcd_clk
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[18]/C
                         clock pessimism              0.078   161.586    
                         clock uncertainty           -0.177   161.409    
    SLICE_X2Y92          FDCE (Setup_fdce_C_CE)      -0.169   161.240    lcd_inst/delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                        161.240    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                153.166    

Slack (MET) :             153.166ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.200ns (18.600%)  route 5.252ns (81.400%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 161.508 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.093     8.074    lcd_inst/delay_counter
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.508   161.508    lcd_inst/lcd_clk
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[19]/C
                         clock pessimism              0.078   161.586    
                         clock uncertainty           -0.177   161.409    
    SLICE_X2Y92          FDCE (Setup_fdce_C_CE)      -0.169   161.240    lcd_inst/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                        161.240    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                153.166    

Slack (MET) :             153.166ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.200ns (18.600%)  route 5.252ns (81.400%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 161.508 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.093     8.074    lcd_inst/delay_counter
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.508   161.508    lcd_inst/lcd_clk
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[20]/C
                         clock pessimism              0.078   161.586    
                         clock uncertainty           -0.177   161.409    
    SLICE_X2Y92          FDCE (Setup_fdce_C_CE)      -0.169   161.240    lcd_inst/delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                        161.240    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                153.166    

Slack (MET) :             153.331ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.200ns (19.087%)  route 5.087ns (80.913%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 161.506 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.928     7.909    lcd_inst/delay_counter
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.506   161.506    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
                         clock pessimism              0.116   161.622    
                         clock uncertainty           -0.177   161.445    
    SLICE_X4Y91          FDCE (Setup_fdce_C_CE)      -0.205   161.240    lcd_inst/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        161.240    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                153.331    

Slack (MET) :             153.455ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.200ns (19.553%)  route 4.937ns (80.447%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 161.505 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.778     7.759    lcd_inst/delay_counter
    SLICE_X4Y90          FDCE                                         r  lcd_inst/delay_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.505   161.505    lcd_inst/lcd_clk
    SLICE_X4Y90          FDCE                                         r  lcd_inst/delay_counter_reg[9]/C
                         clock pessimism              0.091   161.596    
                         clock uncertainty           -0.177   161.419    
    SLICE_X4Y90          FDCE (Setup_fdce_C_CE)      -0.205   161.214    lcd_inst/delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        161.214    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                153.455    

Slack (MET) :             153.475ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.200ns (19.613%)  route 4.918ns (80.387%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 161.506 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.759     7.740    lcd_inst/delay_counter
    SLICE_X4Y92          FDCE                                         r  lcd_inst/delay_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.506   161.506    lcd_inst/lcd_clk
    SLICE_X4Y92          FDCE                                         r  lcd_inst/delay_counter_reg[17]/C
                         clock pessimism              0.091   161.597    
                         clock uncertainty           -0.177   161.420    
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.205   161.215    lcd_inst/delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                        161.215    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                153.475    

Slack (MET) :             153.484ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.200ns (19.681%)  route 4.897ns (80.319%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.622     1.622    lcd_inst/lcd_clk
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     2.078 r  lcd_inst/delay_counter_reg[15]/Q
                         net (fo=3, routed)           1.052     3.130    lcd_inst/delay_counter_reg_n_0_[15]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.254 r  lcd_inst/delay_counter[0]_i_9/O
                         net (fo=1, routed)           0.427     3.681    lcd_inst/delay_counter[0]_i_9_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  lcd_inst/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.658     4.463    lcd_inst/delay_counter[0]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.587 r  lcd_inst/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.588     5.176    lcd_inst/delay_counter[0]_i_3_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.300 r  lcd_inst/delay_counter[0]_i_2/O
                         net (fo=4, routed)           0.419     5.718    lcd_inst/delay_counter[0]_i_2_n_0
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  lcd_inst/delay_counter[31]_i_5/O
                         net (fo=34, routed)          1.015     6.857    lcd_inst/cmd_ndata_writer/state_reg[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  lcd_inst/cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.738     7.719    lcd_inst/delay_counter
    SLICE_X1Y89          FDCE                                         r  lcd_inst/delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.507   161.507    lcd_inst/lcd_clk
    SLICE_X1Y89          FDCE                                         r  lcd_inst/delay_counter_reg[7]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X1Y89          FDCE (Setup_fdce_C_CE)      -0.205   161.203    lcd_inst/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        161.203    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                153.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.875%)  route 0.173ns (55.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.675     0.675    lcd_inst/lcd_clk
    SLICE_X4Y100         FDCE                                         r  lcd_inst/cmd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[5]/Q
                         net (fo=2, routed)           0.173     0.989    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[5]
    SLICE_X1Y98          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.864     0.864    lcd_inst/cmd_writer/clk_out1
    SLICE_X1Y98          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[5]/C
                         clock pessimism             -0.005     0.860    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.075     0.935    lcd_inst/cmd_writer/LCD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.469%)  route 0.168ns (50.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.676     0.676    lcd_inst/lcd_clk
    SLICE_X2Y100         FDCE                                         r  lcd_inst/cmd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     0.840 r  lcd_inst/cmd_data_reg[4]/Q
                         net (fo=2, routed)           0.168     1.008    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[4]
    SLICE_X1Y98          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.864     0.864    lcd_inst/cmd_writer/clk_out1
    SLICE_X1Y98          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[4]/C
                         clock pessimism             -0.005     0.860    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.072     0.932    lcd_inst/cmd_writer/LCD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.675     0.675    lcd_inst/lcd_clk
    SLICE_X5Y100         FDCE                                         r  lcd_inst/cmd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[3]/Q
                         net (fo=2, routed)           0.130     0.947    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[3]
    SLICE_X1Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.951     0.951    lcd_inst/cmd_writer/clk_out1
    SLICE_X1Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/C
                         clock pessimism             -0.238     0.713    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.072     0.785    lcd_inst/cmd_writer/LCD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.345%)  route 0.253ns (57.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.675     0.675    lcd_inst/lcd_clk
    SLICE_X4Y100         FDCE                                         r  lcd_inst/cmd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[5]/Q
                         net (fo=2, routed)           0.253     1.069    lcd_inst/cmd_data_writer/LCD_DATA_reg[15]_1[5]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  lcd_inst/cmd_data_writer/LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.114    lcd_inst/cmd_data_writer/LCD_DATA[5]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.864     0.864    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X1Y97          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/C
                         clock pessimism             -0.005     0.860    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.092     0.952    lcd_inst/cmd_data_writer/LCD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.675     0.675    lcd_inst/lcd_clk
    SLICE_X4Y100         FDCE                                         r  lcd_inst/cmd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[0]/Q
                         net (fo=2, routed)           0.130     0.946    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X3Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.951     0.951    lcd_inst/cmd_writer/clk_out1
    SLICE_X3Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.238     0.713    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.066     0.779    lcd_inst/cmd_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/init_rom_addr_reg_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.801%)  route 0.392ns (65.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    lcd_inst/lcd_clk
    SLICE_X8Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.164     0.729 r  lcd_inst/init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          0.182     0.910    lcd_inst/init_rom_addr_reg_n_0_[4]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.955 r  lcd_inst/init_rom_addr[5]_i_1/O
                         net (fo=2, routed)           0.210     1.165    lcd_inst/p_0_in[5]
    SLICE_X9Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.922     0.922    lcd_inst/lcd_clk
    SLICE_X9Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[5]/C
                         clock pessimism             -0.005     0.917    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.066     0.983    lcd_inst/init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.527%)  route 0.143ns (43.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592     0.592    lcd_inst/lcd_clk
    SLICE_X4Y98          FDCE                                         r  lcd_inst/write_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/write_data_reg[0]/Q
                         net (fo=1, routed)           0.143     0.876    lcd_inst/cmd_data_writer/LCD_DATA_reg[8]_1[0]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.045     0.921 r  lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.921    lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.864     0.864    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X3Y99          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.234     0.631    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091     0.722    lcd_inst/cmd_data_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594     0.594    lcd_inst/lcd_clk
    SLICE_X3Y98          FDCE                                         r  lcd_inst/write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  lcd_inst/write_data_reg[4]/Q
                         net (fo=1, routed)           0.125     0.860    lcd_inst/cmd_data_writer/LCD_DATA_reg[8]_1[4]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.045     0.905 r  lcd_inst/cmd_data_writer/LCD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.905    lcd_inst/cmd_data_writer/LCD_DATA[4]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.864     0.864    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X1Y97          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[4]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091     0.701    lcd_inst/cmd_data_writer/LCD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.675     0.675    lcd_inst/lcd_clk
    SLICE_X5Y100         FDCE                                         r  lcd_inst/cmd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[2]/Q
                         net (fo=2, routed)           0.189     1.005    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[2]
    SLICE_X1Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.951     0.951    lcd_inst/cmd_writer/clk_out1
    SLICE_X1Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[2]/C
                         clock pessimism             -0.238     0.713    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.070     0.783    lcd_inst/cmd_writer/LCD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.227ns (42.431%)  route 0.308ns (57.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594     0.594    lcd_inst/lcd_clk
    SLICE_X3Y97          FDCE                                         r  lcd_inst/cmd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.128     0.722 f  lcd_inst/cmd_start_reg/Q
                         net (fo=8, routed)           0.160     0.882    lcd_inst/cmd_start
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.099     0.981 r  lcd_inst/cmd_data[15]_i_1/O
                         net (fo=14, routed)          0.148     1.129    lcd_inst/cmd_data[15]_i_1_n_0
    SLICE_X5Y100         FDCE                                         r  lcd_inst/cmd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.949     0.949    lcd_inst/lcd_clk
    SLICE_X5Y100         FDCE                                         r  lcd_inst/cmd_data_reg[2]/C
                         clock pessimism             -0.005     0.944    
    SLICE_X5Y100         FDCE (Hold_fdce_C_CE)       -0.039     0.905    lcd_inst/cmd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0    lcd_inst/lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X4Y96      lcd_inst/active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X4Y96      lcd_inst/active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X4Y100     lcd_inst/cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X4Y99      lcd_inst/cmd_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X2Y99      lcd_inst/cmd_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X2Y99      lcd_inst/cmd_data_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     lcd_inst/cmd_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     lcd_inst/cmd_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y96      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     lcd_inst/cmd_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     lcd_inst/cmd_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    lcd_inst/lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 4.272ns (56.862%)  route 3.241ns (43.138%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=10, routed)          0.926     1.444    keypad_inst/Scanner/Col__0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.568 f  keypad_inst/Scanner/col_data_out_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           2.315     3.883    col_data_out_TRI[3]
    D9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.630     7.513 r  col_data_out_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     7.513    col_data_out[3]
    D9                                                                r  col_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.416ns (59.359%)  route 3.023ns (40.641%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.722     1.240    keypad_inst/Scanner/Col__0[0]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.148     1.388 f  keypad_inst/Scanner/col_data_out_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.302     3.689    col_data_out_TRI[2]
    D10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.750     7.439 r  col_data_out_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.439    col_data_out[2]
    D10                                                               r  col_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 4.528ns (61.877%)  route 2.790ns (38.123%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=10, routed)          0.926     1.444    keypad_inst/Scanner/Col__0[1]
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.156     1.600 f  keypad_inst/Scanner/col_data_out_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.464    col_data_out_TRI[0]
    A12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.854     7.319 r  col_data_out_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     7.319    col_data_out[0]
    A12                                                               r  col_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.253ns (60.450%)  route 2.783ns (39.550%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.722     1.240    keypad_inst/Scanner/Col__0[0]
    SLICE_X8Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.364 f  keypad_inst/Scanner/col_data_out_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           2.061     3.425    col_data_out_TRI[1]
    B11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611     7.036 r  col_data_out_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.036    col_data_out[1]
    B11                                                               r  col_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 1.625ns (30.950%)  route 3.626ns (69.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         1.250     5.251    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X6Y83          FDCE                                         f  keypad_inst/Scanner/Counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 1.625ns (30.950%)  route 3.626ns (69.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         1.250     5.251    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X6Y83          FDCE                                         f  keypad_inst/Scanner/Counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 1.625ns (30.950%)  route 3.626ns (69.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         1.250     5.251    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X6Y83          FDCE                                         f  keypad_inst/Scanner/Counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/FSM_sequential_Col_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.213ns  (logic 1.625ns (31.172%)  route 3.588ns (68.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         1.213     5.213    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X8Y85          FDCE                                         f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/FSM_sequential_Col_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.213ns  (logic 1.625ns (31.172%)  route 3.588ns (68.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         1.213     5.213    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X8Y85          FDCE                                         f  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/LFSRReset_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.213ns  (logic 1.625ns (31.172%)  route 3.588ns (68.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         1.213     5.213    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X8Y85          FDCE                                         f  keypad_inst/Scanner/LFSRReset_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[3]/C
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[3]/Q
                         net (fo=2, routed)           0.131     0.259    keypad_inst/LFSR/LFSR[3]
    SLICE_X11Y86         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[6]/C
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[6]/Q
                         net (fo=2, routed)           0.128     0.269    keypad_inst/LFSR/LFSR[6]
    SLICE_X10Y86         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init_screen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            key_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDPE                         0.000     0.000 r  init_screen_reg/C
    SLICE_X9Y84          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  init_screen_reg/Q
                         net (fo=1, routed)           0.054     0.182    keypad_inst/Scanner/init_screen
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.099     0.281 r  keypad_inst/Scanner/key_read_i_1/O
                         net (fo=1, routed)           0.000     0.281    keypad_inst_n_0
    SLICE_X9Y84          FDCE                                         r  key_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[0]/C
    SLICE_X10Y85         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[0]/Q
                         net (fo=2, routed)           0.121     0.285    keypad_inst/LFSR/LFSR[0]
    SLICE_X10Y86         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.334%)  route 0.122ns (42.666%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[9]/C
    SLICE_X10Y85         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[9]/Q
                         net (fo=2, routed)           0.122     0.286    keypad_inst/LFSR/LFSR[9]
    SLICE_X11Y85         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[2]/C
    SLICE_X10Y86         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    keypad_inst/LFSR/LFSR[2]
    SLICE_X11Y86         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_read_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            keypad_inst/Scanner/FSM_sequential_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDCE                         0.000     0.000 r  key_read_reg/C
    SLICE_X9Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  key_read_reg/Q
                         net (fo=5, routed)           0.123     0.264    keypad_inst/Scanner/key_read_reg
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.309 r  keypad_inst/Scanner/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    keypad_inst/Scanner/FSM_sequential_State[0]_i_1_n_0
    SLICE_X8Y84          FDCE                                         r  keypad_inst/Scanner/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[10]/C
    SLICE_X11Y85         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[10]/Q
                         net (fo=2, routed)           0.170     0.311    keypad_inst/LFSR/LFSR[10]
    SLICE_X11Y85         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Data_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/Scanner/Sum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.159%)  route 0.128ns (40.841%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDPE                         0.000     0.000 r  keypad_inst/Scanner/Data_reg[11]/C
    SLICE_X11Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/Scanner/Data_reg[11]/Q
                         net (fo=4, routed)           0.128     0.269    keypad_inst/Scanner/Data_reg_n_0_[11]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  keypad_inst/Scanner/Sum[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    keypad_inst/Scanner/Sum[0]_i_1_n_0
    SLICE_X11Y82         FDCE                                         r  keypad_inst/Scanner/Sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/waitbit_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            keypad_inst/Scanner/FSM_sequential_Col_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE                         0.000     0.000 r  keypad_inst/Scanner/waitbit_reg/C
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  keypad_inst/Scanner/waitbit_reg/Q
                         net (fo=8, routed)           0.073     0.221    keypad_inst/Scanner/waitbit_reg_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.098     0.319 r  keypad_inst/Scanner/FSM_sequential_Col[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    keypad_inst/Scanner/FSM_sequential_Col[1]_i_1_n_0
    SLICE_X8Y85          FDCE                                         r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.270ns (48.742%)  route 4.491ns (51.258%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.517     3.559    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.297     3.856 r  lcd_inst/LCD_DATA_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.973     6.830    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554    10.384 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.384    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.291ns (49.116%)  route 4.445ns (50.884%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.719     3.761    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.297     4.058 r  lcd_inst/LCD_DATA_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.726     6.784    LCD_DATA_OBUF[9]
    D16                  OBUF (Prop_obuf_I_O)         3.575    10.359 r  LCD_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.359    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.266ns (49.425%)  route 4.366ns (50.575%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.232     3.274    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.297     3.571 r  lcd_inst/LCD_DATA_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.134     6.705    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550    10.255 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.255    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            la_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 4.002ns (46.542%)  route 4.596ns (53.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.624     1.624    lcd_inst/lcd_clk
    SLICE_X5Y97          FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  lcd_inst/state_reg[0]/Q
                         net (fo=64, routed)          4.596     6.676    la_out_OBUF[0]
    F14                  OBUF (Prop_obuf_I_O)         3.546    10.222 r  la_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.222    la_out[0]
    F14                                                               r  la_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 4.293ns (50.643%)  route 4.184ns (49.357%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.418     3.460    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.297     3.757 r  lcd_inst/LCD_DATA_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.767     6.523    LCD_DATA_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.577    10.101 r  LCD_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.101    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.282ns (50.763%)  route 4.153ns (49.237%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.231     3.273    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.297     3.570 r  lcd_inst/LCD_DATA_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.922     6.492    LCD_DATA_OBUF[14]
    E17                  OBUF (Prop_obuf_I_O)         3.566    10.058 r  LCD_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.058    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.299ns (51.777%)  route 4.004ns (48.223%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.294     3.336    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I2_O)        0.297     3.633 r  lcd_inst/LCD_DATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.711     6.343    LCD_DATA_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.583     9.926 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.926    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.302ns (52.121%)  route 3.952ns (47.879%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.184     3.226    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.297     3.523 r  lcd_inst/LCD_DATA_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.768     6.291    LCD_DATA_OBUF[15]
    C17                  OBUF (Prop_obuf_I_O)         3.586     9.877 r  LCD_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.877    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.301ns (52.432%)  route 3.903ns (47.568%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.623     1.623    lcd_inst/lcd_clk
    SLICE_X4Y96          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     2.042 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.193     3.235    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.297     3.532 r  lcd_inst/LCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.709     6.242    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.585     9.827 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.827    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.529ns (55.483%)  route 3.634ns (44.517%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.627     1.627    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X1Y97          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419     2.046 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[7]/Q
                         net (fo=1, routed)           0.849     2.895    lcd_inst/cmd_data_writer/LCD_DATA_reg_n_0_[7]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.324     3.219 r  lcd_inst/cmd_data_writer/LCD_DATA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.785     6.004    LCD_DATA_OBUF[7]
    A17                  OBUF (Prop_obuf_I_O)         3.786     9.789 r  LCD_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.789    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.415ns (74.324%)  route 0.489ns (25.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593     0.593    lcd_inst/lcd_clk
    SLICE_X3Y94          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.489     1.222    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     2.496 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     2.496    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            la_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.428ns (70.360%)  route 0.602ns (29.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592     0.592    lcd_inst/lcd_clk
    SLICE_X4Y97          FDCE                                         r  lcd_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/state_reg[3]/Q
                         net (fo=47, routed)          0.602     1.334    la_out_OBUF[3]
    D11                  OBUF (Prop_obuf_I_O)         1.287     2.622 r  la_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.622    la_out[3]
    D11                                                               r  la_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.493ns (69.577%)  route 0.653ns (30.423%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593     0.593    lcd_inst/cmd_writer/clk_out1
    SLICE_X1Y93          FDPE                                         r  lcd_inst/cmd_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  lcd_inst/cmd_writer/LCD_CS_reg/Q
                         net (fo=2, routed)           0.211     0.944    lcd_inst/cmd_writer_n_1
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.989 r  lcd_inst/LCD_CS_reg/O
                         net (fo=1, routed)           0.442     1.431    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     2.738 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.738    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            la_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.494ns (68.760%)  route 0.679ns (31.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592     0.592    lcd_inst/lcd_clk
    SLICE_X4Y97          FDCE                                         r  lcd_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  lcd_inst/state_reg[4]/Q
                         net (fo=68, routed)          0.679     1.398    la_out_OBUF[4]
    C9                   OBUF (Prop_obuf_I_O)         1.366     2.764 r  la_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.764    la_out[4]
    C9                                                                r  la_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_BL_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_BL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.397ns (63.460%)  route 0.804ns (36.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592     0.592    lcd_inst/lcd_clk
    SLICE_X0Y90          FDCE                                         r  lcd_inst/LCD_BL_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/LCD_BL_reg_reg/Q
                         net (fo=1, routed)           0.804     1.537    LCD_BL_OBUF
    G15                  OBUF (Prop_obuf_I_O)         1.256     2.792 r  LCD_BL_OBUF_inst/O
                         net (fo=0)                   0.000     2.792    LCD_BL
    G15                                                               r  LCD_BL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.462ns (66.225%)  route 0.745ns (33.775%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593     0.593    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/cmd_data_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/cmd_data_writer/LCD_RS_reg/Q
                         net (fo=2, routed)           0.217     0.951    lcd_inst/cmd_data_writer_n_1
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.045     0.996 r  lcd_inst/LCD_RS_reg/O
                         net (fo=1, routed)           0.528     1.524    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     2.800 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     2.800    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_WR_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.491ns (67.395%)  route 0.721ns (32.605%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591     0.591    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X5Y94          FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_WR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.141     0.732 r  lcd_inst/cmd_ndata_writer/LCD_WR_reg/Q
                         net (fo=2, routed)           0.133     0.865    lcd_inst/cmd_ndata_writer_n_1
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.910 r  lcd_inst/LCD_WR_reg/O
                         net (fo=1, routed)           0.588     1.498    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     2.802 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     2.802    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.538ns (68.354%)  route 0.712ns (31.646%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594     0.594    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X3Y99          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128     0.722 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           0.140     0.862    lcd_inst/cmd_data_writer_n_14
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.099     0.961 r  lcd_inst/LCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.572     1.533    LCD_DATA_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         1.311     2.844 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.844    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.517ns (65.728%)  route 0.791ns (34.272%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594     0.594    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X1Y99          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.128     0.722 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           0.139     0.861    lcd_inst/cmd_data_writer_n_12
    SLICE_X1Y99          LUT4 (Prop_lut4_I3_O)        0.099     0.960 r  lcd_inst/LCD_DATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.652     1.612    LCD_DATA_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.290     2.902 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.902    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.462ns (63.206%)  route 0.851ns (36.794%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594     0.594    lcd_inst/cmd_data_writer/clk_out1
    SLICE_X1Y97          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           0.136     0.871    lcd_inst/cmd_data_writer_n_11
    SLICE_X1Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.916 r  lcd_inst/LCD_DATA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.715     1.631    LCD_DATA_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         1.276     2.906 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.906    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575    11.575    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.524ns  (logic 1.625ns (19.065%)  route 6.899ns (80.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.524     8.524    lcd_inst/reset_n
    SLICE_X8Y100         FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.616     1.616    lcd_inst/lcd_clk
    SLICE_X8Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.524ns  (logic 1.625ns (19.065%)  route 6.899ns (80.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.524     8.524    lcd_inst/reset_n
    SLICE_X9Y100         FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.616     1.616    lcd_inst/lcd_clk
    SLICE_X9Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.524ns  (logic 1.625ns (19.065%)  route 6.899ns (80.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.524     8.524    lcd_inst/reset_n
    SLICE_X9Y100         FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.616     1.616    lcd_inst/lcd_clk
    SLICE_X9Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.524ns  (logic 1.625ns (19.065%)  route 6.899ns (80.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.524     8.524    lcd_inst/reset_n
    SLICE_X8Y100         FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.616     1.616    lcd_inst/lcd_clk
    SLICE_X8Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.524ns  (logic 1.625ns (19.065%)  route 6.899ns (80.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.524     8.524    lcd_inst/reset_n
    SLICE_X8Y100         FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.616     1.616    lcd_inst/lcd_clk
    SLICE_X8Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_start_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.459ns  (logic 1.625ns (19.212%)  route 6.834ns (80.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.458     8.459    lcd_inst/reset_n
    SLICE_X3Y97          FDCE                                         f  lcd_inst/cmd_ndata_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.510     1.510    lcd_inst/lcd_clk
    SLICE_X3Y97          FDCE                                         r  lcd_inst/cmd_ndata_start_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_start_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.459ns  (logic 1.625ns (19.212%)  route 6.834ns (80.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.458     8.459    lcd_inst/reset_n
    SLICE_X3Y97          FDCE                                         f  lcd_inst/cmd_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.510     1.510    lcd_inst/lcd_clk
    SLICE_X3Y97          FDCE                                         r  lcd_inst/cmd_start_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_start_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.179ns  (logic 1.625ns (19.869%)  route 6.554ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.179     8.179    lcd_inst/reset_n
    SLICE_X2Y98          FDCE                                         f  lcd_inst/cmd_data_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.510     1.510    lcd_inst/lcd_clk
    SLICE_X2Y98          FDCE                                         r  lcd_inst/cmd_data_start_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.179ns  (logic 1.625ns (19.869%)  route 6.554ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.179     8.179    lcd_inst/reset_n
    SLICE_X3Y98          FDCE                                         f  lcd_inst/write_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.510     1.510    lcd_inst/lcd_clk
    SLICE_X3Y98          FDCE                                         r  lcd_inst/write_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.179ns  (logic 1.625ns (19.869%)  route 6.554ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           2.375     3.876    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.000 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         4.179     8.179    lcd_inst/reset_n
    SLICE_X3Y98          FDCE                                         f  lcd_inst/write_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         1.510     1.510    lcd_inst/lcd_clk
    SLICE_X3Y98          FDCE                                         r  lcd_inst/write_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.314ns (15.189%)  route 1.752ns (84.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.714     2.066    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y90          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.314ns (15.189%)  route 1.752ns (84.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.714     2.066    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y90          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.314ns (15.189%)  route 1.752ns (84.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.714     2.066    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y90          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.314ns (15.189%)  route 1.752ns (84.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.714     2.066    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y90          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.314ns (15.189%)  route 1.752ns (84.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.714     2.066    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y90          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.314ns (14.976%)  route 1.781ns (85.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.743     2.095    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y95          FDCE                                         f  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833     0.833    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y95          FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.314ns (14.737%)  route 1.815ns (85.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.777     2.129    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y91          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.314ns (14.737%)  route 1.815ns (85.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.777     2.129    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y91          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.314ns (14.737%)  route 1.815ns (85.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.777     2.129    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y91          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.314ns (14.737%)  route 1.815ns (85.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.038     1.307    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X11Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.352 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=174, routed)         0.777     2.129    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X9Y91          FDCE                                         f  lcd_inst/cmd_ndata_writer/data_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=173, routed)         0.832     0.832    lcd_inst/cmd_ndata_writer/clk_out1
    SLICE_X9Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[8]/C





