Analysis & Synthesis report for air_hockey_0
Mon Dec 07 14:55:10 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |schematic|debounce:inst_debounce|state_reg
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div3
 13. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div5
 14. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div8
 17. Parameter Settings for Inferred Entity Instance: table:inst_table|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div6
 20. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div9
 21. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_mult:Mult3
 22. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div7
 23. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_mult:Mult1
 24. Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div2
 25. lpm_mult Parameter Settings by Entity Instance
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 07 14:55:09 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; air_hockey_0                                    ;
; Top-level Entity Name              ; schematic                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 12,262                                          ;
;     Total combinational functions  ; 12,257                                          ;
;     Dedicated logic registers      ; 381                                             ;
; Total registers                    ; 381                                             ;
; Total pins                         ; 46                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; schematic          ; air_hockey_0       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Block Design Naming                                                        ; QuartusII          ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; paddle0.vhd                      ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/paddle0.vhd                        ;         ;
; vga_sync.vhd                     ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/vga_sync.vhd                       ;         ;
; font_rom.vhd                     ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/font_rom.vhd                       ;         ;
; debounce.vhd                     ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/debounce.vhd                       ;         ;
; schematic.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/altera/Projetos/ProjetoFinal_stable/schematic.bdf                      ;         ;
; work.vhd                         ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/work.vhd                           ;         ;
; table.vhd                        ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/table.vhd                          ;         ;
; video_mux.vhd                    ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/video_mux.vhd                      ;         ;
; puck.vhd                         ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/puck.vhd                           ;         ;
; paddle1.vhd                      ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/paddle1.vhd                        ;         ;
; refresh_pad.vhd                  ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/refresh_pad.vhd                    ;         ;
; score_gen.vhd                    ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/score_gen.vhd                      ;         ;
; m10_counter.vhd                  ; yes             ; User VHDL File                     ; C:/altera/Projetos/ProjetoFinal_stable/m10_counter.vhd                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/lpm_divide_hto.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_divide_hto.tdf              ;         ;
; db/abs_divider_ucg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/abs_divider_ucg.tdf             ;         ;
; db/alt_u_div_85f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/alt_u_div_85f.tdf               ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/add_sub_lkc.tdf                 ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/add_sub_mkc.tdf                 ;         ;
; db/lpm_abs_tr9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_tr9.tdf                 ;         ;
; db/lpm_abs_ur9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_ur9.tdf                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_25h.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/add_sub_25h.tdf                 ;         ;
; db/add_sub_0gh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/add_sub_0gh.tdf                 ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_jto.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_divide_jto.tdf              ;         ;
; db/abs_divider_0dg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/abs_divider_0dg.tdf             ;         ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/alt_u_div_c5f.tdf               ;         ;
; db/lpm_abs_vr9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_vr9.tdf                 ;         ;
; db/lpm_divide_gto.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_divide_gto.tdf              ;         ;
; db/abs_divider_tcg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/abs_divider_tcg.tdf             ;         ;
; db/alt_u_div_65f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/alt_u_div_65f.tdf               ;         ;
; db/lpm_abs_sr9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_sr9.tdf                 ;         ;
; db/lpm_divide_bso.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_divide_bso.tdf              ;         ;
; db/abs_divider_obg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/abs_divider_obg.tdf             ;         ;
; db/alt_u_div_s2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/alt_u_div_s2f.tdf               ;         ;
; db/lpm_abs_jq9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_jq9.tdf                 ;         ;
; db/lpm_abs_1s9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_1s9.tdf                 ;         ;
; db/lpm_divide_kto.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_divide_kto.tdf              ;         ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/abs_divider_1dg.tdf             ;         ;
; db/alt_u_div_e5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/alt_u_div_e5f.tdf               ;         ;
; db/lpm_divide_cso.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_divide_cso.tdf              ;         ;
; db/abs_divider_pbg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/abs_divider_pbg.tdf             ;         ;
; db/alt_u_div_t2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/alt_u_div_t2f.tdf               ;         ;
; db/lpm_abs_kq9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_kq9.tdf                 ;         ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/lpm_abs_0s9.tdf                 ;         ;
; db/add_sub_05h.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/add_sub_05h.tdf                 ;         ;
; db/add_sub_ufh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/Projetos/ProjetoFinal_stable/db/add_sub_ufh.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 12,262                           ;
;                                             ;                                  ;
; Total combinational functions               ; 12257                            ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 7880                             ;
;     -- 3 input functions                    ; 1830                             ;
;     -- <=2 input functions                  ; 2547                             ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 9959                             ;
;     -- arithmetic mode                      ; 2298                             ;
;                                             ;                                  ;
; Total registers                             ; 381                              ;
;     -- Dedicated logic registers            ; 381                              ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 46                               ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
; Maximum fan-out node                        ; table:inst_table|img_coluna[1]~1 ;
; Maximum fan-out                             ; 917                              ;
; Total fan-out                               ; 43284                            ;
; Average fan-out                             ; 3.41                             ;
+---------------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |schematic                                        ; 12257 (1)         ; 381 (0)      ; 0           ; 0            ; 0       ; 0         ; 46   ; 0            ; |schematic                                                                                                                                                 ; work         ;
;    |debounce:inst_debounce|                       ; 66 (66)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|debounce:inst_debounce                                                                                                                          ; work         ;
;    |paddle0:inst_pad0|                            ; 1748 (1748)       ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|paddle0:inst_pad0                                                                                                                               ; work         ;
;    |paddle1:inst_pad1|                            ; 2009 (2009)       ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|paddle1:inst_pad1                                                                                                                               ; work         ;
;    |puck:inst_puck|                               ; 1361 (1361)       ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|puck:inst_puck                                                                                                                                  ; work         ;
;    |refresh_pad:inst_refresh_pad|                 ; 85 (85)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|refresh_pad:inst_refresh_pad                                                                                                                    ; work         ;
;    |score_gen:inst_score_gen|                     ; 3948 (1263)       ; 21 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen                                                                                                                        ; work         ;
;       |font_rom:texto_bitmap|                     ; 8 (8)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|font_rom:texto_bitmap                                                                                                  ; work         ;
;       |lpm_divide:Div0|                           ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_jto:auto_generated|          ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div0|lpm_divide_jto:auto_generated                                                                          ; work         ;
;             |abs_divider_0dg:divider|             ; 361 (3)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div0|lpm_divide_jto:auto_generated|abs_divider_0dg:divider                                                  ; work         ;
;                |alt_u_div_c5f:divider|            ; 326 (326)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div0|lpm_divide_jto:auto_generated|abs_divider_0dg:divider|alt_u_div_c5f:divider                            ; work         ;
;                |lpm_abs_vr9:my_abs_num|           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div0|lpm_divide_jto:auto_generated|abs_divider_0dg:divider|lpm_abs_vr9:my_abs_num                           ; work         ;
;       |lpm_divide:Div1|                           ; 208 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_bso:auto_generated|          ; 208 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div1|lpm_divide_bso:auto_generated                                                                          ; work         ;
;             |abs_divider_obg:divider|             ; 208 (13)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider                                                  ; work         ;
;                |alt_u_div_s2f:divider|            ; 183 (183)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider                            ; work         ;
;                |lpm_abs_1s9:my_abs_num|           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div1|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num                           ; work         ;
;       |lpm_divide:Div2|                           ; 332 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div2                                                                                                        ; work         ;
;          |lpm_divide_hto:auto_generated|          ; 332 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div2|lpm_divide_hto:auto_generated                                                                          ; work         ;
;             |abs_divider_ucg:divider|             ; 332 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div2|lpm_divide_hto:auto_generated|abs_divider_ucg:divider                                                  ; work         ;
;                |alt_u_div_85f:divider|            ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div2|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|alt_u_div_85f:divider                            ; work         ;
;                |lpm_abs_ur9:my_abs_num|           ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div2|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|lpm_abs_ur9:my_abs_num                           ; work         ;
;       |lpm_divide:Div3|                           ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div3                                                                                                        ; work         ;
;          |lpm_divide_hto:auto_generated|          ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div3|lpm_divide_hto:auto_generated                                                                          ; work         ;
;             |abs_divider_ucg:divider|             ; 329 (6)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div3|lpm_divide_hto:auto_generated|abs_divider_ucg:divider                                                  ; work         ;
;                |alt_u_div_85f:divider|            ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div3|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|alt_u_div_85f:divider                            ; work         ;
;                |lpm_abs_ur9:my_abs_num|           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div3|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|lpm_abs_ur9:my_abs_num                           ; work         ;
;       |lpm_divide:Div5|                           ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div5                                                                                                        ; work         ;
;          |lpm_divide_hto:auto_generated|          ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div5|lpm_divide_hto:auto_generated                                                                          ; work         ;
;             |abs_divider_ucg:divider|             ; 329 (6)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div5|lpm_divide_hto:auto_generated|abs_divider_ucg:divider                                                  ; work         ;
;                |alt_u_div_85f:divider|            ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div5|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|alt_u_div_85f:divider                            ; work         ;
;                |lpm_abs_ur9:my_abs_num|           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div5|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|lpm_abs_ur9:my_abs_num                           ; work         ;
;       |lpm_divide:Div6|                           ; 166 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div6                                                                                                        ; work         ;
;          |lpm_divide_kto:auto_generated|          ; 166 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div6|lpm_divide_kto:auto_generated                                                                          ; work         ;
;             |abs_divider_1dg:divider|             ; 166 (13)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div6|lpm_divide_kto:auto_generated|abs_divider_1dg:divider                                                  ; work         ;
;                |alt_u_div_e5f:divider|            ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div6|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider                            ; work         ;
;                |lpm_abs_1s9:my_abs_num|           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div6|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|lpm_abs_1s9:my_abs_num                           ; work         ;
;       |lpm_divide:Div7|                           ; 333 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div7                                                                                                        ; work         ;
;          |lpm_divide_hto:auto_generated|          ; 333 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div7|lpm_divide_hto:auto_generated                                                                          ; work         ;
;             |abs_divider_ucg:divider|             ; 333 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div7|lpm_divide_hto:auto_generated|abs_divider_ucg:divider                                                  ; work         ;
;                |alt_u_div_85f:divider|            ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div7|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|alt_u_div_85f:divider                            ; work         ;
;                |lpm_abs_ur9:my_abs_num|           ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div7|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|lpm_abs_ur9:my_abs_num                           ; work         ;
;       |lpm_divide:Div8|                           ; 326 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div8                                                                                                        ; work         ;
;          |lpm_divide_hto:auto_generated|          ; 326 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div8|lpm_divide_hto:auto_generated                                                                          ; work         ;
;             |abs_divider_ucg:divider|             ; 326 (3)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div8|lpm_divide_hto:auto_generated|abs_divider_ucg:divider                                                  ; work         ;
;                |alt_u_div_85f:divider|            ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div8|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|alt_u_div_85f:divider                            ; work         ;
;                |lpm_abs_ur9:my_abs_num|           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div8|lpm_divide_hto:auto_generated|abs_divider_ucg:divider|lpm_abs_ur9:my_abs_num                           ; work         ;
;       |lpm_divide:Div9|                           ; 144 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div9                                                                                                        ; work         ;
;          |lpm_divide_cso:auto_generated|          ; 144 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div9|lpm_divide_cso:auto_generated                                                                          ; work         ;
;             |abs_divider_pbg:divider|             ; 144 (11)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div9|lpm_divide_cso:auto_generated|abs_divider_pbg:divider                                                  ; work         ;
;                |alt_u_div_t2f:divider|            ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div9|lpm_divide_cso:auto_generated|abs_divider_pbg:divider|alt_u_div_t2f:divider                            ; work         ;
;                |lpm_abs_0s9:my_abs_num|           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_divide:Div9|lpm_divide_cso:auto_generated|abs_divider_pbg:divider|lpm_abs_0s9:my_abs_num                           ; work         ;
;       |lpm_mult:Mult0|                            ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 58 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_25h:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_0gh:auto_generated| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 37 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_05h:auto_generated|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_ufh:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated ; work         ;
;       |lpm_mult:Mult3|                            ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 46 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_05h:auto_generated|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_05h:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_ufh:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ufh:auto_generated ; work         ;
;       |m10_counter:contador0|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|m10_counter:contador0                                                                                                  ; work         ;
;       |m10_counter:contador1|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|score_gen:inst_score_gen|m10_counter:contador1                                                                                                  ; work         ;
;    |table:inst_table|                             ; 2663 (2356)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|table:inst_table                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                           ; 307 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|table:inst_table|lpm_divide:Div0                                                                                                                ; work         ;
;          |lpm_divide_gto:auto_generated|          ; 307 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|table:inst_table|lpm_divide:Div0|lpm_divide_gto:auto_generated                                                                                  ; work         ;
;             |abs_divider_tcg:divider|             ; 307 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|table:inst_table|lpm_divide:Div0|lpm_divide_gto:auto_generated|abs_divider_tcg:divider                                                          ; work         ;
;                |alt_u_div_65f:divider|            ; 282 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|table:inst_table|lpm_divide:Div0|lpm_divide_gto:auto_generated|abs_divider_tcg:divider|alt_u_div_65f:divider                                    ; work         ;
;                |lpm_abs_ur9:my_abs_num|           ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|table:inst_table|lpm_divide:Div0|lpm_divide_gto:auto_generated|abs_divider_tcg:divider|lpm_abs_ur9:my_abs_num                                   ; work         ;
;    |vga_sync:inst|                                ; 42 (42)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|vga_sync:inst                                                                                                                                   ; work         ;
;    |video_mux:inst_video_mux|                     ; 334 (334)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |schematic|video_mux:inst_video_mux                                                                                                                        ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |schematic|debounce:inst_debounce|state_reg                          ;
+-----------------+-----------------+---------------+-----------------+----------------+
; Name            ; state_reg.wait1 ; state_reg.one ; state_reg.wait0 ; state_reg.zero ;
+-----------------+-----------------+---------------+-----------------+----------------+
; state_reg.zero  ; 0               ; 0             ; 0               ; 0              ;
; state_reg.wait0 ; 0               ; 0             ; 1               ; 1              ;
; state_reg.one   ; 0               ; 1             ; 0               ; 1              ;
; state_reg.wait1 ; 1               ; 0             ; 0               ; 1              ;
+-----------------+-----------------+---------------+-----------------+----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 381   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 256   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 220   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; puck:inst_puck|puck_Xmin[4]             ; 8       ;
; puck:inst_puck|puck_Xmin[8]             ; 6       ;
; puck:inst_puck|puck_Xmin[5]             ; 6       ;
; puck:inst_puck|puck_Ymin[7]             ; 7       ;
; puck:inst_puck|puck_Ymin[6]             ; 6       ;
; puck:inst_puck|puck_Ymin[5]             ; 6       ;
; puck:inst_puck|puck_Ymin[0]             ; 16      ;
; puck:inst_puck|puck_Xmin[0]             ; 13      ;
; video_mux:inst_video_mux|B_reg[9]       ; 1       ;
; video_mux:inst_video_mux|B_reg[8]       ; 1       ;
; video_mux:inst_video_mux|B_reg[7]       ; 1       ;
; video_mux:inst_video_mux|B_reg[6]       ; 1       ;
; video_mux:inst_video_mux|B_reg[5]       ; 1       ;
; video_mux:inst_video_mux|B_reg[4]       ; 1       ;
; video_mux:inst_video_mux|B_reg[3]       ; 1       ;
; video_mux:inst_video_mux|B_reg[2]       ; 1       ;
; video_mux:inst_video_mux|B_reg[1]       ; 1       ;
; video_mux:inst_video_mux|B_reg[0]       ; 1       ;
; video_mux:inst_video_mux|G_reg[9]       ; 1       ;
; video_mux:inst_video_mux|G_reg[8]       ; 1       ;
; video_mux:inst_video_mux|G_reg[7]       ; 1       ;
; video_mux:inst_video_mux|G_reg[6]       ; 1       ;
; video_mux:inst_video_mux|G_reg[5]       ; 1       ;
; video_mux:inst_video_mux|G_reg[4]       ; 1       ;
; video_mux:inst_video_mux|G_reg[3]       ; 1       ;
; video_mux:inst_video_mux|G_reg[2]       ; 1       ;
; video_mux:inst_video_mux|G_reg[1]       ; 1       ;
; video_mux:inst_video_mux|G_reg[0]       ; 1       ;
; video_mux:inst_video_mux|R_reg[9]       ; 1       ;
; video_mux:inst_video_mux|R_reg[8]       ; 1       ;
; video_mux:inst_video_mux|R_reg[7]       ; 1       ;
; video_mux:inst_video_mux|R_reg[6]       ; 1       ;
; video_mux:inst_video_mux|R_reg[5]       ; 1       ;
; video_mux:inst_video_mux|R_reg[4]       ; 1       ;
; video_mux:inst_video_mux|R_reg[3]       ; 1       ;
; video_mux:inst_video_mux|R_reg[2]       ; 1       ;
; video_mux:inst_video_mux|R_reg[1]       ; 1       ;
; video_mux:inst_video_mux|R_reg[0]       ; 1       ;
; paddle0:inst_pad0|obj_Xmin[5]           ; 8       ;
; paddle0:inst_pad0|obj_Xmin[4]           ; 8       ;
; paddle0:inst_pad0|obj_Xmin[1]           ; 8       ;
; paddle0:inst_pad0|obj_Ymin[7]           ; 7       ;
; paddle0:inst_pad0|obj_Ymin[6]           ; 7       ;
; paddle0:inst_pad0|obj_Ymin[4]           ; 8       ;
; paddle0:inst_pad0|obj_Ymin[0]           ; 9       ;
; paddle1:inst_pad1|obj_Xmin[9]           ; 7       ;
; paddle1:inst_pad1|obj_Xmin[4]           ; 8       ;
; paddle1:inst_pad1|obj_Xmin[0]           ; 10      ;
; paddle1:inst_pad1|obj_Ymin[7]           ; 7       ;
; paddle1:inst_pad1|obj_Ymin[6]           ; 7       ;
; paddle1:inst_pad1|obj_Ymin[4]           ; 8       ;
; paddle1:inst_pad1|obj_Ymin[0]           ; 9       ;
; puck:inst_puck|x_dir                    ; 34      ;
; puck:inst_puck|y_dir                    ; 34      ;
; Total number of inverted registers = 54 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |schematic|paddle1:inst_pad1|obj_Ymin[8]                              ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |schematic|paddle1:inst_pad1|obj_Xmin[15]                             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |schematic|paddle0:inst_pad0|obj_Ymin[9]                              ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |schematic|paddle0:inst_pad0|obj_Xmin[26]                             ;
; 5:1                ; 56 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |schematic|puck:inst_puck|puck_Xmin[7]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |schematic|score_gen:inst_score_gen|font_rom:texto_bitmap|addr_reg[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |schematic|score_gen:inst_score_gen|font_rom:texto_bitmap|addr_reg[6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |schematic|paddle1:inst_pad1|obj_Ymin[4]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |schematic|paddle1:inst_pad1|obj_Xmin[0]                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |schematic|paddle0:inst_pad0|obj_Ymin[7]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |schematic|paddle0:inst_pad0|obj_Xmin[5]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |schematic|puck:inst_puck|puck_Xmin[4]                                ;
; 110:1              ; 12 bits   ; 876 LEs       ; 864 LEs              ; 12 LEs                 ; Yes        ; |schematic|video_mux:inst_video_mux|G_reg[5]                          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |schematic|debounce:inst_debounce|q_next[7]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |schematic|table:inst_table|img_linha[0]                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |schematic|score_gen:inst_score_gen|bit_addr[0]                       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |schematic|puck:inst_puck|x_delta_next[2]                             ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |schematic|puck:inst_puck|y_delta_next[6]                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |schematic|debounce:inst_debounce|Selector1                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |schematic|debounce:inst_debounce|Selector2                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                         ;
; LPM_WIDTHD             ; 11             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                         ;
; LPM_WIDTHD             ; 11             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------+
; Parameter Name                                 ; Value      ; Type                       ;
+------------------------------------------------+------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 10         ; Untyped                    ;
; LPM_WIDTHB                                     ; 11         ; Untyped                    ;
; LPM_WIDTHP                                     ; 21         ; Untyped                    ;
; LPM_WIDTHR                                     ; 21         ; Untyped                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                    ;
; LATENCY                                        ; 0          ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                    ;
; USE_EAB                                        ; OFF        ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                    ;
+------------------------------------------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                         ;
; LPM_WIDTHD             ; 11             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_jto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div8 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                         ;
; LPM_WIDTHD             ; 11             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: table:inst_table|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_gto ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_bso ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_kto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div9 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                         ;
; LPM_WIDTHD             ; 9              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_cso ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------------+
; Parameter Name                                 ; Value      ; Type                       ;
+------------------------------------------------+------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                    ;
; LPM_WIDTHB                                     ; 11         ; Untyped                    ;
; LPM_WIDTHP                                     ; 19         ; Untyped                    ;
; LPM_WIDTHR                                     ; 19         ; Untyped                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                    ;
; LATENCY                                        ; 0          ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                    ;
; USE_EAB                                        ; OFF        ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                    ;
+------------------------------------------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                         ;
; LPM_WIDTHD             ; 11             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------+
; Parameter Name                                 ; Value      ; Type                       ;
+------------------------------------------------+------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                    ;
; LPM_WIDTHB                                     ; 11         ; Untyped                    ;
; LPM_WIDTHP                                     ; 19         ; Untyped                    ;
; LPM_WIDTHR                                     ; 19         ; Untyped                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                    ;
; LATENCY                                        ; 0          ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                    ;
; USE_EAB                                        ; OFF        ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                    ;
+------------------------------------------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_gen:inst_score_gen|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                         ;
; LPM_WIDTHD             ; 11             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hto ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                  ;
+---------------------------------------+-----------------------------------------+
; Name                                  ; Value                                   ;
+---------------------------------------+-----------------------------------------+
; Number of entity instances            ; 3                                       ;
; Entity Instance                       ; score_gen:inst_score_gen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                      ;
;     -- LPM_WIDTHB                     ; 11                                      ;
;     -- LPM_WIDTHP                     ; 21                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; score_gen:inst_score_gen|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 8                                       ;
;     -- LPM_WIDTHB                     ; 11                                      ;
;     -- LPM_WIDTHP                     ; 19                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; score_gen:inst_score_gen|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                       ;
;     -- LPM_WIDTHB                     ; 11                                      ;
;     -- LPM_WIDTHP                     ; 19                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
+---------------------------------------+-----------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:57     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 07 14:52:02 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off air_hockey_0 -c air_hockey_0
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file paddle0.vhd
    Info (12022): Found design unit 1: paddle0-arch
    Info (12023): Found entity 1: paddle0
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-arch
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file font_rom.vhd
    Info (12022): Found design unit 1: font_rom-arch
    Info (12023): Found entity 1: font_rom
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-exp_fsmd_arch
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file schematic.bdf
    Info (12023): Found entity 1: schematic
Info (12021): Found 2 design units, including 0 entities, in source file work.vhd
    Info (12022): Found design unit 1: TIPOS
    Info (12022): Found design unit 2: TIPOS-body
Info (12021): Found 2 design units, including 1 entities, in source file table.vhd
    Info (12022): Found design unit 1: table-arch
    Info (12023): Found entity 1: table
Info (12021): Found 2 design units, including 1 entities, in source file video_mux.vhd
    Info (12022): Found design unit 1: video_mux-arch
    Info (12023): Found entity 1: video_mux
Info (12021): Found 2 design units, including 1 entities, in source file puck.vhd
    Info (12022): Found design unit 1: puck-arch
    Info (12023): Found entity 1: puck
Info (12021): Found 2 design units, including 1 entities, in source file paddle1.vhd
    Info (12022): Found design unit 1: paddle1-arch
    Info (12023): Found entity 1: paddle1
Info (12021): Found 2 design units, including 1 entities, in source file refresh_pad.vhd
    Info (12022): Found design unit 1: refresh_pad-arch
    Info (12023): Found entity 1: refresh_pad
Info (12021): Found 2 design units, including 1 entities, in source file score_gen.vhd
    Info (12022): Found design unit 1: score_gen-arch
    Info (12023): Found entity 1: score_gen
Info (12021): Found 2 design units, including 1 entities, in source file m10_counter.vhd
    Info (12022): Found design unit 1: m10_counter-arch
    Info (12023): Found entity 1: m10_counter
Info (12127): Elaborating entity "schematic" for the top level hierarchy
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:inst"
Info (12128): Elaborating entity "puck" for hierarchy "puck:inst_puck"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:inst_debounce"
Info (12128): Elaborating entity "score_gen" for hierarchy "score_gen:inst_score_gen"
Info (12128): Elaborating entity "font_rom" for hierarchy "score_gen:inst_score_gen|font_rom:texto_bitmap"
Info (12128): Elaborating entity "m10_counter" for hierarchy "score_gen:inst_score_gen|m10_counter:contador0"
Info (12128): Elaborating entity "refresh_pad" for hierarchy "refresh_pad:inst_refresh_pad"
Info (12128): Elaborating entity "paddle0" for hierarchy "paddle0:inst_pad0"
Info (12128): Elaborating entity "paddle1" for hierarchy "paddle1:inst_pad1"
Info (12128): Elaborating entity "video_mux" for hierarchy "video_mux:inst_video_mux"
Info (12128): Elaborating entity "table" for hierarchy "table:inst_table"
Info (278001): Inferred 13 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "score_gen:inst_score_gen|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "table:inst_table|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "score_gen:inst_score_gen|Mult3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "score_gen:inst_score_gen|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_gen:inst_score_gen|Div2"
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_divide:Div3"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hto.tdf
    Info (12023): Found entity 1: lpm_divide_hto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ucg.tdf
    Info (12023): Found entity 1: abs_divider_ucg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf
    Info (12023): Found entity 1: alt_u_div_85f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_tr9.tdf
    Info (12023): Found entity 1: lpm_abs_tr9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ur9.tdf
    Info (12023): Found entity 1: lpm_abs_ur9
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_25h.tdf
    Info (12023): Found entity 1: add_sub_25h
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0gh.tdf
    Info (12023): Found entity 1: add_sub_0gh
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_divide:Div0"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jto.tdf
    Info (12023): Found entity 1: lpm_divide_jto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf
    Info (12023): Found entity 1: abs_divider_0dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info (12023): Found entity 1: alt_u_div_c5f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_vr9.tdf
    Info (12023): Found entity 1: lpm_abs_vr9
Info (12130): Elaborated megafunction instantiation "table:inst_table|lpm_divide:Div0"
Info (12133): Instantiated megafunction "table:inst_table|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gto.tdf
    Info (12023): Found entity 1: lpm_divide_gto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_tcg.tdf
    Info (12023): Found entity 1: abs_divider_tcg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_65f.tdf
    Info (12023): Found entity 1: alt_u_div_65f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_sr9.tdf
    Info (12023): Found entity 1: lpm_abs_sr9
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_divide:Div1"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bso.tdf
    Info (12023): Found entity 1: lpm_divide_bso
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jq9.tdf
    Info (12023): Found entity 1: lpm_abs_jq9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1s9.tdf
    Info (12023): Found entity 1: lpm_abs_1s9
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_divide:Div6"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kto.tdf
    Info (12023): Found entity 1: lpm_divide_kto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e5f.tdf
    Info (12023): Found entity 1: alt_u_div_e5f
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_divide:Div9"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cso.tdf
    Info (12023): Found entity 1: lpm_divide_cso
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf
    Info (12023): Found entity 1: abs_divider_pbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf
    Info (12023): Found entity 1: alt_u_div_t2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kq9.tdf
    Info (12023): Found entity 1: lpm_abs_kq9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf
    Info (12023): Found entity 1: add_sub_05h
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf
    Info (12023): Found entity 1: add_sub_ufh
Info (12131): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "score_gen:inst_score_gen|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "score_gen:inst_score_gen|lpm_divide:Div7"
Info (12133): Instantiated megafunction "score_gen:inst_score_gen|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13014): Ignored 160 buffer(s)
    Info (13016): Ignored 160 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register paddle1:inst_pad1|obj_Xmin[0] will power up to High
    Critical Warning (18010): Register paddle1:inst_pad1|obj_Xmin[1] will power up to Low
    Critical Warning (18010): Register paddle1:inst_pad1|obj_Xmin[5] will power up to Low
    Critical Warning (18010): Register paddle1:inst_pad1|obj_Xmin[9] will power up to High
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12353 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 12307 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 561 megabytes
    Info: Processing ended: Mon Dec 07 14:55:10 2015
    Info: Elapsed time: 00:03:08
    Info: Total CPU time (on all processors): 00:03:05


