

================================================================
== Vitis HLS Report for 'p_mul_1'
================================================================
* Date:           Tue Feb  8 11:01:51 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 20 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 
21 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%num_b_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %num_b_offset" [../src/ban.cpp:166]   --->   Operation 23 'read' 'num_b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i4 %num_b_offset_read" [../src/ban.cpp:166]   --->   Operation 24 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_245 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %num_b_offset_read, i2 0" [../src/ban.cpp:166]   --->   Operation 25 'bitconcatenate' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%sub_ln166 = sub i6 %tmp_245, i6 %zext_ln166" [../src/ban.cpp:166]   --->   Operation 26 'sub' 'sub_ln166' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i6 %sub_ln166" [../src/ban.cpp:166]   --->   Operation 27 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%num_b_addr = getelementptr i32 %num_b, i64 0, i64 %zext_ln166_1" [../src/ban.cpp:166]   --->   Operation 28 'getelementptr' 'num_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%empty = add i6 %sub_ln166, i6 1" [../src/ban.cpp:166]   --->   Operation 29 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [../src/ban.cpp:166]   --->   Operation 30 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_b_addr_1 = getelementptr i32 %num_b, i64 0, i64 %p_cast" [../src/ban.cpp:166]   --->   Operation 31 'getelementptr' 'num_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%empty_114 = add i6 %sub_ln166, i6 2" [../src/ban.cpp:166]   --->   Operation 32 'add' 'empty_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_114" [../src/ban.cpp:166]   --->   Operation 33 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%num_b_addr_2 = getelementptr i32 %num_b, i64 0, i64 %p_cast2" [../src/ban.cpp:166]   --->   Operation 34 'getelementptr' 'num_b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 35 'alloca' 'aux' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%num_b_load = load i6 %num_b_addr" [../src/ban.cpp:173]   --->   Operation 36 'load' 'num_b_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%num_b_load_1 = load i6 %num_b_addr_1" [../src/ban.cpp:173]   --->   Operation 37 'load' 'num_b_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%num_b_load_2 = load i6 %num_b_addr_2" [../src/ban.cpp:173]   --->   Operation 38 'load' 'num_b_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i" [../src/ban.cpp:169]   --->   Operation 39 'store' 'store_ln169' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%num_res_2_read11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_2_read" [../src/ban.cpp:166]   --->   Operation 40 'read' 'num_res_2_read11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%num_res_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_1_read" [../src/ban.cpp:166]   --->   Operation 41 'read' 'num_res_1_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%num_res_0_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_0_read" [../src/ban.cpp:166]   --->   Operation 42 'read' 'num_res_0_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%num_a_2_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_2_read" [../src/ban.cpp:166]   --->   Operation 43 'read' 'num_a_2_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%num_a_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_1_read" [../src/ban.cpp:166]   --->   Operation 44 'read' 'num_a_1_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%num_b_load = load i6 %num_b_addr" [../src/ban.cpp:173]   --->   Operation 45 'load' 'num_b_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%num_b_load_1 = load i6 %num_b_addr_1" [../src/ban.cpp:173]   --->   Operation 46 'load' 'num_b_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%num_b_load_2 = load i6 %num_b_addr_2" [../src/ban.cpp:173]   --->   Operation 47 'load' 'num_b_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln169 = br void" [../src/ban.cpp:169]   --->   Operation 48 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_67 = load i3 %i" [../src/ban.cpp:173]   --->   Operation 49 'load' 'i_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_67" [../src/ban.cpp:169]   --->   Operation 50 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_67, i3 5" [../src/ban.cpp:169]   --->   Operation 51 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 52 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_67, i3 1" [../src/ban.cpp:169]   --->   Operation 53 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split2_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.preheader" [../src/ban.cpp:169]   --->   Operation 54 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_67, i3 3" [../src/ban.cpp:172]   --->   Operation 55 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_67" [../src/ban.cpp:173]   --->   Operation 56 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_2, i32 %num_a_2_read_2, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 57 'mux' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_67, i3 7" [../src/ban.cpp:172]   --->   Operation 58 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln172_20 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 59 'icmp' 'icmp_ln172_20' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 60 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_2, i32 %num_a_2_read_2, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 61 'mux' 'tmp_s' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.67ns)   --->   "%add_ln172_11 = add i3 %i_67, i3 6" [../src/ban.cpp:172]   --->   Operation 62 'add' 'add_ln172_11' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.58ns)   --->   "%icmp_ln172_21 = icmp_ult  i3 %add_ln172_11, i3 3" [../src/ban.cpp:172]   --->   Operation 63 'icmp' 'icmp_ln172_21' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 64 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.47ns)   --->   "%tmp_246 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_2, i32 %num_a_2_read_2, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 65 'mux' 'tmp_246' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 66 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%i_66 = alloca i32 1"   --->   Operation 67 'alloca' 'i_66' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%num_res4_01 = alloca i32 1"   --->   Operation 68 'alloca' 'num_res4_01' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 69 'alloca' 'write_flag_0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 70 'alloca' 'write_flag6_0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%num_res3_02 = alloca i32 1"   --->   Operation 71 'alloca' 'num_res3_02' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%num_res_03 = alloca i32 1"   --->   Operation 72 'alloca' 'num_res_03' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 73 'alloca' 'write_flag3_0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %write_flag3_0" [../src/ban.cpp:187]   --->   Operation 74 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %write_flag6_0" [../src/ban.cpp:187]   --->   Operation 75 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %write_flag_0" [../src/ban.cpp:187]   --->   Operation 76 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_66" [../src/ban.cpp:187]   --->   Operation 77 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 78 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 79 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 79 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [3/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 80 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [3/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_246, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 81 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_21)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 82 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 82 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [2/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 83 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [2/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_246, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 84 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_21)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 85 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 85 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 86 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_246, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 87 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_21)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 88 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 88 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 89 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 89 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 90 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 90 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 91 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 91 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.44ns)   --->   "%tmp_248 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 92 'select' 'tmp_248' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 93 [4/4] (6.43ns)   --->   "%tmp2_24 = fadd i32 %tmp_248, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 93 'fadd' 'tmp2_24' <Predicate = (icmp_ln172_20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 94 [3/4] (6.43ns)   --->   "%tmp2_24 = fadd i32 %tmp_248, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 94 'fadd' 'tmp2_24' <Predicate = (icmp_ln172_20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 95 [2/4] (6.43ns)   --->   "%tmp2_24 = fadd i32 %tmp_248, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 95 'fadd' 'tmp2_24' <Predicate = (icmp_ln172_20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 96 [1/4] (6.43ns)   --->   "%tmp2_24 = fadd i32 %tmp_248, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 96 'fadd' 'tmp2_24' <Predicate = (icmp_ln172_20)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.44ns)   --->   "%tmp_250 = select i1 %icmp_ln172_20, i32 %tmp2_24, i32 %tmp_248" [../src/ban.cpp:172]   --->   Operation 97 'select' 'tmp_250' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 98 [4/4] (6.43ns)   --->   "%tmp2_25 = fadd i32 %tmp_250, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 98 'fadd' 'tmp2_25' <Predicate = (icmp_ln172_21)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 99 [3/4] (6.43ns)   --->   "%tmp2_25 = fadd i32 %tmp_250, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 99 'fadd' 'tmp2_25' <Predicate = (icmp_ln172_21)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 100 [2/4] (6.43ns)   --->   "%tmp2_25 = fadd i32 %tmp_250, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 100 'fadd' 'tmp2_25' <Predicate = (icmp_ln172_21)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 101 [1/4] (6.43ns)   --->   "%tmp2_25 = fadd i32 %tmp_250, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 101 'fadd' 'tmp2_25' <Predicate = (icmp_ln172_21)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 102 [1/1] (0.44ns)   --->   "%tmp_252 = select i1 %icmp_ln172_21, i32 %tmp2_25, i32 %tmp_250" [../src/ban.cpp:172]   --->   Operation 102 'select' 'tmp_252' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 103 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 104 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_252, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 105 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.67>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%i_68 = load i2 %i_66" [../src/ban.cpp:187]   --->   Operation 107 'load' 'i_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_68" [../src/ban.cpp:187]   --->   Operation 108 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_68, i2 3" [../src/ban.cpp:187]   --->   Operation 109 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 110 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_68, i2 1" [../src/ban.cpp:187]   --->   Operation 111 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split, void" [../src/ban.cpp:187]   --->   Operation 112 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%aux_addr_5 = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 113 'getelementptr' 'aux_addr_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 114 [2/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_5" [../src/ban.cpp:188]   --->   Operation 114 'load' 'aux_load' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%num_res4_01_load = load i32 %num_res4_01" [../src/ban.cpp:189]   --->   Operation 115 'load' 'num_res4_01_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [../src/ban.cpp:189]   --->   Operation 116 'load' 'write_flag_0_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0" [../src/ban.cpp:189]   --->   Operation 117 'load' 'write_flag6_0_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%num_res3_02_load = load i32 %num_res3_02" [../src/ban.cpp:189]   --->   Operation 118 'load' 'num_res3_02_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%num_res_03_load = load i32 %num_res_03" [../src/ban.cpp:189]   --->   Operation 119 'load' 'num_res_03_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0" [../src/ban.cpp:189]   --->   Operation 120 'load' 'write_flag3_0_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.44ns)   --->   "%select_ln189 = select i1 %write_flag_0_load, i32 %num_res_03_load, i32 %num_res_0_read_2" [../src/ban.cpp:189]   --->   Operation 121 'select' 'select_ln189' <Predicate = (icmp_ln187)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 122 [1/1] (0.44ns)   --->   "%select_ln189_3 = select i1 %write_flag3_0_load, i32 %num_res3_02_load, i32 %num_res_1_read_2" [../src/ban.cpp:189]   --->   Operation 122 'select' 'select_ln189_3' <Predicate = (icmp_ln187)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.44ns)   --->   "%select_ln189_4 = select i1 %write_flag6_0_load, i32 %num_res4_01_load, i32 %num_res_2_read11" [../src/ban.cpp:189]   --->   Operation 123 'select' 'select_ln189_4' <Predicate = (icmp_ln187)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %select_ln189" [../src/ban.cpp:189]   --->   Operation 124 'insertvalue' 'mrv' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %select_ln189_3" [../src/ban.cpp:189]   --->   Operation 125 'insertvalue' 'mrv_1' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %select_ln189_4" [../src/ban.cpp:189]   --->   Operation 126 'insertvalue' 'mrv_2' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln189 = ret i96 %mrv_2" [../src/ban.cpp:189]   --->   Operation 127 'ret' 'ret_ln189' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 0.67>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 128 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_5" [../src/ban.cpp:188]   --->   Operation 129 'load' 'aux_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 130 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_68, void %branch2, i2 0, void %.split..split17_crit_edge, i2 1, void %branch1" [../src/ban.cpp:188]   --->   Operation 130 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_21 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 1, i1 %write_flag3_0" [../src/ban.cpp:188]   --->   Operation 131 'store' 'store_ln188' <Predicate = (i_68 == 1)> <Delay = 0.42>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res3_02" [../src/ban.cpp:188]   --->   Operation 132 'store' 'store_ln188' <Predicate = (i_68 == 1)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split17" [../src/ban.cpp:188]   --->   Operation 133 'br' 'br_ln188' <Predicate = (i_68 == 1)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_03" [../src/ban.cpp:188]   --->   Operation 134 'store' 'store_ln188' <Predicate = (i_68 == 0)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 1, i1 %write_flag_0" [../src/ban.cpp:188]   --->   Operation 135 'store' 'store_ln188' <Predicate = (i_68 == 0)> <Delay = 0.42>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split17" [../src/ban.cpp:188]   --->   Operation 136 'br' 'br_ln188' <Predicate = (i_68 == 0)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 1, i1 %write_flag6_0" [../src/ban.cpp:188]   --->   Operation 137 'store' 'store_ln188' <Predicate = (i_68 != 0 & i_68 != 1)> <Delay = 0.42>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res4_01" [../src/ban.cpp:188]   --->   Operation 138 'store' 'store_ln188' <Predicate = (i_68 != 0 & i_68 != 1)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split17" [../src/ban.cpp:188]   --->   Operation 139 'br' 'br_ln188' <Predicate = (i_68 != 0 & i_68 != 1)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_66" [../src/ban.cpp:187]   --->   Operation 140 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_a_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_a_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ num_b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0111111111111111111100]
num_b_offset_read  (read             ) [ 0000000000000000000000]
zext_ln166         (zext             ) [ 0000000000000000000000]
tmp_245            (bitconcatenate   ) [ 0000000000000000000000]
sub_ln166          (sub              ) [ 0000000000000000000000]
zext_ln166_1       (zext             ) [ 0000000000000000000000]
num_b_addr         (getelementptr    ) [ 0010000000000000000000]
empty              (add              ) [ 0000000000000000000000]
p_cast             (zext             ) [ 0000000000000000000000]
num_b_addr_1       (getelementptr    ) [ 0010000000000000000000]
empty_114          (add              ) [ 0000000000000000000000]
p_cast2            (zext             ) [ 0000000000000000000000]
num_b_addr_2       (getelementptr    ) [ 0010000000000000000000]
aux                (alloca           ) [ 0011111111111111111111]
store_ln169        (store            ) [ 0000000000000000000000]
num_res_2_read11   (read             ) [ 0001111111111111111111]
num_res_1_read_2   (read             ) [ 0001111111111111111111]
num_res_0_read_2   (read             ) [ 0001111111111111111111]
num_a_2_read_2     (read             ) [ 0001111111111111111100]
num_a_1_read_2     (read             ) [ 0001111111111111111100]
num_b_load         (load             ) [ 0001111111111111111100]
num_b_load_1       (load             ) [ 0001111111111111111100]
num_b_load_2       (load             ) [ 0001111111111111111100]
br_ln169           (br               ) [ 0000000000000000000000]
i_67               (load             ) [ 0000000000000000000000]
zext_ln169         (zext             ) [ 0000111111111111111100]
icmp_ln169         (icmp             ) [ 0001111111111111111100]
empty_115          (speclooptripcount) [ 0000000000000000000000]
add_ln169          (add              ) [ 0000000000000000000000]
br_ln169           (br               ) [ 0000000000000000000000]
icmp_ln172         (icmp             ) [ 0000111111100000000000]
trunc_ln173        (trunc            ) [ 0000000000000000000000]
tmp                (mux              ) [ 0000111000000000000000]
add_ln172          (add              ) [ 0000000000000000000000]
icmp_ln172_20      (icmp             ) [ 0000111111111110000000]
add_ln173          (add              ) [ 0000000000000000000000]
tmp_s              (mux              ) [ 0000111000000000000000]
add_ln172_11       (add              ) [ 0000000000000000000000]
icmp_ln172_21      (icmp             ) [ 0000111111111111111000]
xor_ln173          (xor              ) [ 0000000000000000000000]
tmp_246            (mux              ) [ 0000111000000000000000]
store_ln169        (store            ) [ 0000000000000000000000]
i_66               (alloca           ) [ 0001111111111111111111]
num_res4_01        (alloca           ) [ 0000000000000000000011]
write_flag_0       (alloca           ) [ 0001111111111111111111]
write_flag6_0      (alloca           ) [ 0001111111111111111111]
num_res3_02        (alloca           ) [ 0000000000000000000011]
num_res_03         (alloca           ) [ 0000000000000000000011]
write_flag3_0      (alloca           ) [ 0001111111111111111111]
store_ln187        (store            ) [ 0000000000000000000000]
store_ln187        (store            ) [ 0000000000000000000000]
store_ln187        (store            ) [ 0000000000000000000000]
store_ln187        (store            ) [ 0000000000000000000000]
br_ln187           (br               ) [ 0000000000000000000000]
mul_i              (fmul             ) [ 0000000111100000000000]
mul_1_i            (fmul             ) [ 0000000111111110000000]
mul_2_i            (fmul             ) [ 0000000111111111111000]
tmp2               (fadd             ) [ 0000000000000000000000]
tmp_248            (select           ) [ 0000000000011110000000]
tmp2_24            (fadd             ) [ 0000000000000000000000]
tmp_250            (select           ) [ 0000000000000001111000]
tmp2_25            (fadd             ) [ 0000000000000000000000]
tmp_252            (select           ) [ 0000000000000000000100]
specloopname_ln169 (specloopname     ) [ 0000000000000000000000]
aux_addr           (getelementptr    ) [ 0000000000000000000000]
store_ln177        (store            ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000]
i_68               (load             ) [ 0000000000000000000001]
zext_ln187         (zext             ) [ 0000000000000000000000]
icmp_ln187         (icmp             ) [ 0000000000000000000011]
empty_116          (speclooptripcount) [ 0000000000000000000000]
add_ln187          (add              ) [ 0000000000000000000001]
br_ln187           (br               ) [ 0000000000000000000000]
aux_addr_5         (getelementptr    ) [ 0000000000000000000001]
num_res4_01_load   (load             ) [ 0000000000000000000000]
write_flag_0_load  (load             ) [ 0000000000000000000000]
write_flag6_0_load (load             ) [ 0000000000000000000000]
num_res3_02_load   (load             ) [ 0000000000000000000000]
num_res_03_load    (load             ) [ 0000000000000000000000]
write_flag3_0_load (load             ) [ 0000000000000000000000]
select_ln189       (select           ) [ 0000000000000000000000]
select_ln189_3     (select           ) [ 0000000000000000000000]
select_ln189_4     (select           ) [ 0000000000000000000000]
mrv                (insertvalue      ) [ 0000000000000000000000]
mrv_1              (insertvalue      ) [ 0000000000000000000000]
mrv_2              (insertvalue      ) [ 0000000000000000000000]
ret_ln189          (ret              ) [ 0000000000000000000000]
specloopname_ln187 (specloopname     ) [ 0000000000000000000000]
aux_load           (load             ) [ 0000000000000000000000]
switch_ln188       (switch           ) [ 0000000000000000000000]
store_ln188        (store            ) [ 0000000000000000000000]
store_ln188        (store            ) [ 0000000000000000000000]
br_ln188           (br               ) [ 0000000000000000000000]
store_ln188        (store            ) [ 0000000000000000000000]
store_ln188        (store            ) [ 0000000000000000000000]
br_ln188           (br               ) [ 0000000000000000000000]
store_ln188        (store            ) [ 0000000000000000000000]
store_ln188        (store            ) [ 0000000000000000000000]
br_ln188           (br               ) [ 0000000000000000000000]
store_ln187        (store            ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_a_1_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_1_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_a_2_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_2_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_b_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_res_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_res_1_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_res_2_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="aux_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_66_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_66/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="num_res4_01_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res4_01/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_flag_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_flag6_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="num_res3_02_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res3_02/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="num_res_03_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_03/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_flag3_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="num_b_offset_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_b_offset_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="num_res_2_read11_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_2_read11/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="num_res_1_read_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_1_read_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="num_res_0_read_2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_0_read_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="num_a_2_read_2_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_2_read_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="num_a_1_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_1_read_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="num_b_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_b_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="num_b_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_b_addr_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="num_b_addr_2_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_b_addr_2/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="171" dir="0" index="5" bw="32" slack="0"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="175" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2"/>
<pin id="173" dir="1" index="7" bw="32" slack="2"/>
<pin id="177" dir="1" index="11" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_b_load/1 num_b_load_1/1 num_b_load_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="aux_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="3" slack="16"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln177/19 aux_load/20 "/>
</bind>
</comp>

<comp id="193" class="1004" name="aux_addr_5_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr_5/20 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/7 tmp2_24/11 tmp2_25/15 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="2"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="2"/>
<pin id="216" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln166_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_245_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_245/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_ln166_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln166/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln166_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_114_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_114/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_cast2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln169_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_67_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="2"/>
<pin id="269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_67/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln169_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln169_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln169_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln172_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln173_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="1"/>
<pin id="300" dir="0" index="3" bw="32" slack="1"/>
<pin id="301" dir="0" index="4" bw="2" slack="0"/>
<pin id="302" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln172_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln172_20_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_20/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln173_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="0" index="3" bw="32" slack="1"/>
<pin id="329" dir="0" index="4" bw="2" slack="0"/>
<pin id="330" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln172_11_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_11/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln172_21_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_21/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln173_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_246_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="1"/>
<pin id="356" dir="0" index="3" bw="32" slack="1"/>
<pin id="357" dir="0" index="4" bw="2" slack="0"/>
<pin id="358" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_246/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln169_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="2"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln187_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln187_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln187_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln187_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_248_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="7"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_248/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_250_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="11"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="4"/>
<pin id="398" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_250/14 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_252_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="15"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="4"/>
<pin id="404" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_252/18 "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_68_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_68/20 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln187_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/20 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln187_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/20 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln187_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/20 "/>
</bind>
</comp>

<comp id="426" class="1004" name="num_res4_01_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res4_01_load/20 "/>
</bind>
</comp>

<comp id="429" class="1004" name="write_flag_0_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/20 "/>
</bind>
</comp>

<comp id="432" class="1004" name="write_flag6_0_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/20 "/>
</bind>
</comp>

<comp id="435" class="1004" name="num_res3_02_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res3_02_load/20 "/>
</bind>
</comp>

<comp id="438" class="1004" name="num_res_03_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_03_load/20 "/>
</bind>
</comp>

<comp id="441" class="1004" name="write_flag3_0_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/20 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln189_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="2"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189/20 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln189_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="2"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189_3/20 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln189_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="2"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189_4/20 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mrv_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="96" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/20 "/>
</bind>
</comp>

<comp id="471" class="1004" name="mrv_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="96" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/20 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mrv_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="96" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/20 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln188_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="2"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln188_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="2"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln188_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="2"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln188_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="2"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln188_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="2"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln188_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="2"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln187_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="1"/>
<pin id="515" dir="0" index="1" bw="2" slack="2"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/21 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="524" class="1005" name="num_b_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="1"/>
<pin id="526" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_b_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="num_b_addr_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_b_addr_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="num_b_addr_2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="1"/>
<pin id="536" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_b_addr_2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="num_res_2_read11_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="2"/>
<pin id="541" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_read11 "/>
</bind>
</comp>

<comp id="544" class="1005" name="num_res_1_read_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2"/>
<pin id="546" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_1_read_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="num_res_0_read_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="2"/>
<pin id="551" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_0_read_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="num_a_2_read_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_2_read_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="num_a_1_read_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_1_read_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="num_b_load_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="2"/>
<pin id="570" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_load "/>
</bind>
</comp>

<comp id="573" class="1005" name="num_b_load_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="2"/>
<pin id="575" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_load_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="num_b_load_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="2"/>
<pin id="580" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_load_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="zext_ln169_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="16"/>
<pin id="585" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln172_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln172_20_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln172_20 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_s_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln172_21_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln172_21 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_246_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_246 "/>
</bind>
</comp>

<comp id="621" class="1005" name="i_66_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_66 "/>
</bind>
</comp>

<comp id="628" class="1005" name="num_res4_01_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res4_01 "/>
</bind>
</comp>

<comp id="634" class="1005" name="write_flag_0_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="641" class="1005" name="write_flag6_0_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="648" class="1005" name="num_res3_02_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res3_02 "/>
</bind>
</comp>

<comp id="654" class="1005" name="num_res_03_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_03 "/>
</bind>
</comp>

<comp id="660" class="1005" name="write_flag3_0_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="667" class="1005" name="mul_i_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="672" class="1005" name="mul_1_i_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="5"/>
<pin id="674" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="677" class="1005" name="mul_2_i_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="9"/>
<pin id="679" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_2_i "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_248_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_248 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_250_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_250 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_252_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_252 "/>
</bind>
</comp>

<comp id="699" class="1005" name="i_68_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="1"/>
<pin id="701" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_68 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln187_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="711" class="1005" name="aux_addr_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="1"/>
<pin id="713" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="178"><net_src comp="144" pin="3"/><net_sink comp="165" pin=5"/></net>

<net id="179"><net_src comp="151" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="180"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="220"><net_src comp="108" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="108" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="244"><net_src comp="229" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="255"><net_src comp="229" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="267" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="267" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="267" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="267" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="310"><net_src comp="267" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="292" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="318" pin="2"/><net_sink comp="324" pin=4"/></net>

<net id="338"><net_src comp="267" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="292" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="346" pin="2"/><net_sink comp="352" pin=4"/></net>

<net id="366"><net_src comp="280" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="20" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="200" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="200" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="200" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="406" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="449"><net_src comp="429" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="441" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="435" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="432" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="426" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="444" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="451" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="458" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="187" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="187" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="70" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="187" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="520"><net_src comp="72" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="527"><net_src comp="144" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="165" pin=5"/></net>

<net id="532"><net_src comp="151" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="537"><net_src comp="158" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="542"><net_src comp="114" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="547"><net_src comp="120" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="552"><net_src comp="126" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="557"><net_src comp="132" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="296" pin=3"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="564"><net_src comp="138" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="571"><net_src comp="165" pin="11"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="576"><net_src comp="165" pin="7"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="581"><net_src comp="165" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="586"><net_src comp="270" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="594"><net_src comp="286" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="599"><net_src comp="296" pin="5"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="604"><net_src comp="312" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="609"><net_src comp="324" pin="5"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="614"><net_src comp="340" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="619"><net_src comp="352" pin="5"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="624"><net_src comp="80" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="631"><net_src comp="84" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="637"><net_src comp="88" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="644"><net_src comp="92" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="651"><net_src comp="96" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="657"><net_src comp="100" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="663"><net_src comp="104" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="670"><net_src comp="205" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="675"><net_src comp="209" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="680"><net_src comp="213" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="685"><net_src comp="387" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="691"><net_src comp="394" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="697"><net_src comp="400" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="702"><net_src comp="406" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="420" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="714"><net_src comp="193" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _mul.1 : num_a_1_read | {2 }
	Port: _mul.1 : num_a_2_read | {2 }
	Port: _mul.1 : num_b | {1 2 }
	Port: _mul.1 : num_b_offset | {1 }
	Port: _mul.1 : num_res_0_read | {2 }
	Port: _mul.1 : num_res_1_read | {2 }
	Port: _mul.1 : num_res_2_read | {2 }
  - Chain level:
	State 1
		sub_ln166 : 1
		zext_ln166_1 : 2
		num_b_addr : 3
		empty : 2
		p_cast : 3
		num_b_addr_1 : 4
		empty_114 : 2
		p_cast2 : 3
		num_b_addr_2 : 4
		num_b_load : 4
		num_b_load_1 : 5
		num_b_load_2 : 5
		store_ln169 : 1
	State 2
	State 3
		zext_ln169 : 1
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		icmp_ln172 : 1
		trunc_ln173 : 1
		tmp : 2
		add_ln172 : 1
		icmp_ln172_20 : 2
		add_ln173 : 2
		tmp_s : 3
		add_ln172_11 : 1
		icmp_ln172_21 : 2
		xor_ln173 : 2
		tmp_246 : 2
		store_ln169 : 2
		store_ln187 : 1
		store_ln187 : 1
		store_ln187 : 1
		store_ln187 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_248 : 1
	State 11
	State 12
	State 13
	State 14
		tmp_250 : 1
	State 15
	State 16
	State 17
	State 18
		tmp_252 : 1
	State 19
		store_ln177 : 1
	State 20
		zext_ln187 : 1
		icmp_ln187 : 1
		add_ln187 : 1
		br_ln187 : 2
		aux_addr_5 : 2
		aux_load : 3
		select_ln189 : 1
		select_ln189_3 : 1
		select_ln189_4 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln189 : 5
	State 21
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_205          |    3    |   128   |   135   |
|   fmul   |           grp_fu_209          |    3    |   128   |   135   |
|          |           grp_fu_213          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_200          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_248_fu_387        |    0    |    0    |    32   |
|          |         tmp_250_fu_394        |    0    |    0    |    32   |
|  select  |         tmp_252_fu_400        |    0    |    0    |    32   |
|          |      select_ln189_fu_444      |    0    |    0    |    32   |
|          |     select_ln189_3_fu_451     |    0    |    0    |    32   |
|          |     select_ln189_4_fu_458     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_240         |    0    |    0    |    13   |
|          |        empty_114_fu_251       |    0    |    0    |    13   |
|          |        add_ln169_fu_280       |    0    |    0    |    10   |
|    add   |        add_ln172_fu_306       |    0    |    0    |    10   |
|          |        add_ln173_fu_318       |    0    |    0    |    9    |
|          |      add_ln172_11_fu_334      |    0    |    0    |    10   |
|          |        add_ln187_fu_420       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_296          |    0    |    0    |    14   |
|    mux   |          tmp_s_fu_324         |    0    |    0    |    14   |
|          |         tmp_246_fu_352        |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln169_fu_274       |    0    |    0    |    8    |
|          |       icmp_ln172_fu_286       |    0    |    0    |    8    |
|   icmp   |      icmp_ln172_20_fu_312     |    0    |    0    |    8    |
|          |      icmp_ln172_21_fu_340     |    0    |    0    |    8    |
|          |       icmp_ln187_fu_414       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln166_fu_229       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln173_fu_346       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | num_b_offset_read_read_fu_108 |    0    |    0    |    0    |
|          |  num_res_2_read11_read_fu_114 |    0    |    0    |    0    |
|   read   |  num_res_1_read_2_read_fu_120 |    0    |    0    |    0    |
|          |  num_res_0_read_2_read_fu_126 |    0    |    0    |    0    |
|          |   num_a_2_read_2_read_fu_132  |    0    |    0    |    0    |
|          |   num_a_1_read_2_read_fu_138  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln166_fu_217       |    0    |    0    |    0    |
|          |      zext_ln166_1_fu_235      |    0    |    0    |    0    |
|   zext   |         p_cast_fu_246         |    0    |    0    |    0    |
|          |         p_cast2_fu_257        |    0    |    0    |    0    |
|          |       zext_ln169_fu_270       |    0    |    0    |    0    |
|          |       zext_ln187_fu_409       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_245_fu_221        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln173_fu_292      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           mrv_fu_465          |    0    |    0    |    0    |
|insertvalue|          mrv_1_fu_471         |    0    |    0    |    0    |
|          |          mrv_2_fu_477         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    11   |   611   |   982   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln187_reg_706   |    2   |
|   aux_addr_5_reg_711   |    3   |
|      i_66_reg_621      |    2   |
|      i_68_reg_699      |    2   |
|        i_reg_517       |    3   |
|  icmp_ln172_20_reg_601 |    1   |
|  icmp_ln172_21_reg_611 |    1   |
|   icmp_ln172_reg_591   |    1   |
|     mul_1_i_reg_672    |   32   |
|     mul_2_i_reg_677    |   32   |
|      mul_i_reg_667     |   32   |
| num_a_1_read_2_reg_561 |   32   |
| num_a_2_read_2_reg_554 |   32   |
|  num_b_addr_1_reg_529  |    6   |
|  num_b_addr_2_reg_534  |    6   |
|   num_b_addr_reg_524   |    6   |
|  num_b_load_1_reg_573  |   32   |
|  num_b_load_2_reg_578  |   32   |
|   num_b_load_reg_568   |   32   |
|   num_res3_02_reg_648  |   32   |
|   num_res4_01_reg_628  |   32   |
|   num_res_03_reg_654   |   32   |
|num_res_0_read_2_reg_549|   32   |
|num_res_1_read_2_reg_544|   32   |
|num_res_2_read11_reg_539|   32   |
|     tmp_246_reg_616    |   32   |
|     tmp_248_reg_682    |   32   |
|     tmp_250_reg_688    |   32   |
|     tmp_252_reg_694    |   32   |
|       tmp_reg_596      |   32   |
|      tmp_s_reg_606     |   32   |
|  write_flag3_0_reg_660 |    1   |
|  write_flag6_0_reg_641 |    1   |
|  write_flag_0_reg_634  |    1   |
|   zext_ln169_reg_583   |   64   |
+------------------------+--------+
|          Total         |   740  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_165 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_165 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_187 |  p0  |   3  |   3  |    9   ||    14   |
|     grp_fu_200    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_200    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   277  ||  2.709  ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |   611  |   982  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   69   |    -   |
|  Register |    -   |    -   |    -   |   740  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |    2   |  1415  |  1054  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
