# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ACM.srcs/sources_1/imports/lab1/ALU/ALU.srcs/sources_1/imports/new/ALU.v" \
"../../../../ACM.srcs/sources_1/imports/lab1/Register/Register.srcs/sources_1/new/Register.v" \
"../../../../ACM.srcs/sources_1/new/ACM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
