Release 10.1 - par K.31 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Fri Mar 11 19:31:49 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   MT_WAIT_IBUF
   ST_STS_IBUF
   SW<0>_IBUF
   SW<2>_IBUF
   SW<3>_IBUF
   SW<4>_IBUF
   SW<5>_IBUF
   SW<6>_IBUF
   SW<7>_IBUF


