initSidebarItems({"mod":[["cm0_ca_ctl0","CM0+ cache control"],["cm0_ca_ctl1","CM0+ cache control"],["cm0_ca_ctl2","CM0+ cache control"],["cm0_ca_status0","CM0+ cache status 0"],["cm0_ca_status1","CM0+ cache status 1"],["cm0_ca_status2","CM0+ cache status 2"],["cm0_status","CM0+ interface status"],["cm4_ca_ctl0","CM4 cache control"],["cm4_ca_ctl1","CM4 cache control"],["cm4_ca_ctl2","CM4 cache control"],["cm4_ca_status0","CM4 cache status 0"],["cm4_ca_status1","CM4 cache status 1"],["cm4_ca_status2","CM4 cache status 2"],["cm4_status","CM4 interface status"],["crypto_buff_ctl","Cryptography buffer control"],["dmac_buff_ctl","DMA controller buffer control"],["dw0_buff_ctl","Datawire 0 buffer control"],["dw1_buff_ctl","Datawire 1 buffer control"],["ecc_ctl","ECC control"],["ext_ms0_buff_ctl","External master 0 buffer control"],["ext_ms1_buff_ctl","External master 1 buffer control"],["flash_cmd","Command"],["flash_ctl","Control"],["flash_pwr_ctl","Flash power control"],["fm_ctl","Register block Flash Macro Registers"],["fm_sram_ecc_ctl0","eCT Flash SRAM ECC control 0"],["fm_sram_ecc_ctl1","eCT Flash SRAM ECC control 1"],["fm_sram_ecc_ctl2","eCT Flash SRAM ECC control 2"],["fm_sram_ecc_ctl3","eCT Flash SRAM ECC control 3"]],"struct":[["FM_CTL","Register block"],["RegisterBlock","Register block"]],"type":[["CM0_CA_CTL0","CM0_CA_CTL0 register accessor: an alias for `Reg<CM0_CA_CTL0_SPEC>`"],["CM0_CA_CTL1","CM0_CA_CTL1 register accessor: an alias for `Reg<CM0_CA_CTL1_SPEC>`"],["CM0_CA_CTL2","CM0_CA_CTL2 register accessor: an alias for `Reg<CM0_CA_CTL2_SPEC>`"],["CM0_CA_STATUS0","CM0_CA_STATUS0 register accessor: an alias for `Reg<CM0_CA_STATUS0_SPEC>`"],["CM0_CA_STATUS1","CM0_CA_STATUS1 register accessor: an alias for `Reg<CM0_CA_STATUS1_SPEC>`"],["CM0_CA_STATUS2","CM0_CA_STATUS2 register accessor: an alias for `Reg<CM0_CA_STATUS2_SPEC>`"],["CM0_STATUS","CM0_STATUS register accessor: an alias for `Reg<CM0_STATUS_SPEC>`"],["CM4_CA_CTL0","CM4_CA_CTL0 register accessor: an alias for `Reg<CM4_CA_CTL0_SPEC>`"],["CM4_CA_CTL1","CM4_CA_CTL1 register accessor: an alias for `Reg<CM4_CA_CTL1_SPEC>`"],["CM4_CA_CTL2","CM4_CA_CTL2 register accessor: an alias for `Reg<CM4_CA_CTL2_SPEC>`"],["CM4_CA_STATUS0","CM4_CA_STATUS0 register accessor: an alias for `Reg<CM4_CA_STATUS0_SPEC>`"],["CM4_CA_STATUS1","CM4_CA_STATUS1 register accessor: an alias for `Reg<CM4_CA_STATUS1_SPEC>`"],["CM4_CA_STATUS2","CM4_CA_STATUS2 register accessor: an alias for `Reg<CM4_CA_STATUS2_SPEC>`"],["CM4_STATUS","CM4_STATUS register accessor: an alias for `Reg<CM4_STATUS_SPEC>`"],["CRYPTO_BUFF_CTL","CRYPTO_BUFF_CTL register accessor: an alias for `Reg<CRYPTO_BUFF_CTL_SPEC>`"],["DMAC_BUFF_CTL","DMAC_BUFF_CTL register accessor: an alias for `Reg<DMAC_BUFF_CTL_SPEC>`"],["DW0_BUFF_CTL","DW0_BUFF_CTL register accessor: an alias for `Reg<DW0_BUFF_CTL_SPEC>`"],["DW1_BUFF_CTL","DW1_BUFF_CTL register accessor: an alias for `Reg<DW1_BUFF_CTL_SPEC>`"],["ECC_CTL","ECC_CTL register accessor: an alias for `Reg<ECC_CTL_SPEC>`"],["EXT_MS0_BUFF_CTL","EXT_MS0_BUFF_CTL register accessor: an alias for `Reg<EXT_MS0_BUFF_CTL_SPEC>`"],["EXT_MS1_BUFF_CTL","EXT_MS1_BUFF_CTL register accessor: an alias for `Reg<EXT_MS1_BUFF_CTL_SPEC>`"],["FLASH_CMD","FLASH_CMD register accessor: an alias for `Reg<FLASH_CMD_SPEC>`"],["FLASH_CTL","FLASH_CTL register accessor: an alias for `Reg<FLASH_CTL_SPEC>`"],["FLASH_PWR_CTL","FLASH_PWR_CTL register accessor: an alias for `Reg<FLASH_PWR_CTL_SPEC>`"],["FM_SRAM_ECC_CTL0","FM_SRAM_ECC_CTL0 register accessor: an alias for `Reg<FM_SRAM_ECC_CTL0_SPEC>`"],["FM_SRAM_ECC_CTL1","FM_SRAM_ECC_CTL1 register accessor: an alias for `Reg<FM_SRAM_ECC_CTL1_SPEC>`"],["FM_SRAM_ECC_CTL2","FM_SRAM_ECC_CTL2 register accessor: an alias for `Reg<FM_SRAM_ECC_CTL2_SPEC>`"],["FM_SRAM_ECC_CTL3","FM_SRAM_ECC_CTL3 register accessor: an alias for `Reg<FM_SRAM_ECC_CTL3_SPEC>`"]]});