
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118389                       # Number of seconds simulated
sim_ticks                                118389401229                       # Number of ticks simulated
final_tick                               688220694363                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283921                       # Simulator instruction rate (inst/s)
host_op_rate                                   363011                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7157190                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943372                       # Number of bytes of host memory used
host_seconds                                 16541.32                       # Real time elapsed on the host
sim_insts                                  4696434395                       # Number of instructions simulated
sim_ops                                    6004688594                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1748992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3001216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       663424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1366016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6787200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2106240                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2106240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5183                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10672                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 53025                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16455                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16455                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14773214                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25350377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5603745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11538330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57329456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              63789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17790782                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17790782                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17790782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14773214                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25350377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5603745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11538330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               75120238                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               283907438                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21117273                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18754309                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828930                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11115711                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10816378                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339533                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52612                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227891989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119573477                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21117273                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12155911                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24173206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5590669                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2496989                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13947532                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258314482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234141276     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096614      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2039318      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765998      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3577306      1.38%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4335246      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043834      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          563782      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9751108      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258314482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421171                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226200087                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4206214                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24135769                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24968                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3747443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061075                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134599605                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3747443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226472472                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2102581                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1278816                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23878313                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       834855                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134486163                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87583                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       517725                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177529667                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608044913                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608044913                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30818468                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9231                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2586317                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23440325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4140433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72046                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928661                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133983222                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127234689                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80052                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20284942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42617823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258314482                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492557                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203857307     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22837626      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11705346      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6743020      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499210      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754734      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1500328      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350455      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66456      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258314482                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233306     47.78%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180146     36.89%     84.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74859     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99859762     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005867      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22240543     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119297      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127234689                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448156                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488311                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513352223                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154286909                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124277455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127723000                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223012                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3914516                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       111525                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3747443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1501746                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        65343                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134001674                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6025                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23440325                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4140433                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9231                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          515                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102253                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925416                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126117640                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21966337                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117049                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26085578                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19493590                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119241                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444221                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124312144                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124277455                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71073642                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163978060                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437739                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433434                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21355442                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833336                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254567039                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292296                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212351467     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995623      6.28%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12510929      4.91%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471003      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113375      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056021      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4528088      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007675      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1532858      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254567039                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1532858                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387038835                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271756830                       # The number of ROB writes
system.switch_cpus0.timesIdled                6038978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25592956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.839074                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.839074                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.352227                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.352227                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584022908                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162079638                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142413114                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               283907438                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25480102                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20637097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2332524                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10069294                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9593675                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2859099                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105390                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215252407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141685219                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25480102                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12452774                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31029702                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7175990                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5665804                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13469254                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2331050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    256738525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225708823     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2891822      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2266409      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5339348      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1152094      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1789241      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1372204      0.53%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          863513      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15355071      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    256738525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089748                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.499054                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       212854890                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8134196                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30902799                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104706                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4741933                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4397877                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49346                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173769341                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        90448                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4741933                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       213444362                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2003424                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4460754                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30382728                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1705316                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173600777                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        34511                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        323947                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       625774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       243006                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    244185376                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    810099887                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    810099887                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198103662                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46081595                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43737                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24538                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5511215                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16879072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8391209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155837                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1864815                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172355866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43707                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161817051                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168501                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28929284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60313972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    256738525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630280                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186983676     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29889912     11.64%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14496062      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9689100      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8968268      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3013476      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3108070      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       440845      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149116      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256738525                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         464423     59.05%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161355     20.52%     79.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160667     20.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135911166     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2451492      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19186      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15112754      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8322453      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161817051                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569964                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             786445                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    581327573                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    201329419                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157664056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162603496                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       407159                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3842816                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          562                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238726                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4741933                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1262303                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113023                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172399573                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16879072                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8391209                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24521                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95306                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          562                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1264092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1326212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2590304                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158866758                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14592129                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2950293                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22912994                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22518801                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8320865                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559572                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157664906                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157664056                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93369291                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257812674                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.555336                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362159                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116053571                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142522868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29878551                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2336318                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    251996592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192159319     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28160631     11.18%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12292704      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6983372      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5061009      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1983703      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1537654      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1107362      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2710838      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    251996592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116053571                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142522868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21188716                       # Number of memory references committed
system.switch_cpus1.commit.loads             13036244                       # Number of loads committed
system.switch_cpus1.commit.membars              19186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20477545                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128418067                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2901229                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2710838                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           421687173                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349545032                       # The number of ROB writes
system.switch_cpus1.timesIdled                3482789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27168913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116053571                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142522868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116053571                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.446348                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.446348                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408773                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408773                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       715553109                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219548660                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160465671                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               283907438                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25277005                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20742011                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2367205                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10627799                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9963429                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2524958                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       111358                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226895380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138711264                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25277005                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12488387                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29914885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6547500                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7558697                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13722051                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2356522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    268528605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.633653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.993978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       238613720     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2226701      0.83%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4046137      1.51%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2380678      0.89%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1957169      0.73%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1743541      0.65%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          965342      0.36%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2407923      0.90%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14187394      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    268528605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089033                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.488579                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       225029073                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      9439851                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29825360                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        75097                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4159220                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4151033                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     170077795                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2366                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4159220                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       225362369                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         786667                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7631399                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29547725                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1041220                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     170023803                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        114478                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       602664                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    239512974                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    789071869                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    789071869                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    203656185                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35856773                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40484                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20273                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3012082                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15788694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8522942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88905                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1997740                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168735970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        160987622                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        76502                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19827929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40837474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    268528605                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.599518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.286688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    201464801     75.03%     75.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26662782      9.93%     84.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14040459      5.23%     90.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9823363      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9817492      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3524779      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2682035      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       315392      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       197502      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    268528605                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          59126     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        192952     44.70%     58.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179530     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    135815933     84.36%     84.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2207824      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20211      0.01%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14443942      8.97%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8499712      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     160987622                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567043                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             431617                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    591011964                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    188604877                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158251875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     161419239                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       330542                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2539403                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          498                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       103389                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4159220                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         548402                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64308                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168776455                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15788694                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8522942                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20273                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          498                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1368280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1231116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2599396                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159157589                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14333807                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1830029                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22833423                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22548431                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8499616                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560597                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158252020                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158251875                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92609277                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        252085894                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.557407                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367372                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    118438294                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    145988912                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22787922                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2387055                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    264369385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552216                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.403874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    204786051     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     29052964     10.99%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11150580      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5874177      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4983088      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2371098      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1118370      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1750261      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3282796      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    264369385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    118438294                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     145988912                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21668844                       # Number of memory references committed
system.switch_cpus2.commit.loads             13249291                       # Number of loads committed
system.switch_cpus2.commit.membars              20212                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21175321                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        131428241                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3017112                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3282796                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           429863423                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          341712918                       # The number of ROB writes
system.switch_cpus2.timesIdled                3345065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               15378833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          118438294                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            145988912                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    118438294                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.397092                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.397092                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417172                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417172                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       715723224                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      221007352                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157541312                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40424                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               283907438                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23121979                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18902025                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2252209                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9536826                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9081745                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2371453                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       101908                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    222789805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129885237                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23121979                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11453198                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27063857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6242135                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6059868                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13646301                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2253706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    259865615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.956009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       232801758     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1299825      0.50%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1983374      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2709554      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2781961      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2324640      0.89%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1320178      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1943008      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12701317      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    259865615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081442                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.457491                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       220241148                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8629341                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26992069                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        51209                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3951845                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3817765                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     159148278                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3951845                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       220864241                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1559324                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5499677                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26431153                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1559372                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     159047443                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1088                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        352122                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       623284                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          864                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    221015351                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    740211264                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    740211264                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    191132390                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29882947                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43940                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        25282                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4534193                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15108877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8282059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       146450                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1798411                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158829267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        43923                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150685313                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30615                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17997342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42725537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    259865615                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579859                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269297                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    196140511     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25988752     10.00%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13438954      5.17%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10113898      3.89%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7868747      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3159318      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2010301      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1017497      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       127637      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    259865615                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          27010     10.15%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         97729     36.73%     46.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       141369     53.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126241669     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2334909      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18658      0.01%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13870124      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8219953      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150685313                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.530755                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             266108                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001766                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    561532964                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    176870929                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    148422161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150951421                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       351995                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2496270                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          397                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       198499                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3951845                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1253202                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       142588                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158873191                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        72936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15108877                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8282059                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        25265                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          397                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1312187                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1278613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2590800                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148637563                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13078432                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2047750                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21296302                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21012579                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8217870                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523542                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             148422268                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            148422161                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85431320                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        228846302                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522784                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373313                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    111939007                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    137576933                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21305390                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2289308                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    255913770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537591                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    199665204     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27734394     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10540505      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5087650      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4208700      1.64%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2518159      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2129023      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       942234      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3087901      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    255913770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    111939007                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     137576933                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20696167                       # Number of memory references committed
system.switch_cpus3.commit.loads             12612607                       # Number of loads committed
system.switch_cpus3.commit.membars              18658                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19732461                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        124006143                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2807152                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3087901                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           411708192                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321716792                       # The number of ROB writes
system.switch_cpus3.timesIdled                3469651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24041823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          111939007                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            137576933                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    111939007                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.536269                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.536269                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394280                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394280                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       669931538                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      205936367                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148116569                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37316                       # number of misc regfile writes
system.l20.replacements                         13678                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          211341                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21870                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.663512                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.240528                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.933431                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5114.014325                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2866.811715                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024932                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.624269                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.349953                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37570                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37570                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9263                       # number of Writeback hits
system.l20.Writeback_hits::total                 9263                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37570                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37570                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37570                       # number of overall hits
system.l20.overall_hits::total                  37570                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13664                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13678                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13664                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13678                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13664                       # number of overall misses
system.l20.overall_misses::total                13678                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3919241                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3662166946                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3666086187                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3919241                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3662166946                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3666086187                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3919241                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3662166946                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3666086187                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51234                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51248                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9263                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9263                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51234                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51248                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51234                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51248                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.266698                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.266898                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.266698                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.266898                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.266698                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.266898                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 268015.730826                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 268027.941731                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 268015.730826                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 268027.941731                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 268015.730826                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 268027.941731                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2131                       # number of writebacks
system.l20.writebacks::total                     2131                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13664                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13678                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13664                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13678                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13664                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13678                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2789235007                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2792258755                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2789235007                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2792258755                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2789235007                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2792258755                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266698                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.266898                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.266698                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.266898                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.266698                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.266898                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 204130.196648                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 204142.327460                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 204130.196648                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 204142.327460                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 204130.196648                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 204142.327460                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         23460                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          776018                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31652                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.517187                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.756234                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.214653                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3744.128021                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4238.901092                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024628                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000881                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.457047                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.517444                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61714                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61714                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22840                       # number of Writeback hits
system.l21.Writeback_hits::total                22840                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61714                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61714                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61714                       # number of overall hits
system.l21.overall_hits::total                  61714                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        23447                       # number of ReadReq misses
system.l21.ReadReq_misses::total                23460                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        23447                       # number of demand (read+write) misses
system.l21.demand_misses::total                 23460                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        23447                       # number of overall misses
system.l21.overall_misses::total                23460                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3286530                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6922391322                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6925677852                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3286530                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6922391322                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6925677852                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3286530                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6922391322                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6925677852                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85161                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85174                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22840                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22840                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85161                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85174                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85161                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85174                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275326                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275436                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275326                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275436                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275326                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275436                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       252810                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 295235.694204                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 295212.184655                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       252810                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 295235.694204                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 295212.184655                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       252810                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 295235.694204                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 295212.184655                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3938                       # number of writebacks
system.l21.writebacks::total                     3938                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        23447                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           23460                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        23447                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            23460                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        23447                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           23460                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2456133                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5421610195                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5424066328                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2456133                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5421610195                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5424066328                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2456133                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5421610195                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5424066328                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275326                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275436                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275326                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275436                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275326                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275436                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188933.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 231228.310445                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 231204.873316                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 188933.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 231228.310445                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 231204.873316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 188933.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 231228.310445                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 231204.873316                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5202                       # number of replacements
system.l22.tagsinuse                      8191.908980                       # Cycle average of tags in use
system.l22.total_refs                          342871                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13394                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.598850                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.602262                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.161800                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2412.040344                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5385.104574                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046338                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001851                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.294439                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657361                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33779                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33779                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10880                       # number of Writeback hits
system.l22.Writeback_hits::total                10880                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33779                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33779                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33779                       # number of overall hits
system.l22.overall_hits::total                  33779                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5163                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5182                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5183                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5202                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5183                       # number of overall misses
system.l22.overall_misses::total                 5202                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      5514295                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1428841863                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1434356158                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      5690494                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      5690494                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      5514295                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1434532357                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1440046652                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      5514295                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1434532357                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1440046652                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38942                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38961                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10880                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10880                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38962                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38981                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38962                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38981                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132582                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.133005                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.133027                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.133450                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.133027                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.133450                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 290226.052632                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 276746.438698                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 276795.862215                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 284524.700000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 284524.700000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 290226.052632                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 276776.453212                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 276825.577086                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 290226.052632                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 276776.453212                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 276825.577086                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3347                       # number of writebacks
system.l22.writebacks::total                     3347                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5163                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5182                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5183                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5202                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5183                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5202                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4300560                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1098973447                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1103274007                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4413885                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4413885                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4300560                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1103387332                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1107687892                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4300560                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1103387332                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1107687892                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132582                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.133005                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.133027                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.133450                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.133027                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 226345.263158                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 212855.596940                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 212905.057314                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 220694.250000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 220694.250000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 226345.263158                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 212885.844492                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 212935.004229                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 226345.263158                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 212885.844492                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 212935.004229                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         10688                       # number of replacements
system.l23.tagsinuse                      8191.983693                       # Cycle average of tags in use
system.l23.total_refs                          609653                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18880                       # Sample count of references to valid blocks.
system.l23.avg_refs                         32.290943                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          328.794120                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.541005                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4200.602826                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3655.045742                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.040136                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000921                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.512769                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.446173                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47991                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47991                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28250                       # number of Writeback hits
system.l23.Writeback_hits::total                28250                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47991                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47991                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47991                       # number of overall hits
system.l23.overall_hits::total                  47991                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        10669                       # number of ReadReq misses
system.l23.ReadReq_misses::total                10682                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        10672                       # number of demand (read+write) misses
system.l23.demand_misses::total                 10685                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        10672                       # number of overall misses
system.l23.overall_misses::total                10685                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3393272                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2948246074                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2951639346                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       836418                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       836418                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3393272                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2949082492                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2952475764                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3393272                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2949082492                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2952475764                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        58660                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              58673                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28250                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28250                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        58663                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               58676                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        58663                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              58676                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.181879                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182060                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.181920                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182102                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.181920                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182102                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 261020.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 276337.620583                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 276318.980154                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       278806                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       278806                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 261020.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 276338.314468                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 276319.678428                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 261020.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 276338.314468                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 276319.678428                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7039                       # number of writebacks
system.l23.writebacks::total                     7039                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        10669                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           10682                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        10672                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            10685                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        10672                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           10685                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2563508                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2266676939                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2269240447                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       644349                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       644349                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2563508                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2267321288                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2269884796                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2563508                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2267321288                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2269884796                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.181879                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182060                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.181920                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182102                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.181920                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182102                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 197192.923077                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 212454.488612                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 212435.915278                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       214783                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       214783                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 197192.923077                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 212455.143178                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 212436.574263                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 197192.923077                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 212455.143178                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 212436.574263                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992175                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013979633                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874269.192237                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992175                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13947517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13947517                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13947517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13947517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13947517                       # number of overall hits
system.cpu0.icache.overall_hits::total       13947517                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4315516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4315516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4315516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4315516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4315516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4315516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13947532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13947532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13947532                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13947532                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13947532                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13947532                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 287701.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 287701.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 287701.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4035441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4035441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4035441                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 288245.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51234                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246969366                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51490                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4796.453020                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.724624                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.275376                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20060078                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20060078                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24070512                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24070512                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24070512                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24070512                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187504                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187504                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187504                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187504                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187504                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27459209520                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27459209520                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27459209520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27459209520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27459209520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27459209520                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20247582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20247582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24258016                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24258016                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24258016                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24258016                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009261                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009261                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007730                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007730                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 146445.993259                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 146445.993259                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 146445.993259                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 146445.993259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 146445.993259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 146445.993259                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9263                       # number of writebacks
system.cpu0.dcache.writebacks::total             9263                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136270                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136270                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136270                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51234                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51234                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51234                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51234                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51234                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51234                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6223192797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6223192797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6223192797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6223192797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6223192797                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6223192797                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121466.073252                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121466.073252                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 121466.073252                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 121466.073252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 121466.073252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 121466.073252                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997546                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097124740                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234469.938900                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997546                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13469239                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13469239                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13469239                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13469239                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13469239                       # number of overall hits
system.cpu1.icache.overall_hits::total       13469239                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4013875                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4013875                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4013875                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4013875                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4013875                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4013875                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13469254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13469254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13469254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13469254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13469254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13469254                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 267591.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 267591.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 267591.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 267591.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 267591.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 267591.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3394430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3394430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3394430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3394430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3394430                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3394430                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       261110                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       261110                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       261110                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       261110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       261110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       261110                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85160                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194851820                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85416                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2281.209844                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.316812                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.683188                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10926196                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10926196                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8114100                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8114100                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        24271                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24271                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19040296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19040296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19040296                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19040296                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       209768                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       209768                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       209768                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        209768                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       209768                       # number of overall misses
system.cpu1.dcache.overall_misses::total       209768                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29400510703                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29400510703                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29400510703                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29400510703                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29400510703                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29400510703                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11135964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11135964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8114100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8114100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        24271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19250064                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19250064                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19250064                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19250064                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018837                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018837                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010897                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010897                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010897                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010897                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 140157.272334                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 140157.272334                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 140157.272334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 140157.272334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 140157.272334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 140157.272334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22841                       # number of writebacks
system.cpu1.dcache.writebacks::total            22841                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124607                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124607                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124607                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85161                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85161                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11170366779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11170366779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11170366779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11170366779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11170366779                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11170366779                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004424                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004424                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004424                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004424                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131167.632825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131167.632825                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131167.632825                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131167.632825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131167.632825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131167.632825                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.147439                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098355664                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362055.191398                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.147439                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027480                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742223                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13722027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13722027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13722027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13722027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13722027                       # number of overall hits
system.cpu2.icache.overall_hits::total       13722027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.cpu2.icache.overall_misses::total           24                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6811314                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6811314                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6811314                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6811314                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6811314                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6811314                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13722051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13722051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13722051                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13722051                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13722051                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13722051                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 283804.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 283804.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 283804.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 283804.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 283804.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 283804.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5673015                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5673015                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5673015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5673015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5673015                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5673015                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 298579.736842                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 298579.736842                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 298579.736842                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 298579.736842                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 298579.736842                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 298579.736842                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38962                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178258738                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39218                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4545.329645                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.704203                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.295797                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901188                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098812                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10683941                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10683941                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8378694                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8378694                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20246                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20246                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20212                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19062635                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19062635                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19062635                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19062635                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       100174                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       100174                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       100340                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        100340                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       100340                       # number of overall misses
system.cpu2.dcache.overall_misses::total       100340                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10131695312                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10131695312                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     52838680                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     52838680                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10184533992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10184533992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10184533992                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10184533992                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10784115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10784115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8378860                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8378860                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20212                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20212                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19162975                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19162975                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19162975                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19162975                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009289                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009289                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005236                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005236                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005236                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005236                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101140.967836                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101140.967836                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 318305.301205                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 318305.301205                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101500.239107                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101500.239107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101500.239107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101500.239107                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       611015                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 305507.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10880                       # number of writebacks
system.cpu2.dcache.writebacks::total            10880                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        61232                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        61232                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        61378                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        61378                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        61378                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        61378                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38942                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38942                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38962                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38962                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38962                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38962                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3674545221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3674545221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5861739                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5861739                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3680406960                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3680406960                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3680406960                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3680406960                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94359.437651                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94359.437651                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 293086.950000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 293086.950000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94461.448591                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94461.448591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94461.448591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94461.448591                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.998357                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1095383563                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2221873.352941                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.998357                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020831                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13646287                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13646287                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13646287                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13646287                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13646287                       # number of overall hits
system.cpu3.icache.overall_hits::total       13646287                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3967571                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3967571                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3967571                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3967571                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3967571                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3967571                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13646301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13646301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13646301                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13646301                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13646301                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13646301                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 283397.928571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 283397.928571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 283397.928571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 283397.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 283397.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 283397.928571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3516635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3516635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3516635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3516635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3516635                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3516635                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 270510.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 270510.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 270510.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 58663                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186323882                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 58919                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3162.373462                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.562673                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.437327                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912354                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087646                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9596786                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9596786                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8041660                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8041660                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19718                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19718                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18658                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18658                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17638446                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17638446                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17638446                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17638446                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       168655                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       168655                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3520                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3520                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       172175                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        172175                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       172175                       # number of overall misses
system.cpu3.dcache.overall_misses::total       172175                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  21602411425                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21602411425                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    802498220                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    802498220                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22404909645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22404909645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22404909645                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22404909645                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9765441                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9765441                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8045180                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8045180                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18658                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18658                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17810621                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17810621                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17810621                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17810621                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017271                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017271                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000438                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009667                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009667                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128086.397824                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128086.397824                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 227982.448864                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 227982.448864                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 130128.704196                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130128.704196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 130128.704196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130128.704196                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2002700                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 222522.222222                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28250                       # number of writebacks
system.cpu3.dcache.writebacks::total            28250                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       109995                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       109995                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3517                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3517                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       113512                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       113512                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       113512                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       113512                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        58660                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        58660                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        58663                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58663                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        58663                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58663                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6187128420                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6187128420                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       861318                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       861318                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6187989738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6187989738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6187989738                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6187989738                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003294                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003294                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003294                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003294                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105474.401977                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105474.401977                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       287106                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       287106                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 105483.690537                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105483.690537                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 105483.690537                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105483.690537                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
