
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089474                       # Number of seconds simulated
sim_ticks                                 89474283500                       # Number of ticks simulated
final_tick                                89474283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 213235                       # Simulator instruction rate (inst/s)
host_op_rate                                   215239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100456982                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680564                       # Number of bytes of host memory used
host_seconds                                   890.67                       # Real time elapsed on the host
sim_insts                                   189922314                       # Number of instructions simulated
sim_ops                                     191707374                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 962                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             285400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             128752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        273956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                688108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        285400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           285400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            285400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            128752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       273956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               688108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   89474274500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.209040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.419837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.778834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     36.16%     36.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35     19.77%     55.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     14.12%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.95%     74.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.95%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.82%     80.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      6.21%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.56%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22     12.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          177                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     44872694                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                62928944                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     46596.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65346.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      776                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   92912019.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3834180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13522080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              8709030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               726240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        40805730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13806240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21440893860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21523131315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.551032                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          89453239750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1183000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5744000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  89327853500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     35951993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      14091000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     89460007                       # Time in different power states
system.mem_ctrls_1.actEnergy                   778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3034500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             10408770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2043360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        64353570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        44017920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      21413974800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21569737860                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.071925                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          89446171500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4195000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13090000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  89190381750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    114633507                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10827000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    141156243                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                30278342                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23957301                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3480301                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18521485                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18518674                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.984823                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1395105                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2003                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                392                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               76                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3054130                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        178948569                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3161808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      333115573                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    30278342                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19914171                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     172261402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6968076                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          602                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 107791692                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   249                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          178908144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.879302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.001571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8152149      4.56%      4.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 77378980     43.25%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21287532     11.90%     59.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 72089483     40.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            178908144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169201                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.861516                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18665777                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              26987590                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 114454774                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15316155                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3483848                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             16514541                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   192                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              300813937                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              11608507                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3483848                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 35160370                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9300581                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10401                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 112776465                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              18176479                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              285846773                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4767728                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3074078                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3500                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9663270                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8674                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              704                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           295657199                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             396303433                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        334156682                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7319                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             199069041                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 96588158                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                359                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            237                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  30411627                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            120428846                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26495291                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          27326406                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4173968                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  281131541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244354790                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2848744                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        89424403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     73286024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     178908144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.365811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.964188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41724353     23.32%     23.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50474899     28.21%     51.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66469150     37.15%     88.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20017476     11.19%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              222167      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  99      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       178908144                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5409217      7.56%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    106      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               62232545     87.02%     94.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3872159      5.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               203      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111701171     45.71%     45.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1501821      0.61%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  812      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            109394309     44.77%     91.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21754346      8.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244354790                       # Type of FU issued
system.cpu.iq.rate                           1.365503                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    71514033                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.292665                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          741967139                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         370553585                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    231813244                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              315861329                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         26830824                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     42155682                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       120758                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4044                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8169230                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            81                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3483848                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8743907                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 44826                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           281929109                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             120428846                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26495291                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 28387                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4044                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2064871                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1722774                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3787645                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             237008147                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             103920084                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7346643                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        797331                       # number of nop insts executed
system.cpu.iew.exec_refs                    124492728                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 21552881                       # Number of branches executed
system.cpu.iew.exec_stores                   20572644                       # Number of stores executed
system.cpu.iew.exec_rate                     1.324448                       # Inst execution rate
system.cpu.iew.wb_sent                      233614207                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     231818398                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 187739183                       # num instructions producing a value
system.cpu.iew.wb_consumers                 226299785                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.295447                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.829604                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        83854663                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3480111                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    166680393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.152812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.893452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     83822497     50.29%     50.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     46485326     27.89%     78.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15348556      9.21%     87.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5323392      3.19%     90.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3953031      2.37%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       871616      0.52%     93.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2445819      1.47%     94.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3287906      1.97%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5142250      3.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    166680393                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            190366014                       # Number of instructions committed
system.cpu.commit.committedOps              192151074                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       96599225                       # Number of memory references committed
system.cpu.commit.loads                      78273164                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   18218945                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 175381013                       # Number of committed integer instructions.
system.cpu.commit.function_calls               944792                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         94048208     48.94%     48.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1500503      0.78%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        78273164     40.74%     90.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18326061      9.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         192151074                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5142250                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    437543737                       # The number of ROB reads
system.cpu.rob.rob_writes                   564261555                       # The number of ROB writes
system.cpu.timesIdled                             324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   189922314                       # Number of Instructions Simulated
system.cpu.committedOps                     191707374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.942220                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.942220                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.061323                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.061323                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                273574030                       # number of integer regfile reads
system.cpu.int_regfile_writes               193295500                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6576                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3444                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  48005328                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 48816318                       # number of cc regfile writes
system.cpu.misc_regfile_reads               269011305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                11                       # number of replacements
system.cpu.dcache.tags.tagsinuse           509.584833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            95414416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          176693.362963                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.584833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.497641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.497641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.516602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         190831470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        190831470                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     77089025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77089025                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18324961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18324961                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      95413986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         95413986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     95413986                       # number of overall hits
system.cpu.dcache.overall_hits::total        95413986                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           158                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1047                       # number of overall misses
system.cpu.dcache.overall_misses::total          1047                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15963000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43631967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43631967                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     59594967                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     59594967                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     59594967                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     59594967                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     77089183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77089183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18325850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18325850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     95415033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     95415033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     95415033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     95415033                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000049                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 101031.645570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101031.645570                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49079.827897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49079.827897                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56919.739255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56919.739255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56919.739255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56919.739255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.522727                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          449                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          508                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          508                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          440                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          539                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     14659967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14659967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     24821467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24821467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     24821467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24821467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102641.414141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102641.414141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33318.106818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33318.106818                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46050.959184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46050.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46050.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46050.959184                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                72                       # number of replacements
system.cpu.icache.tags.tagsinuse           302.204533                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107791168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               407                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          264843.164619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   302.204533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.590243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.590243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         215583787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        215583787                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    107791168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107791168                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     107791168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107791168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    107791168                       # number of overall hits
system.cpu.icache.overall_hits::total       107791168                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          522                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           522                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          522                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            522                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          522                       # number of overall misses
system.cpu.icache.overall_misses::total           522                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41644483                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41644483                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41644483                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41644483                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41644483                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41644483                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    107791690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107791690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    107791690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107791690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    107791690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107791690                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79778.703065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79778.703065                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79778.703065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79778.703065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79778.703065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79778.703065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14557                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               126                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.531746                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           72                       # number of writebacks
system.cpu.icache.writebacks::total                72                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     34495486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34495486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     34495486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34495486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     34495486                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34495486                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84341.041565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84341.041565                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84341.041565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84341.041565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84341.041565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84341.041565                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             2623                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2623                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   209                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    59.902636                       # Cycle average of tags in use
system.l2.tags.total_refs                          17                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        99                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.171717                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       43.695750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    16.206886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000763                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002258                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8722                       # Number of tag accesses
system.l2.tags.data_accesses                     8722                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            9                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                9                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   351                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   356                       # number of demand (read+write) hits
system.l2.demand_hits::total                      365                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    9                       # number of overall hits
system.l2.overall_hits::cpu.data                  356                       # number of overall hits
system.l2.overall_hits::total                     365                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  89                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              400                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              95                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 400                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 184                       # number of demand (read+write) misses
system.l2.demand_misses::total                    584                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                400                       # number of overall misses
system.l2.overall_misses::cpu.data                184                       # number of overall misses
system.l2.overall_misses::total                   584                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     11690500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11690500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     34019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34019000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     10049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10049000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      34019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         55758500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     34019000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21739500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        55758500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               540                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  949                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              540                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 949                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.202273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.202273                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977995                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.950000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977995                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.340741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.615385                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977995                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.340741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.615385                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 131353.932584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131353.932584                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85047.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85047.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105778.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105778.947368                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85047.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 118149.456522                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95476.883562                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85047.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 118149.456522                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95476.883562                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          404                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            404                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             88                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              984                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     44201866                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     44201866                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     31631000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31631000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      9309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52087500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     44201866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     96289366                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.920000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.611170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.036881                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 109410.559406                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109410.559406                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 126670.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126670.454545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79077.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79077.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 101190.217391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101190.217391                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 79077.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 113647.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89806.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 79077.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 113647.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 109410.559406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97855.046748                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                873                       # Transaction distribution
system.membus.trans_dist::ReadExReq                88                       # Transaction distribution
system.membus.trans_dist::ReadExResp               88                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 963                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1250951                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5077063                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89474283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           74                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  65920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             482                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023760                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.152353                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1397     97.62%     97.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      2.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1431                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             599000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            610500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            810998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
