

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed May 21 22:57:10 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 17/01/2025 GMT
    16                           ; 
    17                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F62                     SPPDATA         equ	3938	;# 
    91   000F63                     SPPCFG          equ	3939	;# 
    92   000F64                     SPPEPS          equ	3940	;# 
    93   000F65                     SPPCON          equ	3941	;# 
    94   000F66                     UFRM            equ	3942	;# 
    95   000F66                     UFRML           equ	3942	;# 
    96   000F67                     UFRMH           equ	3943	;# 
    97   000F68                     UIR             equ	3944	;# 
    98   000F69                     UIE             equ	3945	;# 
    99   000F6A                     UEIR            equ	3946	;# 
   100   000F6B                     UEIE            equ	3947	;# 
   101   000F6C                     USTAT           equ	3948	;# 
   102   000F6D                     UCON            equ	3949	;# 
   103   000F6E                     UADDR           equ	3950	;# 
   104   000F6F                     UCFG            equ	3951	;# 
   105   000F70                     UEP0            equ	3952	;# 
   106   000F71                     UEP1            equ	3953	;# 
   107   000F72                     UEP2            equ	3954	;# 
   108   000F73                     UEP3            equ	3955	;# 
   109   000F74                     UEP4            equ	3956	;# 
   110   000F75                     UEP5            equ	3957	;# 
   111   000F76                     UEP6            equ	3958	;# 
   112   000F77                     UEP7            equ	3959	;# 
   113   000F78                     UEP8            equ	3960	;# 
   114   000F79                     UEP9            equ	3961	;# 
   115   000F7A                     UEP10           equ	3962	;# 
   116   000F7B                     UEP11           equ	3963	;# 
   117   000F7C                     UEP12           equ	3964	;# 
   118   000F7D                     UEP13           equ	3965	;# 
   119   000F7E                     UEP14           equ	3966	;# 
   120   000F7F                     UEP15           equ	3967	;# 
   121   000F80                     PORTA           equ	3968	;# 
   122   000F81                     PORTB           equ	3969	;# 
   123   000F82                     PORTC           equ	3970	;# 
   124   000F83                     PORTD           equ	3971	;# 
   125   000F84                     PORTE           equ	3972	;# 
   126   000F89                     LATA            equ	3977	;# 
   127   000F8A                     LATB            equ	3978	;# 
   128   000F8B                     LATC            equ	3979	;# 
   129   000F8C                     LATD            equ	3980	;# 
   130   000F8D                     LATE            equ	3981	;# 
   131   000F92                     TRISA           equ	3986	;# 
   132   000F92                     DDRA            equ	3986	;# 
   133   000F93                     TRISB           equ	3987	;# 
   134   000F93                     DDRB            equ	3987	;# 
   135   000F94                     TRISC           equ	3988	;# 
   136   000F94                     DDRC            equ	3988	;# 
   137   000F95                     TRISD           equ	3989	;# 
   138   000F95                     DDRD            equ	3989	;# 
   139   000F96                     TRISE           equ	3990	;# 
   140   000F96                     DDRE            equ	3990	;# 
   141   000F9B                     OSCTUNE         equ	3995	;# 
   142   000F9D                     PIE1            equ	3997	;# 
   143   000F9E                     PIR1            equ	3998	;# 
   144   000F9F                     IPR1            equ	3999	;# 
   145   000FA0                     PIE2            equ	4000	;# 
   146   000FA1                     PIR2            equ	4001	;# 
   147   000FA2                     IPR2            equ	4002	;# 
   148   000FA6                     EECON1          equ	4006	;# 
   149   000FA7                     EECON2          equ	4007	;# 
   150   000FA8                     EEDATA          equ	4008	;# 
   151   000FA9                     EEADR           equ	4009	;# 
   152   000FAB                     RCSTA           equ	4011	;# 
   153   000FAB                     RCSTA1          equ	4011	;# 
   154   000FAC                     TXSTA           equ	4012	;# 
   155   000FAC                     TXSTA1          equ	4012	;# 
   156   000FAD                     TXREG           equ	4013	;# 
   157   000FAD                     TXREG1          equ	4013	;# 
   158   000FAE                     RCREG           equ	4014	;# 
   159   000FAE                     RCREG1          equ	4014	;# 
   160   000FAF                     SPBRG           equ	4015	;# 
   161   000FAF                     SPBRG1          equ	4015	;# 
   162   000FB0                     SPBRGH          equ	4016	;# 
   163   000FB1                     T3CON           equ	4017	;# 
   164   000FB2                     TMR3            equ	4018	;# 
   165   000FB2                     TMR3L           equ	4018	;# 
   166   000FB3                     TMR3H           equ	4019	;# 
   167   000FB4                     CMCON           equ	4020	;# 
   168   000FB5                     CVRCON          equ	4021	;# 
   169   000FB6                     ECCP1AS         equ	4022	;# 
   170   000FB6                     CCP1AS          equ	4022	;# 
   171   000FB7                     ECCP1DEL        equ	4023	;# 
   172   000FB7                     CCP1DEL         equ	4023	;# 
   173   000FB8                     BAUDCON         equ	4024	;# 
   174   000FB8                     BAUDCTL         equ	4024	;# 
   175   000FBA                     CCP2CON         equ	4026	;# 
   176   000FBB                     CCPR2           equ	4027	;# 
   177   000FBB                     CCPR2L          equ	4027	;# 
   178   000FBC                     CCPR2H          equ	4028	;# 
   179   000FBD                     CCP1CON         equ	4029	;# 
   180   000FBD                     ECCP1CON        equ	4029	;# 
   181   000FBE                     CCPR1           equ	4030	;# 
   182   000FBE                     CCPR1L          equ	4030	;# 
   183   000FBF                     CCPR1H          equ	4031	;# 
   184   000FC0                     ADCON2          equ	4032	;# 
   185   000FC1                     ADCON1          equ	4033	;# 
   186   000FC2                     ADCON0          equ	4034	;# 
   187   000FC3                     ADRES           equ	4035	;# 
   188   000FC3                     ADRESL          equ	4035	;# 
   189   000FC4                     ADRESH          equ	4036	;# 
   190   000FC5                     SSPCON2         equ	4037	;# 
   191   000FC6                     SSPCON1         equ	4038	;# 
   192   000FC7                     SSPSTAT         equ	4039	;# 
   193   000FC8                     SSPADD          equ	4040	;# 
   194   000FC9                     SSPBUF          equ	4041	;# 
   195   000FCA                     T2CON           equ	4042	;# 
   196   000FCB                     PR2             equ	4043	;# 
   197   000FCB                     MEMCON          equ	4043	;# 
   198   000FCC                     TMR2            equ	4044	;# 
   199   000FCD                     T1CON           equ	4045	;# 
   200   000FCE                     TMR1            equ	4046	;# 
   201   000FCE                     TMR1L           equ	4046	;# 
   202   000FCF                     TMR1H           equ	4047	;# 
   203   000FD0                     RCON            equ	4048	;# 
   204   000FD1                     WDTCON          equ	4049	;# 
   205   000FD2                     HLVDCON         equ	4050	;# 
   206   000FD2                     LVDCON          equ	4050	;# 
   207   000FD3                     OSCCON          equ	4051	;# 
   208   000FD5                     T0CON           equ	4053	;# 
   209   000FD6                     TMR0            equ	4054	;# 
   210   000FD6                     TMR0L           equ	4054	;# 
   211   000FD7                     TMR0H           equ	4055	;# 
   212   000FD8                     STATUS          equ	4056	;# 
   213   000FD9                     FSR2            equ	4057	;# 
   214   000FD9                     FSR2L           equ	4057	;# 
   215   000FDA                     FSR2H           equ	4058	;# 
   216   000FDB                     PLUSW2          equ	4059	;# 
   217   000FDC                     PREINC2         equ	4060	;# 
   218   000FDD                     POSTDEC2        equ	4061	;# 
   219   000FDE                     POSTINC2        equ	4062	;# 
   220   000FDF                     INDF2           equ	4063	;# 
   221   000FE0                     BSR             equ	4064	;# 
   222   000FE1                     FSR1            equ	4065	;# 
   223   000FE1                     FSR1L           equ	4065	;# 
   224   000FE2                     FSR1H           equ	4066	;# 
   225   000FE3                     PLUSW1          equ	4067	;# 
   226   000FE4                     PREINC1         equ	4068	;# 
   227   000FE5                     POSTDEC1        equ	4069	;# 
   228   000FE6                     POSTINC1        equ	4070	;# 
   229   000FE7                     INDF1           equ	4071	;# 
   230   000FE8                     WREG            equ	4072	;# 
   231   000FE9                     FSR0            equ	4073	;# 
   232   000FE9                     FSR0L           equ	4073	;# 
   233   000FEA                     FSR0H           equ	4074	;# 
   234   000FEB                     PLUSW0          equ	4075	;# 
   235   000FEC                     PREINC0         equ	4076	;# 
   236   000FED                     POSTDEC0        equ	4077	;# 
   237   000FEE                     POSTINC0        equ	4078	;# 
   238   000FEF                     INDF0           equ	4079	;# 
   239   000FF0                     INTCON3         equ	4080	;# 
   240   000FF1                     INTCON2         equ	4081	;# 
   241   000FF2                     INTCON          equ	4082	;# 
   242   000FF3                     PROD            equ	4083	;# 
   243   000FF3                     PRODL           equ	4083	;# 
   244   000FF4                     PRODH           equ	4084	;# 
   245   000FF5                     TABLAT          equ	4085	;# 
   246   000FF6                     TBLPTR          equ	4086	;# 
   247   000FF6                     TBLPTRL         equ	4086	;# 
   248   000FF7                     TBLPTRH         equ	4087	;# 
   249   000FF8                     TBLPTRU         equ	4088	;# 
   250   000FF9                     PCLAT           equ	4089	;# 
   251   000FF9                     PC              equ	4089	;# 
   252   000FF9                     PCL             equ	4089	;# 
   253   000FFA                     PCLATH          equ	4090	;# 
   254   000FFB                     PCLATU          equ	4091	;# 
   255   000FFC                     STKPTR          equ	4092	;# 
   256   000FFD                     TOS             equ	4093	;# 
   257   000FFD                     TOSL            equ	4093	;# 
   258   000FFE                     TOSH            equ	4094	;# 
   259   000FFF                     TOSU            equ	4095	;# 
   260                           
   261                           	psect	idataCOMRAM
   262   000892                     __pidataCOMRAM:
   263                           	callstack 0
   264                           
   265                           ;initializer for main@F3344
   266   000892  FC                 	db	252
   267   000893  60                 	db	96
   268   000894  DA                 	db	218
   269   000895  F2                 	db	242
   270   000896  66                 	db	102
   271   000897  B6                 	db	182
   272   000898  BE                 	db	190
   273   000899  E0                 	db	224
   274   00089A  FE                 	db	254
   275   00089B  F6                 	db	246
   276   000F8A                     _LATB           set	3978
   277   000F93                     _TRISB          set	3987
   278                           
   279                           ; #config settings
   280                           
   281                           	psect	cinit
   282   00086C                     __pcinit:
   283                           	callstack 0
   284   00086C                     start_initialization:
   285                           	callstack 0
   286   00086C                     __initialization:
   287                           	callstack 0
   288                           
   289                           ; Initialize objects allocated to COMRAM (10 bytes)
   290                           ; load TBLPTR registers with __pidataCOMRAM
   291   00086C  0E92               	movlw	low __pidataCOMRAM
   292   00086E  6EF6               	movwf	tblptrl,c
   293   000870  0E08               	movlw	high __pidataCOMRAM
   294   000872  6EF7               	movwf	tblptrh,c
   295   000874  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   296   000876  6EF8               	movwf	tblptru,c
   297   000878  EE00  F00F         	lfsr	0,__pdataCOMRAM
   298   00087C  EE10 F00A          	lfsr	1,10
   299   000880                     copy_data0:
   300   000880  0009               	tblrd		*+
   301   000882  CFF5 FFEE          	movff	tablat,postinc0
   302   000886  50E5               	movf	postdec1,w,c
   303   000888  50E1               	movf	fsr1l,w,c
   304   00088A  E1FA               	bnz	copy_data0
   305   00088C                     end_of_initialization:
   306                           	callstack 0
   307   00088C                     __end_of__initialization:
   308                           	callstack 0
   309   00088C  0100               	movlb	0
   310   00088E  EF01  F004         	goto	_main	;jump to C main() function
   311                           
   312                           	psect	dataCOMRAM
   313   00000F                     __pdataCOMRAM:
   314                           	callstack 0
   315   00000F                     main@F3344:
   316                           	callstack 0
   317   00000F                     	ds	10
   318                           
   319                           	psect	cstackCOMRAM
   320   000001                     __pcstackCOMRAM:
   321                           	callstack 0
   322   000001                     ??_main:
   323                           
   324                           ; 1 bytes @ 0x0
   325   000001                     	ds	2
   326   000003                     main@display:
   327                           	callstack 0
   328                           
   329                           ; 10 bytes @ 0x2
   330   000003                     	ds	10
   331   00000D                     main@i:
   332                           	callstack 0
   333                           
   334                           ; 2 bytes @ 0xC
   335   00000D                     	ds	2
   336                           
   337 ;;
   338 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   339 ;;
   340 ;; *************** function _main *****************
   341 ;; Defined at:
   342 ;;		line 17 in file "main.c"
   343 ;; Parameters:    Size  Location     Type
   344 ;;		None
   345 ;; Auto vars:     Size  Location     Type
   346 ;;  i               2   12[COMRAM] int 
   347 ;;  display        10    2[COMRAM] unsigned char [10]
   348 ;; Return value:  Size  Location     Type
   349 ;;                  1    wreg      void 
   350 ;; Registers used:
   351 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0
   352 ;; Tracked objects:
   353 ;;		On entry : 0/0
   354 ;;		On exit  : 0/0
   355 ;;		Unchanged: 0/0
   356 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   357 ;;      Params:         0       0       0       0       0       0       0       0       0
   358 ;;      Locals:        12       0       0       0       0       0       0       0       0
   359 ;;      Temps:          2       0       0       0       0       0       0       0       0
   360 ;;      Totals:        14       0       0       0       0       0       0       0       0
   361 ;;Total ram usage:       14 bytes
   362 ;; This function calls:
   363 ;;		Nothing
   364 ;; This function is called by:
   365 ;;		Startup code after reset
   366 ;; This function uses a non-reentrant model
   367 ;;
   368                           
   369                           	psect	text0
   370   000802                     __ptext0:
   371                           	callstack 0
   372   000802                     _main:
   373                           	callstack 31
   374   000802                     
   375                           ;main.c: 18:     unsigned char display[10] = {
   376   000802  EE20  F00F         	lfsr	2,main@F3344
   377   000806  EE10  F003         	lfsr	1,main@display
   378   00080A  0E09               	movlw	9
   379   00080C                     u11:
   380   00080C  CFDB FFE3          	movff	plusw2,plusw1
   381   000810  06E8               	decf	wreg,f,c
   382   000812  E2FC               	bc	u11
   383   000814                     
   384                           ;main.c: 30:     TRISB = 0;
   385   000814  6A93               	clrf	147,c	;volatile
   386   000816                     
   387                           ;main.c: 31:     LATB = 0;
   388   000816  6A8A               	clrf	138,c	;volatile
   389   000818                     l700:
   390                           
   391                           ;main.c: 37:         int i;;main.c: 38:         for(i=0; i<10; i++){
   392   000818  0E00               	movlw	0
   393   00081A  6E0E               	movwf	(main@i+1)^0,c
   394   00081C  0E00               	movlw	0
   395   00081E  6E0D               	movwf	main@i^0,c
   396   000820                     l706:
   397                           
   398                           ;main.c: 39:             LATB = display[i];
   399   000820  500D               	movf	main@i^0,w,c
   400   000822  0F03               	addlw	low main@display
   401   000824  6ED9               	movwf	fsr2l,c
   402   000826  6ADA               	clrf	fsr2h,c
   403   000828  50DF               	movf	indf2,w,c
   404   00082A  6E8A               	movwf	138,c	;volatile
   405   00082C                     
   406                           ;main.c: 40:             _delay((unsigned long)((1000)*(20000000/4000.0)));
   407   00082C  0E1A               	movlw	26
   408   00082E  6E02               	movwf	(??_main+1)^0,c
   409   000830  0E5E               	movlw	94
   410   000832  6E01               	movwf	??_main^0,c
   411   000834  0E6E               	movlw	110
   412   000836                     u37:
   413   000836  2EE8               	decfsz	wreg,f,c
   414   000838  D7FE               	bra	u37
   415   00083A  2E01               	decfsz	??_main^0,f,c
   416   00083C  D7FC               	bra	u37
   417   00083E  2E02               	decfsz	(??_main+1)^0,f,c
   418   000840  D7FA               	bra	u37
   419   000842  D000               	nop2	
   420   000844                     
   421                           ;main.c: 41:         }
   422   000844  4A0D               	infsnz	main@i^0,f,c
   423   000846  2A0E               	incf	(main@i+1)^0,f,c
   424   000848  BE0E               	btfsc	(main@i+1)^0,7,c
   425   00084A  EF30  F004         	goto	u21
   426   00084E  500E               	movf	(main@i+1)^0,w,c
   427   000850  E109               	bnz	u20
   428   000852  0E0A               	movlw	10
   429   000854  5C0D               	subwf	main@i^0,w,c
   430   000856  A0D8               	btfss	status,0,c
   431   000858  EF30  F004         	goto	u21
   432   00085C  EF32  F004         	goto	u20
   433   000860                     u21:
   434   000860  EF10  F004         	goto	l706
   435   000864                     u20:
   436   000864  EF0C  F004         	goto	l700
   437   000868  EFFE  F03F         	goto	start
   438   00086C                     __end_of_main:
   439                           	callstack 0
   440                           
   441                           	psect	smallconst
   442   000800                     __psmallconst:
   443                           	callstack 0
   444   000800  00                 	db	0
   445   000801  00                 	db	0	; dummy byte at the end
   446   000800                     __smallconst    set	__psmallconst
   447   000800                     __mediumconst   set	__psmallconst
   448   000000                     __activetblptr  equ	0
   449                           
   450                           	psect	rparam
   451   000001                     ___rparam_used  equ	1
   452   000000                     ___param_bank   equ	0
   453   000000                     __Lparam        equ	__Lrparam
   454   000000                     __Hparam        equ	__Hrparam
   455                           
   456                           	psect	config
   457                           
   458                           ;Config register CONFIG1L @ 0x300000
   459                           ;	unspecified, using default values
   460                           ;	PLL Prescaler Selection bits
   461                           ;	PLLDIV = 0x0, unprogrammed default
   462                           ;	System Clock Postscaler Selection bits
   463                           ;	CPUDIV = 0x0, unprogrammed default
   464                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   465                           ;	USBDIV = 0x0, unprogrammed default
   466   300000                     	org	3145728
   467   300000  00                 	db	0
   468                           
   469                           ;Config register CONFIG1H @ 0x300001
   470                           ;	Oscillator Selection bits
   471                           ;	FOSC = HS, HS oscillator (HS)
   472                           ;	Fail-Safe Clock Monitor Enable bit
   473                           ;	FCMEN = 0x0, unprogrammed default
   474                           ;	Internal/External Oscillator Switchover bit
   475                           ;	IESO = 0x0, unprogrammed default
   476   300001                     	org	3145729
   477   300001  0C                 	db	12
   478                           
   479                           ;Config register CONFIG2L @ 0x300002
   480                           ;	Power-up Timer Enable bit
   481                           ;	PWRT = ON, PWRT enabled
   482                           ;	Brown-out Reset Enable bits
   483                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   484                           ;	Brown-out Reset Voltage bits
   485                           ;	BORV = 0x3, unprogrammed default
   486                           ;	USB Voltage Regulator Enable bit
   487                           ;	VREGEN = 0x0, unprogrammed default
   488   300002                     	org	3145730
   489   300002  18                 	db	24
   490                           
   491                           ;Config register CONFIG2H @ 0x300003
   492                           ;	Watchdog Timer Enable bit
   493                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   494                           ;	Watchdog Timer Postscale Select bits
   495                           ;	WDTPS = 0xF, unprogrammed default
   496   300003                     	org	3145731
   497   300003  1E                 	db	30
   498                           
   499                           ; Padding undefined space
   500   300004                     	org	3145732
   501   300004  FF                 	db	255
   502                           
   503                           ;Config register CONFIG3H @ 0x300005
   504                           ;	CCP2 MUX bit
   505                           ;	CCP2MX = 0x1, unprogrammed default
   506                           ;	PORTB A/D Enable bit
   507                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   508                           ;	Low-Power Timer 1 Oscillator Enable bit
   509                           ;	LPT1OSC = 0x0, unprogrammed default
   510                           ;	MCLR Pin Enable bit
   511                           ;	MCLRE = 0x1, unprogrammed default
   512   300005                     	org	3145733
   513   300005  81                 	db	129
   514                           
   515                           ;Config register CONFIG4L @ 0x300006
   516                           ;	Stack Full/Underflow Reset Enable bit
   517                           ;	STVREN = 0x1, unprogrammed default
   518                           ;	Single-Supply ICSP Enable bit
   519                           ;	LVP = OFF, Single-Supply ICSP disabled
   520                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   521                           ;	ICPRT = 0x0, unprogrammed default
   522                           ;	Extended Instruction Set Enable bit
   523                           ;	XINST = 0x0, unprogrammed default
   524                           ;	Background Debugger Enable bit
   525                           ;	DEBUG = 0x1, unprogrammed default
   526   300006                     	org	3145734
   527   300006  81                 	db	129
   528                           
   529                           ; Padding undefined space
   530   300007                     	org	3145735
   531   300007  FF                 	db	255
   532                           tosu	equ	0xFFF
   533                           tosh	equ	0xFFE
   534                           tosl	equ	0xFFD
   535                           stkptr	equ	0xFFC
   536                           pclatu	equ	0xFFB
   537                           pclath	equ	0xFFA
   538                           pcl	equ	0xFF9
   539                           tblptru	equ	0xFF8
   540                           tblptrh	equ	0xFF7
   541                           tblptrl	equ	0xFF6
   542                           tablat	equ	0xFF5
   543                           prodh	equ	0xFF4
   544                           prodl	equ	0xFF3
   545                           indf0	equ	0xFEF
   546                           postinc0	equ	0xFEE
   547                           postdec0	equ	0xFED
   548                           preinc0	equ	0xFEC
   549                           plusw0	equ	0xFEB
   550                           fsr0h	equ	0xFEA
   551                           fsr0l	equ	0xFE9
   552                           wreg	equ	0xFE8
   553                           indf1	equ	0xFE7
   554                           postinc1	equ	0xFE6
   555                           postdec1	equ	0xFE5
   556                           preinc1	equ	0xFE4
   557                           plusw1	equ	0xFE3
   558                           fsr1h	equ	0xFE2
   559                           fsr1l	equ	0xFE1
   560                           bsr	equ	0xFE0
   561                           indf2	equ	0xFDF
   562                           postinc2	equ	0xFDE
   563                           postdec2	equ	0xFDD
   564                           preinc2	equ	0xFDC
   565                           plusw2	equ	0xFDB
   566                           fsr2h	equ	0xFDA
   567                           fsr2l	equ	0xFD9
   568                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        10
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     14      24
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                14    14      0      60
                                              0 COMRAM    14    14      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            2047      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITBIGSFRh         117      0       0      0.0%
BITCOMRAM           95      0       0      0.0%
COMRAM              95     14      24     25.3%
BITBIGSFRl          42      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      24      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed May 21 22:57:10 2025

                     u11 080C                       u20 0864                       u21 0860  
                     u37 0836                      l700 0818                      l710 0844  
                    l712 0848                      l706 0820                      l708 082C  
                    l694 0802                      l696 0814                      l698 0816  
                    wreg 0FE8              main@display 0003                     _LATB 0F8A  
                   _main 0802                     fsr2h 0FDA                     indf2 0FDF  
                   fsr1l 0FE1                     fsr2l 0FD9                     start 7FFC  
           ___param_bank 0000                    ?_main 0001                    _TRISB 0F93  
                  main@i 000D                    tablat 0FF5                    plusw1 0FE3  
                  plusw2 0FDB                    status 0FD8          __initialization 086C  
           __end_of_main 086C                   ??_main 0001            __activetblptr 0000  
                 isa$std 0001             __pdataCOMRAM 000F             __mediumconst 0800  
                 tblptrh 0FF7                   tblptrl 0FF6                   tblptru 0FF8  
             __accesstop 0060  __end_of__initialization 088C            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 086C                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 088C                  postdec1 0FE5  
                postinc0 0FEE            __pidataCOMRAM 0892      start_initialization 086C  
            __smallconst 0800                main@F3344 000F                copy_data0 0880  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
