<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>STM32LIB: Namespace Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li class="current"><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="namespacemembers.html"><span>All</span></a></li>
      <li><a href="namespacemembers_func.html"><span>Functions</span></a></li>
      <li><a href="namespacemembers_vars.html"><span>Variables</span></a></li>
      <li class="current"><a href="namespacemembers_type.html"><span>Typedefs</span></a></li>
      <li><a href="namespacemembers_enum.html"><span>Enumerations</span></a></li>
      <li><a href="namespacemembers_eval.html"><span>Enumerator</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="namespacemembers_type.html#index_a"><span>a</span></a></li>
      <li class="current"><a href="namespacemembers_type_0x62.html#index_b"><span>b</span></a></li>
      <li><a href="namespacemembers_type_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="namespacemembers_type_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="namespacemembers_type_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="namespacemembers_type_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="namespacemembers_type_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="namespacemembers_type_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="namespacemembers_type_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="namespacemembers_type_0x6a.html#index_j"><span>j</span></a></li>
      <li><a href="namespacemembers_type_0x6b.html#index_k"><span>k</span></a></li>
      <li><a href="namespacemembers_type_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="namespacemembers_type_0x6d.html#index_m"><span>m</span></a></li>
      <li><a href="namespacemembers_type_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="namespacemembers_type_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="namespacemembers_type_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="namespacemembers_type_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="namespacemembers_type_0x73.html#index_s"><span>s</span></a></li>
      <li><a href="namespacemembers_type_0x74.html#index_t"><span>t</span></a></li>
      <li><a href="namespacemembers_type_0x75.html#index_u"><span>u</span></a></li>
      <li><a href="namespacemembers_type_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="namespacemembers_type_0x77.html#index_w"><span>w</span></a></li>
      <li><a href="namespacemembers_type_0x79.html#index_y"><span>y</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a class="anchor" id="index_b"></a>- b -</h3><ul>
<li>BDRST
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_c_c_1_1_b_d_c_r.html#a4e9c510ba2930f3d7db11379b633b612">STM32LIB::RCC::BDCR</a>
</li>
<li>BERR
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_i2_c1_1_1_i_s_r.html#ab664b48c3280c589b9de984ca1740292">STM32LIB::I2C1::ISR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_i2_c2_1_1_i_s_r.html#aae036b73e2efaae23369532602ee1348">STM32LIB::I2C2::ISR</a>
</li>
<li>BERRCF
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_i2_c1_1_1_i_c_r.html#a01ef77ae116e3b661c62590d44b19455">STM32LIB::I2C1::ICR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_i2_c2_1_1_i_c_r.html#a087f6b7214d725103af98d29a9d4c34d">STM32LIB::I2C2::ICR</a>
</li>
<li>BG
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_e_g_r.html#a550094c8531fc8ba4d5b925c7f26accc">STM32LIB::TIM16::EGR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_e_g_r.html#a6dd402cbd38aeba112ba6f30b0ced69a">STM32LIB::TIM17::EGR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_e_g_r.html#a6e85158c333bef6b656252543733ac79">STM32LIB::TIM1::EGR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_e_g_r.html#aa46456205cda33e5ad8ce07a0860b6be">STM32LIB::TIM15::EGR</a>
</li>
<li>BIDIMODE
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_c_r1.html#a07678e9f58d78412b497d2eab2f20f49">STM32LIB::SPI1::CR1</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_c_r1.html#a9c22255ed26b817d0ef2d54c7e755f4a">STM32LIB::SPI2::CR1</a>
</li>
<li>BIDIOE
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_c_r1.html#a65824fdf2e19890283e461ab0bd7aeaf">STM32LIB::SPI1::CR1</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_c_r1.html#a94f624383838efa175ed5d23b61c1817">STM32LIB::SPI2::CR1</a>
</li>
<li>BIE
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_d_i_e_r.html#a7a16d09b612a0bf6f5ded57165cdba31">STM32LIB::TIM16::DIER</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_d_i_e_r.html#ad7dc22ea4952478b77451be65ea4a283">STM32LIB::TIM17::DIER</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_d_i_e_r.html#a09c80b87933d09766b00839a3d473f71">STM32LIB::TIM1::DIER</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_d_i_e_r.html#a49657225a46bd2a079d2931e7e7ff085">STM32LIB::TIM15::DIER</a>
</li>
<li>BIF
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_s_r.html#af4690b8f31d9fba90e97d240486da984">STM32LIB::TIM1::SR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_s_r.html#a2a20e2e6c4542a1039cfd34f9d063fda">STM32LIB::TIM15::SR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_s_r.html#a28a5ef629184d35beecaa886825b8097">STM32LIB::TIM16::SR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_s_r.html#a5f6181a9f3eeaa14c907822fac61332b">STM32LIB::TIM17::SR</a>
</li>
<li>BKE
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_b_d_t_r.html#af4f7080b5f1e01c2c44a5d73cd03050c">STM32LIB::TIM1::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_b_d_t_r.html#a77ba4b49af2998c7e1f671def855a87b">STM32LIB::TIM15::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_b_d_t_r.html#a72da9fb013a476f253b4799e6c4e66ff">STM32LIB::TIM16::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_b_d_t_r.html#ac5978ae4dede3c566f393e1933edb0fa">STM32LIB::TIM17::BDTR</a>
</li>
<li>BKP
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_b_k_p4_r.html#a8bd214c1a4cf042aafc90e300e233492">STM32LIB::RTC::BKP4R</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_b_d_t_r.html#ae3dc31bdea3bf8b2e8646a865106267f">STM32LIB::TIM15::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_b_d_t_r.html#ae31fb0be0647cc4c85b04dd4b4c3e1f4">STM32LIB::TIM16::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_b_d_t_r.html#a204e5109f91f7dae2c3d6528b2f2903b">STM32LIB::TIM17::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_b_d_t_r.html#a5094e5a50e6fa2e5c0ba1eec9e4ab9e6">STM32LIB::TIM1::BDTR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_c_r.html#a46b13ee65d10901301a25079b6253e80">STM32LIB::RTC::CR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_b_k_p0_r.html#aea2078fe79627a83bf7f8046f4e82427">STM32LIB::RTC::BKP0R</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_b_k_p1_r.html#a5b076d635c4b37433b927f6c8e13cafc">STM32LIB::RTC::BKP1R</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_b_k_p2_r.html#aec8b3ddfc9a42e2098d5238077989575">STM32LIB::RTC::BKP2R</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_b_k_p3_r.html#ac50140dd0ecc4a972d07b8889f04845b">STM32LIB::RTC::BKP3R</a>
</li>
<li>BLEN
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_r_t_o_r.html#ae96c2de90d5bc6037c1a534f5ec7e424">STM32LIB::USART1::RTOR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_r_t_o_r.html#ae9ab8356d48da5ed068ae17ee512f720">STM32LIB::USART2::RTOR</a>
</li>
<li>BOOT1
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_flash_1_1_o_b_r.html#a2ecde1ae91eb462114c52ae67051e4d2">STM32LIB::Flash::OBR</a>
</li>
<li>BR
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_c_r1.html#aac530de084c5cd0dada74eebbd09bdd2">STM32LIB::SPI1::CR1</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_c_r1.html#a326be9bd25d12b519b860843b5ffda4e">STM32LIB::SPI2::CR1</a>
</li>
<li>BR0
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab1bd00e3204edfb989615c17c7cb6f8e">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#ae041a97e98c0d701f7be983703ce7cd1">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ab919c5a57b28c2e8ad7d02241f282c1f">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#ad2f5bff7abe9321eb7adabc1529863e1">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a661486c2921ec1ef91ffec781d9241fb">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#aad1419238d15976df41164a441c53559">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a1d164976050e94befb6a71eed229d984">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a458f82df7d1e441a5127edc794520c51">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1a62349e73641a692d0da2753a5243a8">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a53d925f0bdac96655fc757102b1997cb">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR1
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a392307abe65bd468e8685d8fe9aa0874">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#ac3b3ea334526240c031ea308418a3eaa">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a8d35136e4fc517c798a528fc40d091a0">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#ab8aa25a4c09696a6ea6451969455ec91">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6a29121c2db185426aadb8655fd4ff72">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a40f12599a3092437e973685281304d98">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a132127b887a4911bf23b8acaa221c9c3">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#ac0339b3b782dfd74a6f63796425db9b7">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1b5f5a9e4530aa4a330fee326e0eb3ad">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a9c5d5b798f971717df8b92c77f325569">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR10
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#af6e96c7d233ee98e0b2b5476ff6aeb8b">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a0dd8c98a49ee6dca7434606ffc9265bc">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a36ee4bb402698ed867972d6e4e043a23">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a689920cb143456ec13a1c75a2d591769">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a95357c3d402b884b04ed245970b30d5d">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a83091dd7f89440844f63f6367fa837bc">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#af128b7c2bf1f5abfcebe49e9d6564f6e">STM32LIB::GPIOA::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a83e1e0394356f0e9254aea37da1abd7e">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a8827fed5b69d1ea12f38d85faa7341c5">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a5a2be543568c67fc4374c4bbe9561ef9">STM32LIB::GPIOD::BSRR</a>
</li>
<li>BR11
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#aa5e8a1b4357e0d2f39538bed020c3792">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a9db1f2c2746231fdbdbf161cb1438e8b">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a39ccea24e2bfc1a9fb9e92e30e8a8ba7">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#ac8739bcebc2b4330da8ece1f0a9e46e0">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad76a89f404ac8b36f5de23543ec727c3">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a838d78f1e6ea08ec7385f78062927db1">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#aed7a0309214a690f9a457be1e1a95f57">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a06d99793899a5055bcdd0e3b63c145e1">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#aa89b19b0fb006f41a9e64436ac56dfc0">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#adee06defcddc4c2802bb041e347bc30a">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR12
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ad8a953d02844483d9d9f7e8eac7c340b">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a9533dd48590559c0be006b0cc51a7973">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a0421a0615bec29c0a28a53ed9e4650d9">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#a13b8ae22bb4710817b7c03e02716768e">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aaa1e6b52a6ae1fb97484b84f3ac38623">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a5c837278f59babc9189afdebd5517a64">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a94ec05254076ca8914347234eb283e47">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a37204f7b0fd770bc960af4e308b4452c">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a22b486194802428ef74127b11cdff9fa">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a4fe55f9d99376782e18d92bc5df924eb">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR13
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6b47b14f31d2a6f93d446f1ef8bbbc9a">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a0a0922b729f7fc9e44835206107cca83">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aed3889b18d572ed4d0137f270b8a5dee">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#adb03f63fcb2788cdf029f1db4370fb0c">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#af8bc716b1e013d911c813882dc9ab260">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a1a85d86f476ce377cc2f72699ed4b719">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#aaf2914b76493a019df4859ff32a23bd2">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a92849b4b4c64c4871b21286082261651">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a08006bbc866f89eb3ef86efb5c0c9ef9">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#ad9ec1acd39c7a7bd1bd6422cbc3f88e6">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR14
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a2b376289aa31b74308765ba5620e325d">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a92cada841be138de556f386fdcf3ba99">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae7e379273eddda45494daa02c278a7b2">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#aa7e29884498bda34f16194f2165360a4">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#afbd992b7610435cbc61cd35634a4dba8">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#ad20c287bdccd9795e228a1baeac0baed">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a285262948bcc865bc38be59533e74b78">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a7128380b1a3805bf6cfdb2572c367b5d">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ad433aa95d683c02e49c1ff93e0e78778">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#ae1f52c65f780a860b60b906ddd6f987f">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR15
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a826cb28f30c9e4c8674756d52dc66f15">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a48e1304b7a1c49484c64d268e323a04c">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae4cfd9ec75c9911d05cf04b8b9071b1a">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#a76aad95846702cfaa78e0e9eca6c8c11">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aab2cc1a4c624433011f73bb29a8c3152">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a23cbee7eb5012992ad4b520a6d23343b">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a088a5a174956d7b2c53beb87df24085d">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#aec6441964a6855eedc2767345b5f847c">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a429664fa4b01248aa7dcd41aca1aa295">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a29be718ac76d687789a2235ed3048c2b">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR2
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#ac95df3bcaa474427c982d77a844efdd0">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a98775085f80e53be2232cc0515ed53c2">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#aaf001d2ed4835f4ba4d70d43a0e8d0bd">STM32LIB::GPIOA::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#aeada00a4c1543655bb5dc4c8cc8cde74">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a0705812b9616306b63643bd81298d9ac">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a165c45a44e4b3c91d8be1c81e8b34201">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#a28899bfc267df5d6ddbdf9819a2e441e">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a73680e20b3005052f6f05fc453fa00fa">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a1e685c0945af95151e0993ff2bc1ac70">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#aa1717e3ffd22afa65ea915029d6026d2">STM32LIB::GPIOB::BSRR</a>
</li>
<li>BR3
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a4f96c3507ced6ab5fa63c20d6bd28e96">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a8a01f87c035099a588ac5b9f3f223151">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a4d5dac4c5e9c22953d8186028a80cb05">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#aa7b6129456164018990d6e6179e0e1cc">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae054958f65b8826ed6dd2e6d0bb23263">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a96920586d7fcd33f50acc5fe818ef125">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a9611c7d329058440223c8b0711b08310">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a25164d262b674f66672f979e40e0cbed">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a90a06fca27f27948f4f2dc6ff078aaf7">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a6c1853acde224e8ac711a5d2cf99664c">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR4
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac60f2a39fca9eb9e09ddeabf0d9092e4">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#aade1dc03c2791dde3ecbd6ce5115a67f">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a77434b5f1b8e9327d091feaf5bffe369">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#a82f2b36dae2abba5979449d2a98d6fcc">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a3580cb5c172a845e1a87f60ec3b605f3">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#ac6c19bb7ca2a9698c683f3e2a19580c6">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a333917478d3a062418eb9446d31fa41a">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a32f72ac23e64fd3373cdd01bfd02cd9c">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2007e9335cd92c2f8a47d9dccdd13d65">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a5ff374a6794401036478b1b1d2229d69">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR5
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a8053c9ac461e9a441feabfc28509d353">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a6a67a1389d76ba764d70e451a0cb6505">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#af014c399dbb11b94ca5602feef0df898">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#ae1a9c77c3c156f4795f0f51802e9fce3">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3fad9cdc300bdf0f1fc5f50e08ea77b5">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#ad9d1804acc62cf6ae4b689d9081a052b">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a3e8c12d170d88e19f95706b8d3e750bf">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a3c76a5e0a7efaa51f8439194d9289615">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a849ec6648ca5fd272625ef4c55f0d97b">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a4c1616d8408ed7ab9b44e69326774eaf">STM32LIB::GPIOA::BRR</a>
</li>
<li>BR6
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab0167aa61e5ac89615bd3dec898707ab">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a0ade92a75416614d3e590cec277ea679">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ac950d93e2f632b0b614b0a237e755d7b">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#ae838a375cb086ef924342a30e0f7b3ed">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a81a26229e1488ac1c5dc1ccbfe9a23c1">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a07bd191c7aff3cb6fbb32ee0837f5965">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#ae7c58aff6cbc9592634dfbde368e1a9a">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ae7495275f717b7303f7f3ea70c659298">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a5e0f7e99bd8d2ff0bc9f3d808b27e850">STM32LIB::GPIOA::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad91804026c4e2632843e624f2c9a65dc">STM32LIB::GPIOB::BSRR</a>
</li>
<li>BR7
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac049b62aa4494c2f993bc0c3bf2005e3">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a50db69222eac6af3c191328ee821c157">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a596c23c6eaf3a2bf57fcc391ddf8c8de">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#a76a5616290a155412f9a8a571c97091d">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a42fb575c9463199c8d9471bb945d184d">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a8b3d14ba95af47bb908d923abad28a6f">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a788d60c57f262c829c97051a75a42148">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a5237ef1f8de8e482285d9f36627ee9a2">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a3447f4c2d48490f3aa717e30013cc096">STM32LIB::GPIOA::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#af6723e1925fbea4681d1f074de8a5983">STM32LIB::GPIOC::BSRR</a>
</li>
<li>BR8
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6d3cafae925b1521cf64e89c502fea75">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a4e2aab40ef5f7179a18463c32ac0640f">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#a50dcef0b9b958016e82deb513c179d20">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ab34622272d572043e69999dfd948e1ae">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a4269f67a6d2f8e9b92e48d97acd8c732">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a060d458b98a7341a1389f4f8dd2713be">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a87c95db8c22ddd4b1429dc40af47fd4b">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a09d4484e99c2b95d20080a81b66f276f">STM32LIB::GPIOA::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aacd519599ddbacc7f426355d81b21400">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a1077e37748c528a0241948d569c5917b">STM32LIB::GPIOB::BSRR</a>
</li>
<li>BR9
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a140f7b8e1b764fe5da9b9b4c363dddc2">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_r_r.html#a373df4216feb5c92c44d7bb72ce0c14c">STM32LIB::GPIOF::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae5a15c4ee31ffb16a6554e8aba382343">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_r_r.html#ab30f33f524b004ed26d5361075a0bcef">STM32LIB::GPIOD::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_r_r.html#a9378e37dc96eb375dd39ad10483afaee">STM32LIB::GPIOC::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#abd01c7520118efc28c0f65e2fa302601">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_r_r.html#a865db0541a7a150774c267e81eb28530">STM32LIB::GPIOB::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a1da2e2182d0272d22e9ea0f7eb0c3947">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_r_r.html#a3d998b0b8f4252da52aa4f9f3504ff1f">STM32LIB::GPIOA::BRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a524ddecbe40c2c123e1e82a225b9138a">STM32LIB::GPIOA::BSRR</a>
</li>
<li>BRE
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_p_w_r_1_1_c_s_r.html#a2f29a2d9333b608c984b9ad2dedb095b">STM32LIB::PWR::CSR</a>
</li>
<li>BRR
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_p_w_r_1_1_c_s_r.html#a5468b99c534e49f813e685b1c2eaf7ab">STM32LIB::PWR::CSR</a>
</li>
<li>BS0
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a281696c5c3adcccbe5f4f290d47ee5d0">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a846db1974733831c781c544cf454fbb5">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a255d51cb280303fd33cdb6287b3b1d7b">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#afc0f44c0a2e496522d74ae126e011829">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#af0d9c14144da711fe4c7cc4f429b18c0">STM32LIB::GPIOC::BSRR</a>
</li>
<li>BS1
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a07b76d322e59fe8b11b261721a03538b">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a01f032a8b52119dd1ac80335088591eb">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac90023be1a498bcf0e42c7ecaaa5a14d">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a26285162e5d0293744a2ff6f5004b10e">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a937ca9a16bbf585ee8910a4d00c2ccc1">STM32LIB::GPIOA::BSRR</a>
</li>
<li>BS10
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a97c2ac67a1b2a959b1bf05751d872ac3">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a7ee9f8d0b2ce0d91ecb430d36bcc3322">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#acd3247e67a3190994056f76a19fd5947">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a9dbaef093f4067a64c0ff9514adcc298">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a8336446dc28e5fd61c0040ff5746ac11">STM32LIB::GPIOF::BSRR</a>
</li>
<li>BS11
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a35207bbd469076057de4a85a6c581d66">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5fcb56ff41bc3c3128c5aa4cf2174767">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9646247b375f9407c23ff2ca1d1685bf">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a92e52fbfc0685b88c489c57da7e216a0">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ab57416db48e5b63f6f569824544a8643">STM32LIB::GPIOC::BSRR</a>
</li>
<li>BS12
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a11eb6a9c9fda356edec43d83d1eec083">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a3b6b250d05f8400eb3a77c12965352b7">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a5910ee370cbe51d939382b6b09de839e">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6fd7a8aed233ed49d0e45aff5544c085">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a92d4a91ca5a7cc78ac30b4a07e78776c">STM32LIB::GPIOF::BSRR</a>
</li>
<li>BS13
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#afeb7f97c7016256833c4ab3fc06c3e29">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a3c3f869fee80cac36ba161ae76f3ae33">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a61242fe4fa40597be3ccf422f5672a9e">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a8cee9850ff3889f327a450ca1d26df07">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#aa070b9bf11c0dc03902061df3b84e110">STM32LIB::GPIOA::BSRR</a>
</li>
<li>BS14
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aea7d3755c3541bea711de8f1aa648eec">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#af20fc194cc28d6e81292857e9597e365">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ab10fe90837687f49363b20fe95731232">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a80ebaf21e45d0e15dd139d95da1c72d1">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a772ce87ef1e76dd6a471c40e57d58add">STM32LIB::GPIOF::BSRR</a>
</li>
<li>BS15
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#abf419e1323cc92265861ff147e8e7569">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a0e5366d8fa3a6c43944ad7c2ea8ef7dc">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a130c39428128dab76716a1c0a0de0904">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a43e4f4e6b0eea3561c43f1cf75a8fa05">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a77b3aeb77d4db9ccff47c7f50a1b4c96">STM32LIB::GPIOC::BSRR</a>
</li>
<li>BS2
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aeebd116e13b527e0ec9a1bc141402953">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a95eff0bfc2207af2a6d440beb874c07a">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a38f38d75d17c7f9d322adfaf00ba2fd6">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a5b006fc00fd3dd86c0a0c1c8124737d9">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a4112a67ca20d08688aafe4e13b556d1a">STM32LIB::GPIOF::BSRR</a>
</li>
<li>BS3
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a6f11721fe7b6648c024104ed72fd1196">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a176d3b5d43b84445cbca1c9640cd2e57">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad32275eaed637e556bdb6293f72ef755">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a42f4fa3cc02975b580ee1461733157ae">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a176f897cb07a0e5f0b20c90fd2c929dc">STM32LIB::GPIOD::BSRR</a>
</li>
<li>BS4
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3ef77f0ff6f39f47fa868fad0ae65556">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#afb11466e537b97e12234f66866587cf6">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ae3bed347dd49af3f61b8ae6bc147eae8">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a7d4f0588ec31bf9cb349a669780aa500">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#accd5510f2ebcc25ee9a4484a11aa445e">STM32LIB::GPIOB::BSRR</a>
</li>
<li>BS5
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a6db1bb6ee7e5253c79b3ae0c1335fb3f">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a88bcad37d1754dd7c365ca02c1662b73">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a13c4a185f020f0d4352cd7c84268b5d9">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ac152d43b82703ef73b6bf2cb732501d8">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ace975b2b486f2f4c9283cf6ac9c5e26c">STM32LIB::GPIOC::BSRR</a>
</li>
<li>BS6
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a4293941d8f17fac96b0a7ced7e3b7ca1">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#acb568a9e1f671fa35e9bb3d38a4abc53">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a172ad07e0350b78b897a18fe23d3462a">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a9c91aff04bf1cf55920f2c4c3dc99a17">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a9dd34b7ce51527fb1eace197f1b4c8e7">STM32LIB::GPIOA::BSRR</a>
</li>
<li>BS7
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a381a84e7f58726245b2c71816490c3ad">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2bbb19865ea71bad4680c7063e8e11f0">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a64ead2dd2454e5f7dfbaa10e39108299">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a247b91ae0b1b7626d60e8a2a6bdc221f">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a88d4c4e7c729add92a03ceecf9aba449">STM32LIB::GPIOF::BSRR</a>
</li>
<li>BS8
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a7b8f7606ddf0b9c21d8351cced9ca72c">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#adcf53777962a356f4476321eeae58791">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a626b37392a132f9b79eb3468502476e7">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#aaf7acb66089886792b1267a369a4cf0b">STM32LIB::GPIOF::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a6e24bb88eeecdfd948cd626af039805e">STM32LIB::GPIOD::BSRR</a>
</li>
<li>BS9
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_c_1_1_b_s_r_r.html#af20b01d7b2267276797c361d6fa77b56">STM32LIB::GPIOC::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_d_1_1_b_s_r_r.html#adfe712ed0deaf7172ee685cf1c5bdafc">STM32LIB::GPIOD::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a71a59bdf3f9d092a5f8a96a434187b9d">STM32LIB::GPIOA::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_b_1_1_b_s_r_r.html#add14a36937835d43b71288cdafb67890">STM32LIB::GPIOB::BSRR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a863d9affa2a1b9c234e761a6bbc82a94">STM32LIB::GPIOF::BSRR</a>
</li>
<li>BSY
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_s_r.html#a324e4f78448c633236d938d3afe2b321">STM32LIB::SPI2::SR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_s_r.html#a71f51e1583aceaf37176563acf2016f8">STM32LIB::SPI1::SR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_flash_1_1_s_r.html#a13f664b5d067d76fa5012d2d61a06f48">STM32LIB::Flash::SR</a>
</li>
<li>BUSY
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_i_s_r.html#ab5df326c38fa63baa662323e641475c9">STM32LIB::USART1::ISR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_i2_c1_1_1_i_s_r.html#a860512d94650d88accac75b27785ee49">STM32LIB::I2C1::ISR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_i_s_r.html#acb7a9160004a9c53fa7a5c4e8b953620">STM32LIB::USART2::ISR</a>
, <a class="el" href="namespace_s_t_m32_l_i_b_1_1_i2_c2_1_1_i_s_r.html#add0d1458d1df381712fda73d908c490a">STM32LIB::I2C2::ISR</a>
</li>
<li>BYPSHAD
: <a class="el" href="namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_c_r.html#a620cad069acf448d369ec667f5efcf18">STM32LIB::RTC::CR</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 11 2015 21:00:26 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
