Analysis & Synthesis report for test
Sat Jun 13 16:10:34 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: dda_module:inst|test:inst
 14. Parameter Settings for User Entity Instance: dda_module:inst|test:inst4
 15. Parameter Settings for User Entity Instance: dda_module:inst|test:inst5
 16. Parameter Settings for User Entity Instance: dda_module:inst|test:inst11
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Jun 13 16:10:34 2020        ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; test                                         ;
; Top-level Entity Name       ; xuat_xung                                    ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 273                                          ;
; Total pins                  ; 42                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM570T100C5       ;                    ;
; Top-level entity name                                                      ; xuat_xung          ; test               ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------+
; xuat_xung.bdf                    ; yes             ; User Block Diagram/Schematic File        ; F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf               ;
; test.v                           ; yes             ; User Verilog HDL File                    ; F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v                      ;
; dda_module.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf              ;
; 74373b.bdf                       ; yes             ; Megafunction                             ; c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf ;
; 74138.bdf                        ; yes             ; Megafunction                             ; c:/altera/91sp2/quartus/libraries/others/maxplus2/74138.bdf  ;
; 74244.bdf                        ; yes             ; Megafunction                             ; c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf  ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 273   ;
;     -- Combinational with no register       ; 171   ;
;     -- Register only                        ; 33    ;
;     -- Combinational with a register        ; 69    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 67    ;
;     -- 3 input functions                    ; 87    ;
;     -- 2 input functions                    ; 81    ;
;     -- 1 input functions                    ; 5     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 179   ;
;     -- arithmetic mode                      ; 94    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 26    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 102   ;
; Total logic cells in carry chains           ; 104   ;
; I/O pins                                    ; 42    ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 102   ;
; Total fan-out                               ; 964   ;
; Average fan-out                             ; 3.06  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                      ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------+--------------+
; |xuat_xung                 ; 273 (1)     ; 102          ; 0          ; 42   ; 0            ; 171 (1)      ; 33 (0)            ; 69 (0)           ; 104 (0)         ; 0 (0)      ; |xuat_xung                               ; work         ;
;    |74373b:inst1|          ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xuat_xung|74373b:inst1                  ; work         ;
;    |dda_module:inst|       ; 266 (5)     ; 102          ; 0          ; 0    ; 0            ; 164 (5)      ; 33 (0)            ; 69 (0)           ; 104 (0)         ; 0 (0)      ; |xuat_xung|dda_module:inst               ; work         ;
;       |74373b:inst18|      ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xuat_xung|dda_module:inst|74373b:inst18 ; work         ;
;       |74373b:inst20|      ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xuat_xung|dda_module:inst|74373b:inst20 ; work         ;
;       |74373b:inst2|       ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xuat_xung|dda_module:inst|74373b:inst2  ; work         ;
;       |74373b:inst7|       ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xuat_xung|dda_module:inst|74373b:inst7  ; work         ;
;       |test:inst11|        ; 80 (80)     ; 42           ; 0          ; 0    ; 0            ; 38 (38)      ; 9 (9)             ; 33 (33)          ; 41 (41)         ; 0 (0)      ; |xuat_xung|dda_module:inst|test:inst11   ; work         ;
;       |test:inst4|         ; 57 (57)     ; 20           ; 0          ; 0    ; 0            ; 37 (37)      ; 8 (8)             ; 12 (12)          ; 21 (21)         ; 0 (0)      ; |xuat_xung|dda_module:inst|test:inst4    ; work         ;
;       |test:inst5|         ; 46 (46)     ; 20           ; 0          ; 0    ; 0            ; 26 (26)      ; 8 (8)             ; 12 (12)          ; 21 (21)         ; 0 (0)      ; |xuat_xung|dda_module:inst|test:inst5    ; work         ;
;       |test:inst|          ; 46 (46)     ; 20           ; 0          ; 0    ; 0            ; 26 (26)      ; 8 (8)             ; 12 (12)          ; 21 (21)         ; 0 (0)      ; |xuat_xung|dda_module:inst|test:inst     ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; dda_module:inst|74373b:inst2|19                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst7|19                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst18|19                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst20|19                    ; dda_module:inst|inst22 ; yes                    ;
; 74373b:inst1|18                                     ; NADV                   ; yes                    ;
; 74373b:inst1|17                                     ; NADV                   ; yes                    ;
; 74373b:inst1|16                                     ; NADV                   ; yes                    ;
; 74373b:inst1|14                                     ; NADV                   ; yes                    ;
; 74373b:inst1|13                                     ; NADV                   ; yes                    ;
; 74373b:inst1|12                                     ; NADV                   ; yes                    ;
; dda_module:inst|74373b:inst7|12                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst7|13                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst7|14                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst7|15                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst7|16                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst7|17                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst7|18                     ; dda_module:inst|inst10 ; yes                    ;
; dda_module:inst|74373b:inst18|12                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst18|13                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst18|14                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst18|15                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst18|16                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst18|17                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst18|18                    ; dda_module:inst|inst21 ; yes                    ;
; dda_module:inst|74373b:inst20|12                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst20|13                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst20|14                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst20|15                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst20|16                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst20|17                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst20|18                    ; dda_module:inst|inst22 ; yes                    ;
; dda_module:inst|74373b:inst2|12                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst2|13                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst2|14                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst2|15                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst2|16                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst2|17                     ; dda_module:inst|inst8  ; yes                    ;
; dda_module:inst|74373b:inst2|18                     ; dda_module:inst|inst8  ; yes                    ;
; Number of user-specified and inferred latches = 38  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------+-------------------------------------------------------+
; Register name                            ; Reason for Removal                                    ;
+------------------------------------------+-------------------------------------------------------+
; dda_module:inst|test:inst11|Ntemp[7]     ; Stuck at GND due to stuck port data_in                ;
; dda_module:inst|test:inst5|Ntemp[7]      ; Stuck at GND due to stuck port data_in                ;
; dda_module:inst|test:inst4|Ntemp[7]      ; Stuck at GND due to stuck port data_in                ;
; dda_module:inst|test:inst|Ntemp[7]       ; Stuck at GND due to stuck port data_in                ;
; dda_module:inst|test:inst|pre_WR         ; Merged with dda_module:inst|test:inst11|pre_WR        ;
; dda_module:inst|test:inst4|pre_WR        ; Merged with dda_module:inst|test:inst11|pre_WR        ;
; dda_module:inst|test:inst5|pre_WR        ; Merged with dda_module:inst|test:inst11|pre_WR        ;
; dda_module:inst|test:inst4|busy          ; Merged with dda_module:inst|test:inst11|busy          ;
; dda_module:inst|test:inst5|busy          ; Merged with dda_module:inst|test:inst11|busy          ;
; dda_module:inst|test:inst|busy           ; Merged with dda_module:inst|test:inst11|busy          ;
; dda_module:inst|test:inst4|clk20u        ; Merged with dda_module:inst|test:inst11|clk20u        ;
; dda_module:inst|test:inst5|clk20u        ; Merged with dda_module:inst|test:inst11|clk20u        ;
; dda_module:inst|test:inst|clk20u         ; Merged with dda_module:inst|test:inst11|clk20u        ;
; dda_module:inst|test:inst4|clk_20cnt[0]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[0]  ;
; dda_module:inst|test:inst5|clk_20cnt[0]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[0]  ;
; dda_module:inst|test:inst|clk_20cnt[0]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[0]  ;
; dda_module:inst|test:inst4|clk_20cnt[1]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[1]  ;
; dda_module:inst|test:inst5|clk_20cnt[1]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[1]  ;
; dda_module:inst|test:inst|clk_20cnt[1]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[1]  ;
; dda_module:inst|test:inst4|clk_20cnt[2]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[2]  ;
; dda_module:inst|test:inst5|clk_20cnt[2]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[2]  ;
; dda_module:inst|test:inst|clk_20cnt[2]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[2]  ;
; dda_module:inst|test:inst4|clk_20cnt[3]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[3]  ;
; dda_module:inst|test:inst5|clk_20cnt[3]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[3]  ;
; dda_module:inst|test:inst|clk_20cnt[3]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[3]  ;
; dda_module:inst|test:inst4|clk_20cnt[4]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[4]  ;
; dda_module:inst|test:inst5|clk_20cnt[4]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[4]  ;
; dda_module:inst|test:inst|clk_20cnt[4]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[4]  ;
; dda_module:inst|test:inst4|clk_20cnt[5]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[5]  ;
; dda_module:inst|test:inst5|clk_20cnt[5]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[5]  ;
; dda_module:inst|test:inst|clk_20cnt[5]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[5]  ;
; dda_module:inst|test:inst4|clk_20cnt[6]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[6]  ;
; dda_module:inst|test:inst5|clk_20cnt[6]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[6]  ;
; dda_module:inst|test:inst|clk_20cnt[6]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[6]  ;
; dda_module:inst|test:inst4|clk_20cnt[7]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[7]  ;
; dda_module:inst|test:inst5|clk_20cnt[7]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[7]  ;
; dda_module:inst|test:inst|clk_20cnt[7]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[7]  ;
; dda_module:inst|test:inst4|clk_20cnt[8]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[8]  ;
; dda_module:inst|test:inst5|clk_20cnt[8]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[8]  ;
; dda_module:inst|test:inst|clk_20cnt[8]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[8]  ;
; dda_module:inst|test:inst4|clk_20cnt[9]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[9]  ;
; dda_module:inst|test:inst5|clk_20cnt[9]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[9]  ;
; dda_module:inst|test:inst|clk_20cnt[9]   ; Merged with dda_module:inst|test:inst11|clk_20cnt[9]  ;
; dda_module:inst|test:inst4|clk_20cnt[10] ; Merged with dda_module:inst|test:inst11|clk_20cnt[10] ;
; dda_module:inst|test:inst5|clk_20cnt[10] ; Merged with dda_module:inst|test:inst11|clk_20cnt[10] ;
; dda_module:inst|test:inst|clk_20cnt[10]  ; Merged with dda_module:inst|test:inst11|clk_20cnt[10] ;
; dda_module:inst|test:inst4|clk_cnt[0]    ; Merged with dda_module:inst|test:inst11|clk_cnt[0]    ;
; dda_module:inst|test:inst5|clk_cnt[0]    ; Merged with dda_module:inst|test:inst11|clk_cnt[0]    ;
; dda_module:inst|test:inst|clk_cnt[0]     ; Merged with dda_module:inst|test:inst11|clk_cnt[0]    ;
; dda_module:inst|test:inst4|clk_cnt[1]    ; Merged with dda_module:inst|test:inst11|clk_cnt[1]    ;
; dda_module:inst|test:inst5|clk_cnt[1]    ; Merged with dda_module:inst|test:inst11|clk_cnt[1]    ;
; dda_module:inst|test:inst|clk_cnt[1]     ; Merged with dda_module:inst|test:inst11|clk_cnt[1]    ;
; dda_module:inst|test:inst4|clk_cnt[2]    ; Merged with dda_module:inst|test:inst11|clk_cnt[2]    ;
; dda_module:inst|test:inst5|clk_cnt[2]    ; Merged with dda_module:inst|test:inst11|clk_cnt[2]    ;
; dda_module:inst|test:inst|clk_cnt[2]     ; Merged with dda_module:inst|test:inst11|clk_cnt[2]    ;
; dda_module:inst|test:inst4|clk_cnt[3]    ; Merged with dda_module:inst|test:inst11|clk_cnt[3]    ;
; dda_module:inst|test:inst5|clk_cnt[3]    ; Merged with dda_module:inst|test:inst11|clk_cnt[3]    ;
; dda_module:inst|test:inst|clk_cnt[3]     ; Merged with dda_module:inst|test:inst11|clk_cnt[3]    ;
; dda_module:inst|test:inst4|clk_cnt[4]    ; Merged with dda_module:inst|test:inst11|clk_cnt[4]    ;
; dda_module:inst|test:inst5|clk_cnt[4]    ; Merged with dda_module:inst|test:inst11|clk_cnt[4]    ;
; dda_module:inst|test:inst|clk_cnt[4]     ; Merged with dda_module:inst|test:inst11|clk_cnt[4]    ;
; dda_module:inst|test:inst4|clk_cnt[5]    ; Merged with dda_module:inst|test:inst11|clk_cnt[5]    ;
; dda_module:inst|test:inst5|clk_cnt[5]    ; Merged with dda_module:inst|test:inst11|clk_cnt[5]    ;
; dda_module:inst|test:inst|clk_cnt[5]     ; Merged with dda_module:inst|test:inst11|clk_cnt[5]    ;
; dda_module:inst|test:inst4|clk_cnt[6]    ; Merged with dda_module:inst|test:inst11|clk_cnt[6]    ;
; dda_module:inst|test:inst5|clk_cnt[6]    ; Merged with dda_module:inst|test:inst11|clk_cnt[6]    ;
; dda_module:inst|test:inst|clk_cnt[6]     ; Merged with dda_module:inst|test:inst11|clk_cnt[6]    ;
; dda_module:inst|test:inst4|clk_cnt[7]    ; Merged with dda_module:inst|test:inst11|clk_cnt[7]    ;
; dda_module:inst|test:inst5|clk_cnt[7]    ; Merged with dda_module:inst|test:inst11|clk_cnt[7]    ;
; dda_module:inst|test:inst|clk_cnt[7]     ; Merged with dda_module:inst|test:inst11|clk_cnt[7]    ;
; dda_module:inst|test:inst4|clk_cnt[8]    ; Merged with dda_module:inst|test:inst11|clk_cnt[8]    ;
; dda_module:inst|test:inst5|clk_cnt[8]    ; Merged with dda_module:inst|test:inst11|clk_cnt[8]    ;
; dda_module:inst|test:inst|clk_cnt[8]     ; Merged with dda_module:inst|test:inst11|clk_cnt[8]    ;
; dda_module:inst|test:inst11|clk_20cnt[0] ; Merged with dda_module:inst|test:inst11|clk20u        ;
; Total Number of Removed Registers = 74   ;                                                       ;
+------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 102   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 86    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; dda_module:inst|test:inst4|acc[3]       ; 1       ;
; dda_module:inst|test:inst4|acc[1]       ; 1       ;
; dda_module:inst|test:inst4|acc[4]       ; 1       ;
; dda_module:inst|test:inst4|acc[5]       ; 1       ;
; dda_module:inst|test:inst4|acc[6]       ; 1       ;
; dda_module:inst|test:inst4|acc[7]       ; 1       ;
; dda_module:inst|test:inst5|acc[3]       ; 1       ;
; dda_module:inst|test:inst5|acc[1]       ; 1       ;
; dda_module:inst|test:inst5|acc[4]       ; 1       ;
; dda_module:inst|test:inst5|acc[5]       ; 1       ;
; dda_module:inst|test:inst5|acc[6]       ; 1       ;
; dda_module:inst|test:inst5|acc[7]       ; 1       ;
; dda_module:inst|test:inst11|acc[3]      ; 1       ;
; dda_module:inst|test:inst11|acc[1]      ; 1       ;
; dda_module:inst|test:inst11|acc[4]      ; 1       ;
; dda_module:inst|test:inst11|acc[5]      ; 1       ;
; dda_module:inst|test:inst11|acc[6]      ; 1       ;
; dda_module:inst|test:inst11|acc[7]      ; 1       ;
; dda_module:inst|test:inst|acc[3]        ; 1       ;
; dda_module:inst|test:inst|acc[1]        ; 1       ;
; dda_module:inst|test:inst|acc[4]        ; 1       ;
; dda_module:inst|test:inst|acc[5]        ; 1       ;
; dda_module:inst|test:inst|acc[6]        ; 1       ;
; dda_module:inst|test:inst|acc[7]        ; 1       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |xuat_xung|dda_module:inst|test:inst11|clk_cnt[1]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |xuat_xung|dda_module:inst|test:inst11|clk_20cnt[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |xuat_xung|dda_module:inst|test:inst4|acc[0]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |xuat_xung|dda_module:inst|test:inst4|acc[2]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |xuat_xung|dda_module:inst|test:inst5|acc[2]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |xuat_xung|dda_module:inst|test:inst11|acc[2]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |xuat_xung|dda_module:inst|test:inst|acc[2]         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xuat_xung|dda_module:inst|test:inst4|acc[6]        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xuat_xung|dda_module:inst|test:inst5|acc[6]        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xuat_xung|dda_module:inst|test:inst11|acc[7]       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xuat_xung|dda_module:inst|test:inst|acc[1]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dda_module:inst|test:inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Nmax           ; 250   ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dda_module:inst|test:inst4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Nmax           ; 250   ; Unsigned Integer                               ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dda_module:inst|test:inst5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Nmax           ; 250   ; Unsigned Integer                               ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dda_module:inst|test:inst11 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Nmax           ; 250   ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 13 16:10:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf
    Info: Found entity 1: xuat_xung
Info: Found 1 design units, including 1 entities, in source file test.v
    Info: Found entity 1: test
Info: Found 1 design units, including 1 entities, in source file enc_filter.bdf
    Info: Found entity 1: enc_filter
Info: Found 1 design units, including 1 entities, in source file encoder_module.bdf
    Info: Found entity 1: encoder_module
Info: Found 1 design units, including 1 entities, in source file encoder.bdf
    Info: Found entity 1: encoder
Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.v
    Info: Found entity 1: lpm_bustri0
Info: Found 1 design units, including 1 entities, in source file lpm_xor0.v
    Info: Found entity 1: lpm_xor0
Info: Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "xuat_xung" for the top level hierarchy
Warning: Pin "STOP" not connected
Warning: Pin "ENC_1_A" not connected
Warning: Pin "ENC_1_B" not connected
Warning: Pin "ENC_2_A" not connected
Warning: Pin "ENC_2_B" not connected
Warning: Pin "ENC_3_A" not connected
Warning: Pin "ENC_3_B" not connected
Warning: Pin "ENCODER_RESET" not connected
Warning: Using design file dda_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dda_module
Info: Elaborating entity "dda_module" for hierarchy "dda_module:inst"
Info: Elaborating entity "test" for hierarchy "dda_module:inst|test:inst"
Warning (10230): Verilog HDL assignment warning at test.v(14): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at test.v(40): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at test.v(47): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at test.v(53): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at test.v(60): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "74373b" for hierarchy "dda_module:inst|74373b:inst2"
Info: Elaborated megafunction instantiation "dda_module:inst|74373b:inst2"
Info: Elaborating entity "74138" for hierarchy "dda_module:inst|74138:inst41"
Info: Elaborated megafunction instantiation "dda_module:inst|74138:inst41"
Info: Elaborating entity "74244" for hierarchy "74244:inst7"
Info: Elaborated megafunction instantiation "74244:inst7"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "74373b:inst1|73" feeding internal logic into a wire
    Warning: Converted tri-state buffer "74373b:inst1|72" feeding internal logic into a wire
    Warning: Converted tri-state buffer "74373b:inst1|71" feeding internal logic into a wire
    Warning: Converted tri-state buffer "74373b:inst1|69" feeding internal logic into a wire
    Warning: Converted tri-state buffer "74373b:inst1|68" feeding internal logic into a wire
    Warning: Converted tri-state buffer "74373b:inst1|67" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|74" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|73" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|72" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|71" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|70" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|69" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|68" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst20|67" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|74" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|73" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|72" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|71" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|70" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|69" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|68" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst18|67" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|74" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|73" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|72" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|71" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|70" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|69" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|68" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst7|67" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|74" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|73" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|72" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|71" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|70" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|69" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|68" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dda_module:inst|74373b:inst2|67" feeding internal logic into a wire
Warning: The following bidir pins have no drivers
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
    Warning: Bidir "Data" has no driver
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "STOP"
    Warning (15610): No output dependent on input pin "ENC_1_A"
    Warning (15610): No output dependent on input pin "ENC_1_B"
    Warning (15610): No output dependent on input pin "ENC_2_A"
    Warning (15610): No output dependent on input pin "ENC_2_B"
    Warning (15610): No output dependent on input pin "ENC_3_A"
    Warning (15610): No output dependent on input pin "ENC_3_B"
    Warning (15610): No output dependent on input pin "ENCODER_RESET"
Info: Implemented 315 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 9 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 273 logic cells
Info: Generated suppressed messages file F:/THESIS/SOURCE/robot_CPLD/CPLD/test.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Sat Jun 13 16:10:34 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/THESIS/SOURCE/robot_CPLD/CPLD/test.map.smsg.


