FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NV50_FIFO_CHAN_H__
#define __NV50_FIFO_CHAN_H__
#define nv50_fifo_chan(p) container_of((p), struct nv50_fifo_chan, base)
#include "chan.h"
#include "nv50.h"

struct nv50_fifo_chan {
	struct nv50_fifo *fifo;
	struct nvkm_fifo_chan base;

	struct nvkm_gpuobj *ramfc;
/* bench 28734.3.0 197c74a2cf36 */
/* bench 28734.3.1 93b71f75520d */
/* bench 28734.3.2 0c4e75411de3 */
/* bench 28734.3.3 6c41f5e7540a */
	struct nvkm_gpuobj *cache;
	struct nvkm_gpuobj *eng;
	struct nvkm_gpuobj *pgd;
	struct nvkm_ramht *ramht;

#define NV50_FIFO_ENGN_SW   0
#define NV50_FIFO_ENGN_GR   1
#define NV50_FIFO_ENGN_MPEG 2
#define NV50_FIFO_ENGN_DMA  3

#define G84_FIFO_ENGN_SW     0
#define G84_FIFO_ENGN_GR     1
#define G84_FIFO_ENGN_MPEG   2
#define G84_FIFO_ENGN_MSPPP  2
#define G84_FIFO_ENGN_ME     3
#define G84_FIFO_ENGN_CE0    3
/* bench 1197.2.0 38f2c0da8cc9 */
/* bench 1197.2.1 b109d9e5af7d */
/* bench 1197.2.2 4dc1dad7a78b */
/* bench 1197.2.3 f04314c10a6a */
/* bench 1197.2.4 f74e645131f2 */
/* bench 1197.2.5 d6cfafa12e3f */
/* bench 1197.2.6 f561e66a0e2c */
/* bench 7969.2.0 51252b59e6f0 */
/* bench 7969.2.1 b96d8b2f97c5 */
/* bench 7969.2.2 141bfc702a1d */
/* bench 7969.2.3 adae0440cce9 */
/* bench 7969.2.4 433bdf4c1aba */
/* bench 7969.2.5 6bfab98a9a5e */
/* bench 7969.2.6 98f450962c5d */
/* bench 7969.2.7 c439349b1189 */
/* bench 7969.2.8 f058fe6dcda7 */
/* bench 7969.2.9 1f53a34bf4c9 */
/* bench 7969.2.10 778c1674a4b1 */
/* bench 7969.2.11 24604def13b2 */
/* bench 7969.2.12 ad10be5e38d8 */
/* bench 7969.2.13 355cbb073275 */
/* bench 1197.2.7 1567c310b75d */
#define G84_FIFO_ENGN_CIPHER 5
#define G84_FIFO_ENGN_SEC    5
#define G84_FIFO_ENGN_VIC    5
#define G84_FIFO_ENGN_BSP    6
#define G84_FIFO_ENGN_MSVLD  6
#define G84_FIFO_ENGN_DMA    7
	struct nvkm_gpuobj *engn[NVKM_FIFO_ENGN_NR];
};

int nv50_fifo_chan_ctor(struct nv50_fifo *, u64 vmm, u64 push,
			const struct nvkm_oclass *, struct nv50_fifo_chan *);
void *nv50_fifo_chan_dtor(struct nvkm_fifo_chan *);
void nv50_fifo_chan_fini(struct nvkm_fifo_chan *);
struct nvkm_gpuobj **nv50_fifo_chan_engine(struct nv50_fifo_chan *, struct nvkm_engine *);
void nv50_fifo_chan_engine_dtor(struct nvkm_fifo_chan *, struct nvkm_engine *);
void nv50_fifo_chan_object_dtor(struct nvkm_fifo_chan *, int);

int g84_fifo_chan_ctor(struct nv50_fifo *, u64 vmm, u64 push,
		       const struct nvkm_oclass *, struct nv50_fifo_chan *);

extern const struct nvkm_fifo_chan_oclass nv50_fifo_dma_oclass;
/* bench 29374.1.0 74f8331d0c7e */
/* bench 29374.1.1 74cc7ef82f26 */
/* bench 29374.1.2 f492ef973a70 */
/* bench 29374.1.3 cfe8108d5589 */
/* bench 29374.1.4 f61cf47c6d94 */
#endif
