

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 34d8dad98b55ee7ec7d41e3675093f3e  /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/NN/ispass-2009-NN
Extracting PTX file and ptxas options    1: ispass-2009-NN.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-NN.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-NN.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-NN.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-NN.5.sm_62.ptx -arch=sm_62

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/NN/ispass-2009-NN
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/NN/ispass-2009-NN
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/NN/ispass-2009-NN
Running md5sum using "md5sum /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/NN/ispass-2009-NN "
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/NN/ispass-2009-NN
Extracting specific PTX file named ispass-2009-NN.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-NN.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-NN.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-NN.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-NN.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x401a90, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x100 to 0x164 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x180 to 0x1e4 (global memory space) 2
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x4019a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x4018b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x4017c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x621200; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x621180; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
magic number = 2051
number of items = 10000
number of rows = 28
number of rows = 28
NUM=28
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4017c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5448 (ispass-2009-NN.5.sm_62.ptx:227) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5578 (ispass-2009-NN.5.sm_62.ptx:273) cvt.f64.f32%fd3, %f110;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5450 (ispass-2009-NN.5.sm_62.ptx:228) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54c8 (ispass-2009-NN.5.sm_62.ptx:247) add.f32 %f85, %f2, %f2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x54c0 (ispass-2009-NN.5.sm_62.ptx:244) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5578 (ispass-2009-NN.5.sm_62.ptx:273) cvt.f64.f32%fd3, %f110;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17executeFirstLayerPfS_S_' to stream 0, gridDim= (6,28,1) blockDim = (13,13,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z17executeFirstLayerPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 6833
gpu_sim_insn = 6410576
gpu_ipc =     938.1788
gpu_tot_sim_cycle = 6833
gpu_tot_sim_insn = 6410576
gpu_tot_ipc =     938.1788
gpu_tot_issued_cta = 168
gpu_occupancy = 18.6133% 
gpu_tot_occupancy = 18.6133% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3530
partiton_level_parallism_total  =       3.3530
partiton_level_parallism_util =       4.9731
partiton_level_parallism_util_total  =       4.9731
L2_BW  =     128.7549 GB/Sec
L2_BW_total  =     128.7549 GB/Sec
gpu_total_sim_rate=152632

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7860, Miss = 747, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7885, Miss = 769, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7885, Miss = 768, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7885, Miss = 764, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7885, Miss = 779, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7885, Miss = 772, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7885, Miss = 780, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7885, Miss = 773, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6282, Miss = 590, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6302, Miss = 622, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6302, Miss = 625, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6302, Miss = 620, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6307, Miss = 620, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6307, Miss = 617, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6307, Miss = 627, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 6307, Miss = 634, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 6282, Miss = 595, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 6302, Miss = 617, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 6302, Miss = 608, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 6302, Miss = 608, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 6307, Miss = 618, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 6307, Miss = 619, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 6307, Miss = 617, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 6307, Miss = 615, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 6282, Miss = 589, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 6302, Miss = 609, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 6302, Miss = 603, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 6302, Miss = 610, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 6307, Miss = 616, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 6307, Miss = 612, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 6307, Miss = 614, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 6307, Miss = 613, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 6287, Miss = 600, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 6307, Miss = 625, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 6307, Miss = 614, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 6307, Miss = 613, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 6312, Miss = 622, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 6312, Miss = 615, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 6312, Miss = 621, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 6312, Miss = 635, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 264759
	L1D_total_cache_misses = 25815
	L1D_total_cache_miss_rate = 0.0975
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.555
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4431

Total_core_cache_fail_stats:
ctas_completed 168, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
distro:
246, 246, 246, 246, 246, 246, 246, 246, 246, 246, 246, 223, 232, 246, 246, 246, 246, 246, 
gpgpu_n_tot_thrd_icount = 7837024
gpgpu_n_tot_w_icount = 244907
gpgpu_n_stall_shd_mem = 212343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18480
gpgpu_n_mem_write_global = 4431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1447992
gpgpu_n_store_insn = 28392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 709800
gpgpu_n_param_mem_insn = 85176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 212343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44299	W0_Idle:112136	W0_Scoreboard:1319686	W1:1323	W2:1382	W3:1314	W4:1291	W5:1538	W6:1776	W7:1699	W8:1557	W9:38183	W10:990	W11:724	W12:802	W13:896	W14:1070	W15:822	W16:777	W17:732	W18:854	W19:806	W20:604	W21:571	W22:675	W23:980	W24:952	W25:990	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:62657	WS1:61663	WS2:60782	WS3:59805	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147840 {8:18480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 177240 {40:4431,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 739200 {40:18480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35448 {8:4431,}
maxmflatency = 860 
max_icnt2mem_latency = 690 
maxmrqlatency = 0 
max_icnt2sh_latency = 18 
averagemflatency = 293 
avg_icnt2mem_latency = 129 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14868 	4916 	3127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	12166 	2122 	1455 	2767 	3220 	1181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20310 	2283 	316 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        852       827       193       198       200       187         0         0         0         0         0         0         0         0         0         0
dram[1]:        848       837       194       200       197       187         0         0         0         0         0         0         0         0         0         0
dram[2]:        787       841       208       196       190       187         0         0         0         0         0         0         0         0         0         0
dram[3]:        786       714       197       197       187       187         0         0         0         0         0         0         0         0         0         0
dram[4]:        840       857       194       195       189       188         0         0         0         0         0         0         0         0         0         0
dram[5]:        802       860       205       202       190       188         0         0         0         0         0         0         0         0         0         0
dram[6]:        806       762       209       196       187       187         0         0         0         0         0         0         0         0         0         0
dram[7]:        853       763       207       193       187       187         0         0         0         0         0         0         0         0         0         0
dram[8]:        774       773       189       189         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        776       775       192       191         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        779       798       194       199         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        822       810       193       198         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       808       190       194         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        822       826       190       190         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        822       828       189       193         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        823       765       192       191         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        822       697       196       196       188       189         0         0         0         0         0         0         0         0         0         0
dram[17]:        822       659       200       198       187       187         0         0         0         0         0         0         0         0         0         0
dram[18]:        822       692       196       197       187       187         0         0         0         0         0         0         0         0         0         0
dram[19]:        826       691       195       196       187       187         0         0         0         0         0         0         0         0         0         0
dram[20]:        830       642       202       193       187       187         0         0         0         0         0         0         0         0         0         0
dram[21]:        828       690       196       194       187       187         0         0         0         0         0         0         0         0         0         0
dram[22]:        832       665       193       194       187       187         0         0         0         0         0         0         0         0         0         0
dram[23]:        822       640       201       192       187       187         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4840 n_nop=4840 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4840i bk1: 0a 4840i bk2: 0a 4840i bk3: 0a 4840i bk4: 0a 4840i bk5: 0a 4840i bk6: 0a 4840i bk7: 0a 4840i bk8: 0a 4840i bk9: 0a 4840i bk10: 0a 4840i bk11: 0a 4840i bk12: 0a 4840i bk13: 0a 4840i bk14: 0a 4840i bk15: 0a 4840i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4840 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4840 
n_nop = 4840 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1583, Miss = 247, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 41, Miss = 41, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1571, Miss = 251, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1442, Miss = 246, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1329, Miss = 255, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41, Miss = 41, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1328, Miss = 260, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1329, Miss = 261, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1332, Miss = 264, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 37, Miss = 37, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1327, Miss = 265, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 854, Miss = 80, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 856, Miss = 82, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 856, Miss = 82, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 863, Miss = 83, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 856, Miss = 76, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 853, Miss = 79, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 854, Miss = 80, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 847, Miss = 79, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 543, Miss = 153, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 21, Miss = 21, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 547, Miss = 157, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 551, Miss = 161, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 543, Miss = 159, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 549, Miss = 165, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 545, Miss = 161, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 542, Miss = 158, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 21, Miss = 21, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 544, Miss = 160, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22911
L2_total_cache_misses = 4431
L2_total_cache_miss_rate = 0.1934
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3543
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4431
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22911
icnt_total_pkts_simt_to_mem=22911
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22911
Req_Network_cycles = 6833
Req_Network_injected_packets_per_cycle =       3.3530 
Req_Network_conflicts_per_cycle =       4.1027
Req_Network_conflicts_per_cycle_util =       6.0851
Req_Bank_Level_Parallism =       4.9731
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.8219
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0699

Reply_Network_injected_packets_num = 22911
Reply_Network_cycles = 6833
Reply_Network_injected_packets_per_cycle =        3.3530
Reply_Network_conflicts_per_cycle =        0.6995
Reply_Network_conflicts_per_cycle_util =       1.0353
Reply_Bank_Level_Parallism =       4.9623
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0370
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0838
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 152632 (inst/sec)
gpgpu_simulation_rate = 162 (cycle/sec)
gpgpu_silicon_slowdown = 7407407x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4018b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x57c0 (ispass-2009-NN.5.sm_62.ptx:364) @%p1 bra BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c8 (ispass-2009-NN.5.sm_62.ptx:366) cvt.f64.f32%fd1, %f54;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57f0 (ispass-2009-NN.5.sm_62.ptx:371) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (ispass-2009-NN.5.sm_62.ptx:417) cvt.f64.f32%fd3, %f55;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f8 (ispass-2009-NN.5.sm_62.ptx:372) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5870 (ispass-2009-NN.5.sm_62.ptx:391) add.f32 %f29, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5868 (ispass-2009-NN.5.sm_62.ptx:388) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (ispass-2009-NN.5.sm_62.ptx:417) cvt.f64.f32%fd3, %f55;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18executeSecondLayerPfS_S_' to stream 0, gridDim= (50,28,1) blockDim = (5,5,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z18executeSecondLayerPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 38794
gpu_sim_insn = 40386896
gpu_ipc =    1041.0604
gpu_tot_sim_cycle = 45627
gpu_tot_sim_insn = 46797472
gpu_tot_ipc =    1025.6531
gpu_tot_issued_cta = 1568
gpu_occupancy = 27.0393% 
gpu_tot_occupancy = 25.9751% 
max_total_param_size = 0
gpu_stall_dramfull = 1516
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9358
partiton_level_parallism_total  =       4.6988
partiton_level_parallism_util =       5.6329
partiton_level_parallism_util_total  =       5.5542
L2_BW  =     189.5353 GB/Sec
L2_BW_total  =     180.4330 GB/Sec
gpu_total_sim_rate=134475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 65785, Miss = 5852, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 65810, Miss = 5859, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 65810, Miss = 5893, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65810, Miss = 5909, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 65810, Miss = 5882, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 65810, Miss = 5867, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65810, Miss = 5887, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 65810, Miss = 5929, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64207, Miss = 5680, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64227, Miss = 5723, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64227, Miss = 5681, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64227, Miss = 5704, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64232, Miss = 5686, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64232, Miss = 5691, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64232, Miss = 5721, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 64232, Miss = 5693, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 64207, Miss = 5679, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 64227, Miss = 5733, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 64227, Miss = 5684, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 64227, Miss = 5681, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 64232, Miss = 5688, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 64232, Miss = 5702, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 64232, Miss = 5696, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 64232, Miss = 5718, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 64207, Miss = 5674, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 64227, Miss = 5697, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 64227, Miss = 5693, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 64227, Miss = 5712, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 64232, Miss = 5711, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 64232, Miss = 5734, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 64232, Miss = 5677, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 64232, Miss = 5670, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 64212, Miss = 5706, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 64232, Miss = 5703, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 64232, Miss = 5656, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 64232, Miss = 5760, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 64237, Miss = 5704, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 64237, Miss = 5707, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 64237, Miss = 5747, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 64237, Miss = 5786, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2581759
	L1D_total_cache_misses = 229575
	L1D_total_cache_miss_rate = 0.0889
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.691
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 115952
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2571728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10031

Total_core_cache_fail_stats:
ctas_completed 1568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
distro:
1419, 1419, 1419, 1405, 1419, 1419, 1419, 1419, 1419, 1419, 1419, 1396, 1405, 1419, 1419, 1419, 1419, 246, 
gpgpu_n_tot_thrd_icount = 60375552
gpgpu_n_tot_w_icount = 1886736
gpgpu_n_stall_shd_mem = 2106543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204360
gpgpu_n_mem_write_global = 10031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11982992
gpgpu_n_store_insn = 63392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 190176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1901544	W0_Idle:191111	W0_Scoreboard:9645061	W1:2219	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:531750	WS1:483809	WS2:436091	WS3:435086	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1634880 {8:204360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401240 {40:10031,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8174400 {40:204360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80248 {8:10031,}
maxmflatency = 2158 
max_icnt2mem_latency = 1970 
maxmrqlatency = 19 
max_icnt2sh_latency = 73 
averagemflatency = 553 
avg_icnt2mem_latency = 384 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:579 	273 	1 	11 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114434 	13569 	43139 	43230 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	103551 	11217 	5740 	4886 	10503 	49411 	29083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	170867 	28248 	10826 	3749 	668 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	2 	6 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      2450      1717      2275      1678     10614         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      7247      1724      1912      8595      2132         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      3104       649      1904     11040      4551         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      3099       641      1515      1662      5487         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0     11564       681      1284      2353      2615         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0      1873      1277      1395      2354      2612         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0      1865       694       838       685      3332         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0     10856       615       711       692      3325         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      1171      3314         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      1268      2358         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0       637      2602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       620      2965         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       872      3835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      1606      2680         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      1604      2686         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      2233      3829         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      2005      1191      1696      8474         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0      1249      1188       708     25666         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0      1052       733      8124         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      2193       737      1690         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0      1504      1522         0      4795         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0      1489       612     25124      8986         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0      2684       622      2792      1222         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0      2269      1940         0      1217         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan  3.000000 20.000000 24.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000 22.000000 27.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  3.000000 22.000000 21.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  2.000000 21.000000 24.000000  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  2.000000 26.000000 24.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  3.000000 27.000000 23.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan  4.000000 26.000000 26.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  4.000000 28.000000 25.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan 10.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan 13.000000 12.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan 13.000000 16.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan 16.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan 14.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan 18.000000 19.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan 17.000000 16.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan 15.000000 15.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan 18.000000 14.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 882/84 = 10.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         3        20        24         5         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         2        22        27         4         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         3        22        21         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         2        21        24         4         5         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         2        26        24         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         3        27        23         6         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         4        26        26         4         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         4        28        25         6         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         7         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         9         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        10         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0        13        12         3         2         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0        13        16         2         1         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0        16        17         2         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0        14        17         2         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0        18        19         0         2         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0        17        16         1         2         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0        15        15         2         3         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0        18        14         0         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 882
min_bank_accesses = 0!
chip skew: 65/12 = 5.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      186238    144273    139740     93474    140386    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      294424    156498    104928    150326     95588    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      122335    136056    148165    117841    155469    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      333258    155820    129871    171071     79206    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      265711    119562    114377    191467    158069    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      184100     99101    129864    103564    150024    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      212605    115722    107971    161512     66745    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      128793     94641    112630     70979    170791    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      143155    136288    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      141632     99244    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      102429    120204    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      123234     84820    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      144338    131753    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      128260    127694    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      116277    111388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none       80133    203877    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      162070    183484     79409    137750    none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      179929    111000    143477    232131    none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      138033    129215    141043    none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      171245    113852    194855    none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      114070     83117    none      145079    none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      108562    119671    367890    148466    none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      132987    111397    188474     76503    none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none       94761    138242    none      166232    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        852      1720      1916      1761      1619      1960       192       191         0         0         0         0         0         0         0         0
dram[1]:        848      1715      1992      1770      1949      1735       190       189         0         0         0         0         0         0         0         0
dram[2]:        787      1600      1766      2001      1619      1734       191       190         0         0         0         0         0         0         0         0
dram[3]:        786      1522      1789      2020      1621      1729       190       191         0         0         0         0         0         0         0         0
dram[4]:        840      1462      2136      2135      1770      1705       193       191         0         0         0         0         0         0         0         0
dram[5]:        802      1841      2130      1991      1773      1704       194       193         0         0         0         0         0         0         0         0
dram[6]:        806      1841      2135      1738      1961      1619       191       192         0         0         0         0         0         0         0         0
dram[7]:        853      1802      1803      1967      1947      1635       190       194         0         0         0         0         0         0         0         0
dram[8]:        774       773      1790      1629       188       189       191       189         0         0         0         0         0         0         0         0
dram[9]:        776       775      1837      1624       189       191       190       190         0         0         0         0         0         0         0         0
dram[10]:        779       798      1792      1698       189       190       191       189         0         0         0         0         0         0         0         0
dram[11]:        822       810      1792      1693       190       187       189       189         0         0         0         0         0         0         0         0
dram[12]:        722       808      1766      1648       187       189       190       189         0         0         0         0         0         0         0         0
dram[13]:        822       826      1735      1540       188       188       188       188         0         0         0         0         0         0         0         0
dram[14]:        822       828      1749      1536       189       190       192       192         0         0         0         0         0         0         0         0
dram[15]:        823       765      1761      1590       188       189       188       189         0         0         0         0         0         0         0         0
dram[16]:        822       697      2145      1806      1699      1622       190       189         0         0         0         0         0         0         0         0
dram[17]:        822       659      2158      1782      1492      1314       187       188         0         0         0         0         0         0         0         0
dram[18]:        822       692      1869      1807      1701      1434       190       190         0         0         0         0         0         0         0         0
dram[19]:        826       691      1883      1833      1700      1188       189       188         0         0         0         0         0         0         0         0
dram[20]:        830       642      2005      2010      1736      1394       188       189         0         0         0         0         0         0         0         0
dram[21]:        828       690      1995      1761      1735      1226       187       188         0         0         0         0         0         0         0         0
dram[22]:        832       665      1994      1693      1451      1952       187       187         0         0         0         0         0         0         0         0
dram[23]:        822       640      1761      1639      1735      1958       190       188         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32258 n_act=5 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001733
n_activity=791 dram_eff=0.0708
bk0: 0a 32319i bk1: 3a 32306i bk2: 20a 32307i bk3: 24a 32307i bk4: 5a 32307i bk5: 4a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910714
Row_Buffer_Locality_read = 0.910714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001733 
total_CMD = 32319 
util_bw = 56 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 32202 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32258 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 56 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001733 
Either_Row_CoL_Bus_Util = 0.001887 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000340357
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32253 n_act=5 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001887
n_activity=838 dram_eff=0.07279
bk0: 0a 32319i bk1: 2a 32307i bk2: 22a 32306i bk3: 27a 32307i bk4: 4a 32306i bk5: 6a 32306i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918033
Row_Buffer_Locality_read = 0.918033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001887 
total_CMD = 32319 
util_bw = 61 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 32195 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32253 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 61 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001887 
Either_Row_CoL_Bus_Util = 0.002042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000556948
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32260 n_act=5 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001671
n_activity=748 dram_eff=0.07219
bk0: 0a 32319i bk1: 3a 32307i bk2: 22a 32307i bk3: 21a 32306i bk4: 4a 32306i bk5: 4a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907407
Row_Buffer_Locality_read = 0.907407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001671 
total_CMD = 32319 
util_bw = 54 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 32203 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32260 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 54 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001671 
Either_Row_CoL_Bus_Util = 0.001826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000340357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32258 n_act=5 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001733
n_activity=738 dram_eff=0.07588
bk0: 0a 32319i bk1: 2a 32307i bk2: 21a 32306i bk3: 24a 32305i bk4: 4a 32306i bk5: 5a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910714
Row_Buffer_Locality_read = 0.910714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001733 
total_CMD = 32319 
util_bw = 56 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 32199 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32258 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 56 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001733 
Either_Row_CoL_Bus_Util = 0.001887 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000897305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32254 n_act=5 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001856
n_activity=782 dram_eff=0.07673
bk0: 0a 32319i bk1: 2a 32306i bk2: 26a 32307i bk3: 24a 32305i bk4: 4a 32307i bk5: 4a 32306i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.017094
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017094 

BW Util details:
bwutil = 0.001856 
total_CMD = 32319 
util_bw = 60 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 32197 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32254 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 60 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001856 
Either_Row_CoL_Bus_Util = 0.002011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000680714
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32251 n_act=5 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001949
n_activity=867 dram_eff=0.07266
bk0: 0a 32319i bk1: 3a 32307i bk2: 27a 32306i bk3: 23a 32307i bk4: 6a 32306i bk5: 4a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920635
Row_Buffer_Locality_read = 0.920635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001949 
total_CMD = 32319 
util_bw = 63 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 32194 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32251 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 63 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001949 
Either_Row_CoL_Bus_Util = 0.002104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000742597
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32250 n_act=5 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00198
n_activity=824 dram_eff=0.07767
bk0: 0a 32319i bk1: 4a 32307i bk2: 26a 32306i bk3: 26a 32305i bk4: 4a 32306i bk5: 4a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921875
Row_Buffer_Locality_read = 0.921875
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075630
Bank_Level_Parallism_Col = 1.069565
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069565 

BW Util details:
bwutil = 0.001980 
total_CMD = 32319 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 32200 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32250 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 64 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001980 
Either_Row_CoL_Bus_Util = 0.002135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000587889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32249 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002011
n_activity=819 dram_eff=0.07937
bk0: 0a 32319i bk1: 4a 32307i bk2: 28a 32307i bk3: 25a 32306i bk4: 6a 32307i bk5: 2a 32306i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.002011 
total_CMD = 32319 
util_bw = 65 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 32194 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32249 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.002011 
Either_Row_CoL_Bus_Util = 0.002166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000618831
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32301 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004951
n_activity=213 dram_eff=0.07512
bk0: 0a 32319i bk1: 0a 32319i bk2: 8a 32306i bk3: 8a 32305i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000495 
total_CMD = 32319 
util_bw = 16 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32301 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000340357
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32299 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005569
n_activity=241 dram_eff=0.07469
bk0: 0a 32319i bk1: 0a 32319i bk2: 9a 32307i bk3: 9a 32305i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000557 
total_CMD = 32319 
util_bw = 18 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 32275 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32299 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000340357
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32299 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005569
n_activity=245 dram_eff=0.07347
bk0: 0a 32319i bk1: 0a 32319i bk2: 9a 32306i bk3: 9a 32307i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000557 
total_CMD = 32319 
util_bw = 18 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 32276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32299 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32298 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005879
n_activity=248 dram_eff=0.07661
bk0: 0a 32319i bk1: 0a 32319i bk2: 8a 32305i bk3: 11a 32306i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000588 
total_CMD = 32319 
util_bw = 19 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32273 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32298 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000680714
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32305 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003713
n_activity=173 dram_eff=0.06936
bk0: 0a 32319i bk1: 0a 32319i bk2: 6a 32305i bk3: 6a 32306i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000371 
total_CMD = 32319 
util_bw = 12 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32280 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32305 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000587889
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32302 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004641
n_activity=220 dram_eff=0.06818
bk0: 0a 32319i bk1: 0a 32319i bk2: 7a 32307i bk3: 8a 32307i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000464 
total_CMD = 32319 
util_bw = 15 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 32280 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32302 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32301 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004951
n_activity=253 dram_eff=0.06324
bk0: 0a 32319i bk1: 0a 32319i bk2: 9a 32307i bk3: 7a 32307i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000495 
total_CMD = 32319 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 32279 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32301 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32302 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004641
n_activity=249 dram_eff=0.06024
bk0: 0a 32319i bk1: 0a 32319i bk2: 10a 32307i bk3: 5a 32307i bk4: 0a 32319i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000464 
total_CMD = 32319 
util_bw = 15 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 32280 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32302 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32285 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009282
n_activity=463 dram_eff=0.06479
bk0: 0a 32319i bk1: 0a 32319i bk2: 13a 32306i bk3: 12a 32306i bk4: 3a 32307i bk5: 2a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000928 
total_CMD = 32319 
util_bw = 30 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 32239 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32285 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.000928 
Either_Row_CoL_Bus_Util = 0.001052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000247532
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32283 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009901
n_activity=472 dram_eff=0.0678
bk0: 0a 32319i bk1: 0a 32319i bk2: 13a 32306i bk3: 16a 32307i bk4: 2a 32307i bk5: 1a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000990 
total_CMD = 32319 
util_bw = 32 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 32238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32283 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.000990 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000340357
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32281 n_act=3 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=503 dram_eff=0.06958
bk0: 0a 32319i bk1: 0a 32319i bk2: 16a 32306i bk3: 17a 32306i bk4: 2a 32307i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001083 
total_CMD = 32319 
util_bw = 35 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 32246 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32281 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 35 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.28247e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32283 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001021
n_activity=465 dram_eff=0.07097
bk0: 0a 32319i bk1: 0a 32319i bk2: 14a 32306i bk3: 17a 32306i bk4: 2a 32306i bk5: 0a 32319i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001021 
total_CMD = 32319 
util_bw = 33 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 32247 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32283 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.001021 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000680714
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32277 n_act=3 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=486 dram_eff=0.08025
bk0: 0a 32319i bk1: 0a 32319i bk2: 18a 32307i bk3: 19a 32307i bk4: 0a 32319i bk5: 2a 32306i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001207 
total_CMD = 32319 
util_bw = 39 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 32243 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32277 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 39 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.001207 
Either_Row_CoL_Bus_Util = 0.001300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000216591
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32279 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001114
n_activity=495 dram_eff=0.07273
bk0: 0a 32319i bk1: 0a 32319i bk2: 17a 32306i bk3: 16a 32306i bk4: 1a 32307i bk5: 2a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001114 
total_CMD = 32319 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 32233 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32279 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00040224
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32280 n_act=4 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=497 dram_eff=0.07042
bk0: 0a 32319i bk1: 0a 32319i bk2: 15a 32306i bk3: 15a 32307i bk4: 2a 32306i bk5: 3a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001083 
total_CMD = 32319 
util_bw = 35 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 32234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32280 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 35 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000340357
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32319 n_nop=32282 n_act=3 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001052
n_activity=490 dram_eff=0.06939
bk0: 0a 32319i bk1: 0a 32319i bk2: 18a 32307i bk3: 14a 32305i bk4: 0a 32319i bk5: 2a 32307i bk6: 0a 32319i bk7: 0a 32319i bk8: 0a 32319i bk9: 0a 32319i bk10: 0a 32319i bk11: 0a 32319i bk12: 0a 32319i bk13: 0a 32319i bk14: 0a 32319i bk15: 0a 32319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001052 
total_CMD = 32319 
util_bw = 34 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 32247 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32319 
n_nop = 32282 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 34 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.001052 
Either_Row_CoL_Bus_Util = 0.001145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11583, Miss = 294, Miss_rate = 0.025, Pending_hits = 59, Reservation_fails = 524
L2_cache_bank[1]: Access = 2607, Miss = 376, Miss_rate = 0.144, Pending_hits = 14, Reservation_fails = 213
L2_cache_bank[2]: Access = 11571, Miss = 302, Miss_rate = 0.026, Pending_hits = 65, Reservation_fails = 673
L2_cache_bank[3]: Access = 2612, Miss = 382, Miss_rate = 0.146, Pending_hits = 15, Reservation_fails = 6
L2_cache_bank[4]: Access = 11472, Miss = 292, Miss_rate = 0.025, Pending_hits = 60, Reservation_fails = 520
L2_cache_bank[5]: Access = 2605, Miss = 373, Miss_rate = 0.143, Pending_hits = 15, Reservation_fails = 82
L2_cache_bank[6]: Access = 11729, Miss = 302, Miss_rate = 0.026, Pending_hits = 49, Reservation_fails = 557
L2_cache_bank[7]: Access = 2610, Miss = 379, Miss_rate = 0.145, Pending_hits = 12, Reservation_fails = 255
L2_cache_bank[8]: Access = 11818, Miss = 312, Miss_rate = 0.026, Pending_hits = 72, Reservation_fails = 724
L2_cache_bank[9]: Access = 2614, Miss = 382, Miss_rate = 0.146, Pending_hits = 7, Reservation_fails = 106
L2_cache_bank[10]: Access = 11759, Miss = 314, Miss_rate = 0.027, Pending_hits = 81, Reservation_fails = 1227
L2_cache_bank[11]: Access = 2607, Miss = 377, Miss_rate = 0.145, Pending_hits = 13, Reservation_fails = 79
L2_cache_bank[12]: Access = 11792, Miss = 320, Miss_rate = 0.027, Pending_hits = 76, Reservation_fails = 759
L2_cache_bank[13]: Access = 2459, Miss = 377, Miss_rate = 0.153, Pending_hits = 11, Reservation_fails = 112
L2_cache_bank[14]: Access = 11817, Miss = 322, Miss_rate = 0.027, Pending_hits = 89, Reservation_fails = 932
L2_cache_bank[15]: Access = 2290, Miss = 364, Miss_rate = 0.159, Pending_hits = 12, Reservation_fails = 211
L2_cache_bank[16]: Access = 4054, Miss = 96, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4086, Miss = 100, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 147
L2_cache_bank[19]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4086, Miss = 100, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 574
L2_cache_bank[21]: Access = 227, Miss = 227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4063, Miss = 102, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 252
L2_cache_bank[23]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4086, Miss = 88, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 125
L2_cache_bank[25]: Access = 221, Miss = 221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4053, Miss = 94, Miss_rate = 0.023, Pending_hits = 19, Reservation_fails = 166
L2_cache_bank[27]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4054, Miss = 96, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 262
L2_cache_bank[29]: Access = 226, Miss = 226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4047, Miss = 94, Miss_rate = 0.023, Pending_hits = 25, Reservation_fails = 251
L2_cache_bank[31]: Access = 225, Miss = 225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6973, Miss = 178, Miss_rate = 0.026, Pending_hits = 35, Reservation_fails = 407
L2_cache_bank[33]: Access = 1294, Miss = 179, Miss_rate = 0.138, Pending_hits = 5, Reservation_fails = 98
L2_cache_bank[34]: Access = 6947, Miss = 186, Miss_rate = 0.027, Pending_hits = 39, Reservation_fails = 401
L2_cache_bank[35]: Access = 1291, Miss = 174, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[36]: Access = 6981, Miss = 194, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 477
L2_cache_bank[37]: Access = 1290, Miss = 172, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6973, Miss = 190, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 438
L2_cache_bank[39]: Access = 1293, Miss = 175, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7009, Miss = 202, Miss_rate = 0.029, Pending_hits = 53, Reservation_fails = 402
L2_cache_bank[41]: Access = 1281, Miss = 163, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6945, Miss = 194, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 633
L2_cache_bank[43]: Access = 1330, Miss = 157, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 81
L2_cache_bank[44]: Access = 6972, Miss = 188, Miss_rate = 0.027, Pending_hits = 41, Reservation_fails = 481
L2_cache_bank[45]: Access = 1312, Miss = 167, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 44
L2_cache_bank[46]: Access = 6944, Miss = 192, Miss_rate = 0.028, Pending_hits = 55, Reservation_fails = 662
L2_cache_bank[47]: Access = 1283, Miss = 165, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 48
L2_total_cache_accesses = 214391
L2_total_cache_misses = 10913
L2_total_cache_miss_rate = 0.0509
L2_total_cache_pending_hits = 1180
L2_total_cache_reservation_fails = 12929
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8049
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10031
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12929
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=214391
icnt_total_pkts_simt_to_mem=214391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 214391
Req_Network_cycles = 45627
Req_Network_injected_packets_per_cycle =       4.6988 
Req_Network_conflicts_per_cycle =       6.0365
Req_Network_conflicts_per_cycle_util =       7.1355
Req_Bank_Level_Parallism =       5.5542
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      42.1026
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3274

Reply_Network_injected_packets_num = 214391
Reply_Network_cycles = 45627
Reply_Network_injected_packets_per_cycle =        4.6988
Reply_Network_conflicts_per_cycle =        1.4382
Reply_Network_conflicts_per_cycle_util =       1.6991
Reply_Bank_Level_Parallism =       5.5512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1374
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1175
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 48 sec (348 sec)
gpgpu_simulation_rate = 134475 (inst/sec)
gpgpu_simulation_rate = 131 (cycle/sec)
gpgpu_silicon_slowdown = 9160305x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019a0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5be8 (ispass-2009-NN.5.sm_62.ptx:524) @%p1 bra BB2_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf0 (ispass-2009-NN.5.sm_62.ptx:526) cvt.f64.f32%fd1, %f66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c18 (ispass-2009-NN.5.sm_62.ptx:531) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (ispass-2009-NN.5.sm_62.ptx:577) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5c20 (ispass-2009-NN.5.sm_62.ptx:532) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (ispass-2009-NN.5.sm_62.ptx:551) add.f32 %f41, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5c90 (ispass-2009-NN.5.sm_62.ptx:548) bra.uni BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (ispass-2009-NN.5.sm_62.ptx:577) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17executeThirdLayerPfS_S_' to stream 0, gridDim= (100,28,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z17executeThirdLayerPfS_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 222910
gpu_sim_insn = 22882680
gpu_ipc =     102.6543
gpu_tot_sim_cycle = 268537
gpu_tot_sim_insn = 69680152
gpu_tot_ipc =     259.4807
gpu_tot_issued_cta = 4368
gpu_occupancy = 38.2345% 
gpu_tot_occupancy = 35.7918% 
max_total_param_size = 0
gpu_stall_dramfull = 3188
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9673
partiton_level_parallism_total  =       2.4314
partiton_level_parallism_util =       2.8971
partiton_level_parallism_util_total  =       3.4370
L2_BW  =      75.5442 GB/Sec
L2_BW_total  =      93.3658 GB/Sec
gpu_total_sim_rate=48355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 225913, Miss = 25987, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 250958, Miss = 27296, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 225938, Miss = 26054, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 255962, Miss = 27423, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 225938, Miss = 26027, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 250958, Miss = 26831, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 225938, Miss = 26053, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 265970, Miss = 28040, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224335, Miss = 25805, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 259383, Miss = 27667, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224355, Miss = 25848, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 244371, Miss = 26903, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224360, Miss = 25823, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 261890, Miss = 27487, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224360, Miss = 25891, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 251882, Miss = 27431, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224335, Miss = 25795, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 261885, Miss = 27964, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224355, Miss = 25871, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 244371, Miss = 26855, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224360, Miss = 25843, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 261890, Miss = 27096, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224360, Miss = 25872, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 249380, Miss = 27129, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224335, Miss = 25777, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 259383, Miss = 27811, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 224355, Miss = 25861, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 244371, Miss = 26800, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 224360, Miss = 25830, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 249380, Miss = 26931, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 224360, Miss = 25852, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 266894, Miss = 27730, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 224340, Miss = 25831, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 246878, Miss = 26819, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 224360, Miss = 25820, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 254384, Miss = 27576, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 224365, Miss = 25844, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 249385, Miss = 26654, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 224365, Miss = 25919, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 264397, Miss = 27930, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9587359
	L1D_total_cache_misses = 1063976
	L1D_total_cache_miss_rate = 0.1110
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.499
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8523383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836658
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9574528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12831

Total_core_cache_fail_stats:
ctas_completed 4368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9596, 9587, 9596, 9573, 9596, 9596, 9587, 9596, 9587, 9596, 9596, 9564, 9582, 9596, 9596, 9587, 9587, 8423, 8168, 8177, 8168, 8168, 8168, 8168, 8177, 8168, 8177, 8177, 8168, 8177, 8168, 8177, 
gpgpu_n_tot_thrd_icount = 792771232
gpgpu_n_tot_w_icount = 24774101
gpgpu_n_stall_shd_mem = 2106543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640090
gpgpu_n_mem_write_global = 12831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18985792
gpgpu_n_store_insn = 66192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 198576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2460263	W0_Idle:1081530	W0_Scoreboard:40059398	W1:22889584	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:6253634	WS1:6205675	WS2:6166044	WS3:6148748	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120720 {8:640090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 513240 {40:12831,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25603600 {40:640090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102648 {8:12831,}
maxmflatency = 2158 
max_icnt2mem_latency = 1970 
maxmrqlatency = 19 
max_icnt2sh_latency = 73 
averagemflatency = 310 
avg_icnt2mem_latency = 142 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1388 	687 	1 	13 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536334 	29876 	43462 	43230 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	538595 	12820 	6403 	5886 	10702 	49432 	29083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	605183 	32444 	10844 	3749 	668 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	518 	3 	6 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      2450      1717      2275      1678     10614       629      6691         0         0         0         0         0         0         0         0 
dram[1]:         0      7247      1724      1912      8595      2132      4421     15071         0         0         0         0         0         0         0         0 
dram[2]:         0      3104       649      1904     11040      4551       658     17077         0         0         0         0         0         0         0         0 
dram[3]:         0      3099       641      1515      1662      5487     17252     13110         0         0         0         0         0         0         0         0 
dram[4]:         0     11564       681      1284      2353      2615     10426      8893         0         0         0         0         0         0         0         0 
dram[5]:         0      1873      1277      1395      2354      2612      4435      2793         0         0         0         0         0         0         0         0 
dram[6]:         0      1865       694       838       685      3332       770       626         0         0         0         0         0         0         0         0 
dram[7]:         0     10856       615       711       692      3325     14430      2667         0         0         0         0         0         0         0         0 
dram[8]:         0         0      1171      3314      8952      6332      2669     24907         0         0         0         0         0         0         0         0 
dram[9]:         0         0      1268      2358      2382       622      2516     27637         0         0         0         0         0         0         0         0 
dram[10]:         0         0       637      2602       682     18828     19066     21589         0         0         0         0         0         0         0         0 
dram[11]:         0         0       620      2965     32705     20821     13105     15461         0         0         0         0         0         0         0         0 
dram[12]:         0         0       872      3835      6304     25021      8587      7088         0         0         0         0         0         0         0         0 
dram[13]:         0         0      1606      2680       617     28995      4575      2506         0         0         0         0         0         0         0         0 
dram[14]:         0         0      1604      2686     16566       665      2547       674         0         0         0         0         0         0         0         0 
dram[15]:         0         0      2233      3829     10712     39344     33435     22943         0         0         0         0         0         0         0         0 
dram[16]:         0         0      2005      1191      1696      8474     46675     11293         0         0         0         0         0         0         0         0 
dram[17]:         0         0      1249      1188       708     25666     53391     17368         0         0         0         0         0         0         0         0 
dram[18]:         0         0      1052       733      8124     14681      2458     24112         0         0         0         0         0         0         0         0 
dram[19]:         0         0      2193       737      1690     18612       629     28147         0         0         0         0         0         0         0         0 
dram[20]:         0         0      1504      1522     18694      4795     23724     53204         0         0         0         0         0         0         0         0 
dram[21]:         0         0      1489       612     25124      8986     29834     49100         0         0         0         0         0         0         0         0 
dram[22]:         0         0      2684       622      2792      1222     12920       687         0         0         0         0         0         0         0         0 
dram[23]:         0         0      2269      1940     10473      1217     19621      7164         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan  3.000000 20.000000 24.000000 14.000000 18.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000 22.000000 27.000000 11.000000 21.000000 26.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  3.000000 22.000000 21.000000 14.000000 17.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  2.000000 21.000000 24.000000 14.000000 17.000000 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  2.000000 26.000000 24.000000 14.000000 19.000000 28.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  3.000000 27.000000 23.000000 15.000000 17.000000 24.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan  4.000000 26.000000 26.000000 14.000000 17.000000 28.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  4.000000 28.000000 25.000000 15.000000 15.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  8.000000  8.000000  9.000000  9.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000  7.000000  9.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 10.000000 10.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  8.000000 11.000000 10.000000  7.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  6.000000  6.000000  9.000000  8.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  7.000000  8.000000  9.000000 10.000000 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  9.000000  7.000000  9.000000  8.000000 15.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan 10.000000  5.000000  9.000000 10.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan 13.000000 12.000000 13.000000 12.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan 13.000000 16.000000 12.000000 11.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan 16.000000 17.000000 11.000000 11.000000  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan 14.000000 17.000000  9.000000 13.000000  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan 18.000000 19.000000  7.000000 13.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan 17.000000 16.000000 11.000000 11.000000  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan 15.000000 15.000000  9.000000 14.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan 18.000000 14.000000 10.000000 14.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2107/152 = 13.861842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         3        20        24        14        18        22        25         0         0         0         0         0         0         0         0 
dram[1]:         0         2        22        27        11        21        26        26         0         0         0         0         0         0         0         0 
dram[2]:         0         3        22        21        14        17        23        23         0         0         0         0         0         0         0         0 
dram[3]:         0         2        21        24        14        17        26        25         0         0         0         0         0         0         0         0 
dram[4]:         0         2        26        24        14        19        28        25         0         0         0         0         0         0         0         0 
dram[5]:         0         3        27        23        15        17        24        23         0         0         0         0         0         0         0         0 
dram[6]:         0         4        26        26        14        17        28        25         0         0         0         0         0         0         0         0 
dram[7]:         0         4        28        25        15        15        22        24         0         0         0         0         0         0         0         0 
dram[8]:         0         0         8         8         9         9        15        15         0         0         0         0         0         0         0         0 
dram[9]:         0         0         9         9         7         9        17        15         0         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        10        10        14        17         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8        11        10         7        15        16         0         0         0         0         0         0         0         0 
dram[12]:         0         0         6         6         9         8        14        14         0         0         0         0         0         0         0         0 
dram[13]:         0         0         7         8         9        10        17        16         0         0         0         0         0         0         0         0 
dram[14]:         0         0         9         7         9         8        15        18         0         0         0         0         0         0         0         0 
dram[15]:         0         0        10         5         9        10        14        16         0         0         0         0         0         0         0         0 
dram[16]:         0         0        13        12        13        12         6         7         0         0         0         0         0         0         0         0 
dram[17]:         0         0        13        16        12        11         6         7         0         0         0         0         0         0         0         0 
dram[18]:         0         0        16        17        11        11         7         5         0         0         0         0         0         0         0         0 
dram[19]:         0         0        14        17         9        13         8         7         0         0         0         0         0         0         0         0 
dram[20]:         0         0        18        19         7        13         8         5         0         0         0         0         0         0         0         0 
dram[21]:         0         0        17        16        11        11         7         5         0         0         0         0         0         0         0         0 
dram[22]:         0         0        15        15         9        14         7         4         0         0         0         0         0         0         0         0 
dram[23]:         0         0        18        14        10        14         7         4         0         0         0         0         0         0         0         0 
total dram reads = 2107
min_bank_accesses = 0!
chip skew: 140/57 = 2.46
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      227646    144871    139740     68763     72674     64983     52856    none      none      none      none      none      none      none      none  
dram[1]:     none      357530    157042    104928    101333     64330     53044     50765    none      none      none      none      none      none      none      none  
dram[2]:     none      164050    136600    148165     69356     81601     61566     58113    none      none      none      none      none      none      none      none  
dram[3]:     none      394611    156390    129871     84260     67393     52502     53051    none      none      none      none      none      none      none      none  
dram[4]:     none      327817    120022    114875     90379     73134     48060     54126    none      none      none      none      none      none      none      none  
dram[5]:     none      226131     99544    130384     74160     83515     55165     58077    none      none      none      none      none      none      none      none  
dram[6]:     none      244359    116183    108317     81468     59607     49213     56218    none      none      none      none      none      none      none      none  
dram[7]:     none      160218     95069    112630     61302     72340     61740     55674    none      none      none      none      none      none      none      none  
dram[8]:     none      none      144651    136288     56137     56515     55162     53353    none      none      none      none      none      none      none      none  
dram[9]:     none      none      142962     99244     71544     58837     48809     54095    none      none      none      none      none      none      none      none  
dram[10]:     none      none      103759    120204     53205     50141     58386     49739    none      none      none      none      none      none      none      none  
dram[11]:     none      none      124731     84820     50091     71233     55878     52292    none      none      none      none      none      none      none      none  
dram[12]:     none      none      146333    131753     55768     62738     58378     60044    none      none      none      none      none      none      none      none  
dram[13]:     none      none      129970    127694     58931     49930     48782     52344    none      none      none      none      none      none      none      none  
dram[14]:     none      none      117607    111388     55372     66782     55505     50319    none      none      none      none      none      none      none      none  
dram[15]:     none      none       81330    203877     55956     49757     58884     51195    none      none      none      none      none      none      none      none  
dram[16]:     none      none      162991    183484     58034     73822     53368     43030    none      none      none      none      none      none      none      none  
dram[17]:     none      none      180849    111000     64794     76851     53668     42530    none      none      none      none      none      none      none      none  
dram[18]:     none      none      138781    129215     70301     83787     46244     60340    none      none      none      none      none      none      none      none  
dram[19]:     none      none      172100    113852     97561     61926     44404     43084    none      none      none      none      none      none      none      none  
dram[20]:     none      none      114735     83117    122521     70125     40626     49240    none      none      none      none      none      none      none      none  
dram[21]:     none      none      109267    119671     78195     71441     46225     49171    none      none      none      none      none      none      none      none  
dram[22]:     none      none      133785    111397     96514     60024     45952     69247    none      none      none      none      none      none      none      none  
dram[23]:     none      none       95426    138242     73837     70412     46117     62363    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        852      1720      1916      1761      1619      1960       550       451       394       285       293       410       190       193       190       190
dram[1]:        848      1715      1992      1770      1949      1735       332       396       286       288       283       317       191       272       191       198
dram[2]:        787      1600      1766      2001      1619      1734       542       425       390       302       300       370       190       193       197       190
dram[3]:        786      1522      1789      2020      1621      1729       400       350       307       277       300       302       311       189       206       199
dram[4]:        840      1462      2136      2135      1770      1705       346       396       354       287       361       278       193       189       205       191
dram[5]:        802      1841      2130      1991      1773      1704       387       450       452       296       413       418       191       192       190       214
dram[6]:        806      1841      2135      1738      1961      1619       735       737       289       328       282       285       189       353       293       191
dram[7]:        853      1802      1803      1967      1947      1635       357       380       291       297       288       294       202       193       192       298
dram[8]:        774       773      1790      1629       351       352       368       391       337       337       263       278       191       188       201       189
dram[9]:        776       775      1837      1624       326       419       391       359       291       286       217       291       189       188       193       190
dram[10]:        779       798      1792      1698       555       329       328       479       275       289       227       261       188       190       201       194
dram[11]:        822       810      1792      1693       328       327       487       327       286       269       263       242       189       189       205       190
dram[12]:        722       808      1766      1648       327       353       328       327       296       275       288       276       188       189       271       192
dram[13]:        822       826      1735      1540       398       328       361       391       291       309       247       282       187       198       189       189
dram[14]:        822       828      1749      1536       327       661       486       680       292       275       251       282       188       188       319       193
dram[15]:        823       765      1761      1590       329       327       332       327       297       284       267       269       188       194       188       189
dram[16]:        822       697      2145      1806      1699      1622       327       326       294       189       281       225       192       189       188       190
dram[17]:        822       659      2158      1782      1492      1314       327       327       278       279       282       291       197       190       188       189
dram[18]:        822       692      1869      1807      1701      1434       327       327       265       276       267       257       305       188       220       189
dram[19]:        826       691      1883      1833      1700      1188       486       327       196       228       298       272       229       189       190       190
dram[20]:        830       642      2005      2010      1736      1394       327       327       263       254       276       272       189       190       189       190
dram[21]:        828       690      1995      1761      1735      1226       327       329       248       205       274       247       191       190       197       189
dram[22]:        832       665      1994      1693      1451      1952       327       487       237       379       259       274       189       210       188       193
dram[23]:        822       640      1761      1639      1735      1958       327       327       286       197       280       276       232       255       189       188
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190080 n_act=7 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006624
n_activity=1755 dram_eff=0.07179
bk0: 0a 190213i bk1: 3a 190200i bk2: 20a 190201i bk3: 24a 190201i bk4: 14a 190201i bk5: 18a 190201i bk6: 22a 190201i bk7: 25a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000662 
total_CMD = 190213 
util_bw = 126 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 190002 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190080 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 126 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.78299e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190071 n_act=7 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007097
n_activity=1854 dram_eff=0.07282
bk0: 0a 190213i bk1: 2a 190201i bk2: 22a 190200i bk3: 27a 190201i bk4: 11a 190200i bk5: 21a 190200i bk6: 26a 190201i bk7: 26a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948148
Row_Buffer_Locality_read = 0.948148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000710 
total_CMD = 190213 
util_bw = 135 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 189991 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190071 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 135 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000710 
Either_Row_CoL_Bus_Util = 0.000747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.46308e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190083 n_act=7 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006466
n_activity=1699 dram_eff=0.0724
bk0: 0a 190213i bk1: 3a 190201i bk2: 22a 190201i bk3: 21a 190200i bk4: 14a 190200i bk5: 17a 190201i bk6: 23a 190201i bk7: 23a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943089
Row_Buffer_Locality_read = 0.943089
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000647 
total_CMD = 190213 
util_bw = 123 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 190004 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190083 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 123 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000647 
Either_Row_CoL_Bus_Util = 0.000683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.78299e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190077 n_act=7 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006782
n_activity=1728 dram_eff=0.07465
bk0: 0a 190213i bk1: 2a 190201i bk2: 21a 190200i bk3: 24a 190199i bk4: 14a 190200i bk5: 17a 190201i bk6: 26a 190200i bk7: 25a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.945736
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000678 
total_CMD = 190213 
util_bw = 129 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 189995 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190077 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 129 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000715 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190068 n_act=7 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007255
n_activity=1843 dram_eff=0.07488
bk0: 0a 190213i bk1: 2a 190200i bk2: 26a 190201i bk3: 24a 190199i bk4: 14a 190201i bk5: 19a 190200i bk6: 28a 190201i bk7: 25a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949275
Row_Buffer_Locality_read = 0.949275
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.009217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009217 

BW Util details:
bwutil = 0.000726 
total_CMD = 190213 
util_bw = 138 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 189989 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190068 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 138 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000726 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011566
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190074 n_act=7 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000694
n_activity=1816 dram_eff=0.07269
bk0: 0a 190213i bk1: 3a 190201i bk2: 27a 190200i bk3: 23a 190201i bk4: 15a 190200i bk5: 17a 190201i bk6: 24a 190201i bk7: 23a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946970
Row_Buffer_Locality_read = 0.946970
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000694 
total_CMD = 190213 
util_bw = 132 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 189995 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190074 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 132 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000126174
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190066 n_act=7 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000736
n_activity=1853 dram_eff=0.07555
bk0: 0a 190213i bk1: 4a 190201i bk2: 26a 190200i bk3: 26a 190199i bk4: 14a 190200i bk5: 17a 190201i bk6: 28a 190201i bk7: 25a 190200i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040909
Bank_Level_Parallism_Col = 1.037383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037383 

BW Util details:
bwutil = 0.000736 
total_CMD = 190213 
util_bw = 140 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 189993 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190066 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 140 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000736 
Either_Row_CoL_Bus_Util = 0.000773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000152461
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190073 n_act=7 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006992
n_activity=1757 dram_eff=0.0757
bk0: 0a 190213i bk1: 4a 190201i bk2: 28a 190201i bk3: 25a 190200i bk4: 15a 190201i bk5: 15a 190200i bk6: 22a 190201i bk7: 24a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009217
Bank_Level_Parallism_Col = 1.009524
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009524 

BW Util details:
bwutil = 0.000699 
total_CMD = 190213 
util_bw = 133 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 189996 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190073 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 133 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000699 
Either_Row_CoL_Bus_Util = 0.000736 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105145
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190143 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003365
n_activity=945 dram_eff=0.06772
bk0: 0a 190213i bk1: 0a 190213i bk2: 8a 190200i bk3: 8a 190199i bk4: 9a 190201i bk5: 9a 190201i bk6: 15a 190201i bk7: 15a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000336 
total_CMD = 190213 
util_bw = 64 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 190074 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190143 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000336 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.78299e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190141 n_act=6 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000347
n_activity=960 dram_eff=0.06875
bk0: 0a 190213i bk1: 0a 190213i bk2: 9a 190201i bk3: 9a 190199i bk4: 7a 190201i bk5: 9a 190201i bk6: 17a 190201i bk7: 15a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007194
Bank_Level_Parallism_Col = 1.007519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007519 

BW Util details:
bwutil = 0.000347 
total_CMD = 190213 
util_bw = 66 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 190074 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190141 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 66 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.78299e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190138 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003628
n_activity=1003 dram_eff=0.06879
bk0: 0a 190213i bk1: 0a 190213i bk2: 9a 190200i bk3: 9a 190201i bk4: 10a 190201i bk5: 10a 190201i bk6: 14a 190201i bk7: 17a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 190213 
util_bw = 69 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 190071 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190138 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190140 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=980 dram_eff=0.06837
bk0: 0a 190213i bk1: 0a 190213i bk2: 8a 190199i bk3: 11a 190200i bk4: 10a 190201i bk5: 7a 190201i bk6: 15a 190201i bk7: 16a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.910448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 190213 
util_bw = 67 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 190071 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190140 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011566
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190150 n_act=6 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002997
n_activity=866 dram_eff=0.06582
bk0: 0a 190213i bk1: 0a 190213i bk2: 6a 190199i bk3: 6a 190200i bk4: 9a 190201i bk5: 8a 190201i bk6: 14a 190201i bk7: 14a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000300 
total_CMD = 190213 
util_bw = 57 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 190081 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190150 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 57 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.9888e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190140 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=1004 dram_eff=0.06673
bk0: 0a 190213i bk1: 0a 190213i bk2: 7a 190201i bk3: 8a 190201i bk4: 9a 190201i bk5: 10a 190201i bk6: 17a 190201i bk7: 16a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.910448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 190213 
util_bw = 67 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 190074 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190140 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190141 n_act=6 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000347
n_activity=964 dram_eff=0.06846
bk0: 0a 190213i bk1: 0a 190213i bk2: 9a 190201i bk3: 7a 190201i bk4: 9a 190201i bk5: 8a 190201i bk6: 15a 190201i bk7: 18a 190200i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053030
Bank_Level_Parallism_Col = 1.047244
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047244 

BW Util details:
bwutil = 0.000347 
total_CMD = 190213 
util_bw = 66 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 190081 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190141 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 66 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190143 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003365
n_activity=994 dram_eff=0.06439
bk0: 0a 190213i bk1: 0a 190213i bk2: 10a 190201i bk3: 5a 190201i bk4: 9a 190201i bk5: 10a 190201i bk6: 14a 190201i bk7: 16a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000336 
total_CMD = 190213 
util_bw = 64 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 190077 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190143 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000336 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190144 n_act=6 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003312
n_activity=946 dram_eff=0.0666
bk0: 0a 190213i bk1: 0a 190213i bk2: 13a 190200i bk3: 12a 190200i bk4: 13a 190201i bk5: 12a 190201i bk6: 6a 190201i bk7: 7a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000331 
total_CMD = 190213 
util_bw = 63 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 190076 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190144 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 63 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000331 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.20581e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190142 n_act=6 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003417
n_activity=955 dram_eff=0.06806
bk0: 0a 190213i bk1: 0a 190213i bk2: 13a 190200i bk3: 16a 190201i bk4: 12a 190201i bk5: 11a 190201i bk6: 6a 190201i bk7: 7a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.907692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000342 
total_CMD = 190213 
util_bw = 65 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 190075 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190142 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 65 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000342 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.78299e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190140 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=1000 dram_eff=0.067
bk0: 0a 190213i bk1: 0a 190213i bk2: 16a 190200i bk3: 17a 190200i bk4: 11a 190201i bk5: 11a 190201i bk6: 7a 190201i bk7: 5a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.910448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 190213 
util_bw = 67 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 190072 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190140 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.57718e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190139 n_act=6 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003575
n_activity=994 dram_eff=0.06841
bk0: 0a 190213i bk1: 0a 190213i bk2: 14a 190200i bk3: 17a 190200i bk4: 9a 190200i bk5: 13a 190201i bk6: 8a 190201i bk7: 7a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000357 
total_CMD = 190213 
util_bw = 68 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 190070 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190139 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000357 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011566
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190137 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000368
n_activity=970 dram_eff=0.07216
bk0: 0a 190213i bk1: 0a 190213i bk2: 18a 190201i bk3: 19a 190201i bk4: 7a 190201i bk5: 13a 190200i bk6: 8a 190201i bk7: 5a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 190213 
util_bw = 70 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 190070 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190137 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.68009e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190140 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=952 dram_eff=0.07038
bk0: 0a 190213i bk1: 0a 190213i bk2: 17a 190200i bk3: 16a 190200i bk4: 11a 190201i bk5: 11a 190201i bk6: 7a 190201i bk7: 5a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.910448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 190213 
util_bw = 67 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 190072 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190140 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.83444e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190143 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003365
n_activity=928 dram_eff=0.06897
bk0: 0a 190213i bk1: 0a 190213i bk2: 15a 190200i bk3: 15a 190201i bk4: 9a 190200i bk5: 14a 190201i bk6: 7a 190201i bk7: 4a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000336 
total_CMD = 190213 
util_bw = 64 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 190075 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190143 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000336 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.78299e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190213 n_nop=190140 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=1000 dram_eff=0.067
bk0: 0a 190213i bk1: 0a 190213i bk2: 18a 190201i bk3: 14a 190199i bk4: 10a 190201i bk5: 14a 190201i bk6: 7a 190201i bk7: 4a 190201i bk8: 0a 190213i bk9: 0a 190213i bk10: 0a 190213i bk11: 0a 190213i bk12: 0a 190213i bk13: 0a 190213i bk14: 0a 190213i bk15: 0a 190213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.910448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 190213 
util_bw = 67 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 190072 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190213 
n_nop = 190140 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15405, Miss = 486, Miss_rate = 0.032, Pending_hits = 59, Reservation_fails = 524
L2_cache_bank[1]: Access = 25182, Miss = 446, Miss_rate = 0.018, Pending_hits = 222, Reservation_fails = 5890
L2_cache_bank[2]: Access = 15394, Miss = 494, Miss_rate = 0.032, Pending_hits = 65, Reservation_fails = 673
L2_cache_bank[3]: Access = 25104, Miss = 456, Miss_rate = 0.018, Pending_hits = 237, Reservation_fails = 5816
L2_cache_bank[4]: Access = 15295, Miss = 484, Miss_rate = 0.032, Pending_hits = 60, Reservation_fails = 520
L2_cache_bank[5]: Access = 25098, Miss = 442, Miss_rate = 0.018, Pending_hits = 217, Reservation_fails = 5524
L2_cache_bank[6]: Access = 15565, Miss = 494, Miss_rate = 0.032, Pending_hits = 49, Reservation_fails = 557
L2_cache_bank[7]: Access = 25036, Miss = 452, Miss_rate = 0.018, Pending_hits = 226, Reservation_fails = 5886
L2_cache_bank[8]: Access = 15697, Miss = 568, Miss_rate = 0.036, Pending_hits = 72, Reservation_fails = 724
L2_cache_bank[9]: Access = 24832, Miss = 460, Miss_rate = 0.019, Pending_hits = 238, Reservation_fails = 6750
L2_cache_bank[10]: Access = 15653, Miss = 570, Miss_rate = 0.036, Pending_hits = 81, Reservation_fails = 1227
L2_cache_bank[11]: Access = 24982, Miss = 446, Miss_rate = 0.018, Pending_hits = 219, Reservation_fails = 5737
L2_cache_bank[12]: Access = 15673, Miss = 560, Miss_rate = 0.036, Pending_hits = 76, Reservation_fails = 759
L2_cache_bank[13]: Access = 24905, Miss = 453, Miss_rate = 0.018, Pending_hits = 237, Reservation_fails = 6069
L2_cache_bank[14]: Access = 15669, Miss = 514, Miss_rate = 0.033, Pending_hits = 89, Reservation_fails = 932
L2_cache_bank[15]: Access = 24699, Miss = 432, Miss_rate = 0.017, Pending_hits = 215, Reservation_fails = 5830
L2_cache_bank[16]: Access = 6222, Miss = 160, Miss_rate = 0.026, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 14818, Miss = 272, Miss_rate = 0.018, Pending_hits = 141, Reservation_fails = 4232
L2_cache_bank[18]: Access = 6263, Miss = 164, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 147
L2_cache_bank[19]: Access = 14934, Miss = 272, Miss_rate = 0.018, Pending_hits = 144, Reservation_fails = 4281
L2_cache_bank[20]: Access = 6262, Miss = 228, Miss_rate = 0.036, Pending_hits = 23, Reservation_fails = 574
L2_cache_bank[21]: Access = 15012, Miss = 278, Miss_rate = 0.019, Pending_hits = 153, Reservation_fails = 4273
L2_cache_bank[22]: Access = 6224, Miss = 166, Miss_rate = 0.027, Pending_hits = 20, Reservation_fails = 252
L2_cache_bank[23]: Access = 14978, Miss = 272, Miss_rate = 0.018, Pending_hits = 144, Reservation_fails = 4197
L2_cache_bank[24]: Access = 6290, Miss = 152, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 125
L2_cache_bank[25]: Access = 14977, Miss = 266, Miss_rate = 0.018, Pending_hits = 134, Reservation_fails = 3822
L2_cache_bank[26]: Access = 6240, Miss = 158, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 166
L2_cache_bank[27]: Access = 15050, Miss = 280, Miss_rate = 0.019, Pending_hits = 156, Reservation_fails = 4519
L2_cache_bank[28]: Access = 6259, Miss = 160, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 262
L2_cache_bank[29]: Access = 15166, Miss = 276, Miss_rate = 0.018, Pending_hits = 147, Reservation_fails = 4253
L2_cache_bank[30]: Access = 6234, Miss = 158, Miss_rate = 0.025, Pending_hits = 25, Reservation_fails = 251
L2_cache_bank[31]: Access = 14891, Miss = 274, Miss_rate = 0.018, Pending_hits = 147, Reservation_fails = 4188
L2_cache_bank[32]: Access = 8664, Miss = 242, Miss_rate = 0.028, Pending_hits = 35, Reservation_fails = 407
L2_cache_bank[33]: Access = 11475, Miss = 212, Miss_rate = 0.018, Pending_hits = 104, Reservation_fails = 3039
L2_cache_bank[34]: Access = 8635, Miss = 250, Miss_rate = 0.029, Pending_hits = 39, Reservation_fails = 401
L2_cache_bank[35]: Access = 11347, Miss = 207, Miss_rate = 0.018, Pending_hits = 101, Reservation_fails = 3197
L2_cache_bank[36]: Access = 8673, Miss = 258, Miss_rate = 0.030, Pending_hits = 50, Reservation_fails = 477
L2_cache_bank[37]: Access = 11390, Miss = 204, Miss_rate = 0.018, Pending_hits = 96, Reservation_fails = 2910
L2_cache_bank[38]: Access = 8670, Miss = 254, Miss_rate = 0.029, Pending_hits = 24, Reservation_fails = 438
L2_cache_bank[39]: Access = 11464, Miss = 210, Miss_rate = 0.018, Pending_hits = 105, Reservation_fails = 3034
L2_cache_bank[40]: Access = 8679, Miss = 266, Miss_rate = 0.031, Pending_hits = 53, Reservation_fails = 402
L2_cache_bank[41]: Access = 11095, Miss = 194, Miss_rate = 0.017, Pending_hits = 93, Reservation_fails = 2849
L2_cache_bank[42]: Access = 8611, Miss = 258, Miss_rate = 0.030, Pending_hits = 48, Reservation_fails = 633
L2_cache_bank[43]: Access = 10498, Miss = 188, Miss_rate = 0.018, Pending_hits = 98, Reservation_fails = 2798
L2_cache_bank[44]: Access = 8656, Miss = 252, Miss_rate = 0.029, Pending_hits = 41, Reservation_fails = 481
L2_cache_bank[45]: Access = 11218, Miss = 196, Miss_rate = 0.017, Pending_hits = 92, Reservation_fails = 2529
L2_cache_bank[46]: Access = 8631, Miss = 256, Miss_rate = 0.030, Pending_hits = 55, Reservation_fails = 662
L2_cache_bank[47]: Access = 11206, Miss = 198, Miss_rate = 0.018, Pending_hits = 103, Reservation_fails = 3060
L2_total_cache_accesses = 652921
L2_total_cache_misses = 14938
L2_total_cache_miss_rate = 0.0229
L2_total_cache_pending_hits = 4829
L2_total_cache_reservation_fails = 116277
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 633154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2107
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10761
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12831
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 116277
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=652921
icnt_total_pkts_simt_to_mem=652921
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 652921
Req_Network_cycles = 268537
Req_Network_injected_packets_per_cycle =       2.4314 
Req_Network_conflicts_per_cycle =       1.3091
Req_Network_conflicts_per_cycle_util =       1.8504
Req_Bank_Level_Parallism =       3.4369
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.1887
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0913

Reply_Network_injected_packets_num = 652921
Reply_Network_cycles = 268537
Reply_Network_injected_packets_per_cycle =        2.4314
Reply_Network_conflicts_per_cycle =        0.3146
Reply_Network_conflicts_per_cycle_util =       0.4439
Reply_Bank_Level_Parallism =       3.4305
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0254
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0608
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 1 sec (1441 sec)
gpgpu_simulation_rate = 48355 (inst/sec)
gpgpu_simulation_rate = 186 (cycle/sec)
gpgpu_silicon_slowdown = 6451612x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086cf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc84086ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401a90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6000 (ispass-2009-NN.5.sm_62.ptx:682) @%p1 bra BB3_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6008 (ispass-2009-NN.5.sm_62.ptx:684) cvt.f64.f32%fd1, %f66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6030 (ispass-2009-NN.5.sm_62.ptx:689) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (ispass-2009-NN.5.sm_62.ptx:735) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6038 (ispass-2009-NN.5.sm_62.ptx:690) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60b0 (ispass-2009-NN.5.sm_62.ptx:709) add.f32 %f41, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x60a8 (ispass-2009-NN.5.sm_62.ptx:706) bra.uni BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (ispass-2009-NN.5.sm_62.ptx:735) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18executeFourthLayerPfS_S_' to stream 0, gridDim= (10,28,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
Destroy streams for kernel 4: size 0
kernel_name = _Z18executeFourthLayerPfS_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 10508
gpu_sim_insn = 195808
gpu_ipc =      18.6342
gpu_tot_sim_cycle = 279045
gpu_tot_sim_insn = 69875960
gpu_tot_ipc =     250.4111
gpu_tot_issued_cta = 4648
gpu_occupancy = 5.4467% 
gpu_tot_occupancy = 34.3856% 
max_total_param_size = 0
gpu_stall_dramfull = 3188
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4758
partiton_level_parallism_total  =       2.3578
partiton_level_parallism_util =       1.8539
partiton_level_parallism_util_total  =       3.4148
L2_BW  =      18.2718 GB/Sec
L2_BW_total  =      90.5380 GB/Sec
gpu_total_sim_rate=47567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 227327, Miss = 26171, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 252372, Miss = 27471, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227352, Miss = 26244, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257376, Miss = 27607, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 227352, Miss = 26218, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 252372, Miss = 27015, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 227352, Miss = 26237, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 267384, Miss = 28230, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 225749, Miss = 25981, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 260797, Miss = 27851, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 225769, Miss = 26024, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 245785, Miss = 27086, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 225774, Miss = 26007, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 263304, Miss = 27664, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 225774, Miss = 26075, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 253296, Miss = 27586, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 225749, Miss = 25971, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 263299, Miss = 28148, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 225769, Miss = 26060, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 245785, Miss = 27051, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 225774, Miss = 26032, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 263304, Miss = 27292, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 225774, Miss = 26068, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 250794, Miss = 27318, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 225749, Miss = 25973, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 260797, Miss = 28000, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 225769, Miss = 26050, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 245785, Miss = 26996, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 225774, Miss = 26018, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 250794, Miss = 27127, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 225774, Miss = 26041, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 268308, Miss = 27926, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 225754, Miss = 26027, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 248292, Miss = 27008, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 225774, Miss = 26016, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 255798, Miss = 27765, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 225779, Miss = 26033, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 250799, Miss = 26850, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 225779, Miss = 26107, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 265811, Miss = 28121, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9643919
	L1D_total_cache_misses = 1071465
	L1D_total_cache_miss_rate = 0.1111
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.478
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8572454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 842419
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9630808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13111

Total_core_cache_fail_stats:
ctas_completed 4648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10298, 10289, 10298, 10275, 9596, 9596, 9587, 9596, 9587, 9596, 9596, 9564, 9582, 9596, 9596, 9587, 9587, 8423, 8168, 8177, 8168, 8168, 8168, 8168, 8177, 8168, 8177, 8177, 8168, 8177, 8168, 8177, 
gpgpu_n_tot_thrd_icount = 799054240
gpgpu_n_tot_w_icount = 24970445
gpgpu_n_stall_shd_mem = 2106543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 644810
gpgpu_n_mem_write_global = 13111
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19042072
gpgpu_n_store_insn = 66472
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 199416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2460263	W0_Idle:1564734	W0_Scoreboard:42702594	W1:23085928	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:6309722	WS1:6261772	WS2:6222150	WS3:6176801	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5158480 {8:644810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524440 {40:13111,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25792400 {40:644810,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104888 {8:13111,}
maxmflatency = 2158 
max_icnt2mem_latency = 1970 
maxmrqlatency = 19 
max_icnt2sh_latency = 73 
averagemflatency = 310 
avg_icnt2mem_latency = 141 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1626 	798 	1 	13 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	540376 	30804 	43492 	43230 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	543413 	13002 	6403 	5886 	10702 	49432 	29083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	610168 	32459 	10844 	3749 	668 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	538 	5 	6 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        26        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        27        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        26        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0        14         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       555      2450      1717      2275      1678     10614       629      6691         0         0         0         0         0         0         0         0 
dram[1]:      2485      7247      1724      1912      8595      2132      4421     15071         0         0         0         0         0         0         0         0 
dram[2]:      1908      3104       649      2282     11040      4551       658     17077         0         0         0         0         0         0         0         0 
dram[3]:       555      3099       641      1515      1662      5487     17252     13110         0         0         0         0         0         0         0         0 
dram[4]:       726     11564      2173      1284      2353      2615     10426      8893         0         0         0         0         0         0         0         0 
dram[5]:       554      1873      1277      1395      2354      2612      4435      2793         0         0         0         0         0         0         0         0 
dram[6]:       554      1865      5068       838       685      3332       770       626         0         0         0         0         0         0         0         0 
dram[7]:       554     10856       615      1300       692      3325     14430      2667         0         0         0         0         0         0         0         0 
dram[8]:         0         0      1171      3314      8952      6332      2669     24907         0         0         0         0         0         0         0         0 
dram[9]:         0         0      1268      2358      2382       622      2516     27637         0         0         0         0         0         0         0         0 
dram[10]:       554         0       637      2602       682     18828     19066     21589         0         0         0         0         0         0         0         0 
dram[11]:         0         0       620      2965     32705     20821     13105     15461         0         0         0         0         0         0         0         0 
dram[12]:         0         0       872      3835      6304     25021      8587      7088         0         0         0         0         0         0         0         0 
dram[13]:         0         0      1606      2680       617     28995      4575      2506         0         0         0         0         0         0         0         0 
dram[14]:         0         0      1604      2686     16566       665      2547       674         0         0         0         0         0         0         0         0 
dram[15]:         0         0      2233      3829     10712     39344     33435     22943         0         0         0         0         0         0         0         0 
dram[16]:         0         0      2005      1325      1696      8474     46675     11293         0         0         0         0         0         0         0         0 
dram[17]:         0         0      1249      1188       708     25666     53391     17368         0         0         0         0         0         0         0         0 
dram[18]:         0         0      1052       733      8124     14681      2458     24112         0         0         0         0         0         0         0         0 
dram[19]:         0         0      2193       737      1690     18612       629     28147         0         0         0         0         0         0         0         0 
dram[20]:         0         0      1504      1522     18694      4795     23724     53204         0         0         0         0         0         0         0         0 
dram[21]:         0         0      1489       612     25124      8986     29834     49100         0         0         0         0         0         0         0         0 
dram[22]:         0         0      2684       622      2792      1222     12920       687         0         0         0         0         0         0         0         0 
dram[23]:         0         0      2269      1940     10473      1217     19621      7164         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000  3.000000 20.000000 16.000000 14.000000 18.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  2.000000 22.000000 17.500000 11.000000 21.000000 26.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  3.000000 22.000000 14.500000 14.000000 17.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  2.000000 21.000000 16.000000 14.000000 17.000000 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  2.000000 17.000000 16.000000 14.000000 19.000000 28.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000  3.000000 17.500000 15.500000 15.000000 17.000000 24.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000  4.000000 16.000000 17.000000 14.000000 17.000000 28.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000  4.000000 28.000000 16.500000 15.000000 15.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  8.000000  8.000000  9.000000  9.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  8.500000  7.000000  9.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan  9.000000  8.500000 10.000000 10.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  8.000000  9.500000 10.000000  7.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  6.000000  7.000000  9.000000  8.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  7.000000  8.000000  9.000000 10.000000 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  9.000000  7.500000  9.000000  8.000000 15.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan 10.000000  6.500000  9.000000 10.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan 13.000000 10.000000 13.000000 12.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan 13.000000 12.000000 12.000000 11.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan 16.000000 12.500000 11.000000 11.000000  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan 14.000000 12.500000  9.000000 13.000000  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan 18.000000 13.500000  7.000000 13.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan 17.000000 12.000000 11.000000 11.000000  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan 15.000000 11.500000  9.000000 14.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan 18.000000 11.000000 10.000000 14.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2457/188 = 13.069149
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0        19        28        24        14        18        22        25         0         0         0         0         0         0         0         0 
dram[1]:         0        18        30        27        11        21        26        26         0         0         0         0         0         0         0         0 
dram[2]:         0        19        30        21        14        17        23        23         0         0         0         0         0         0         0         0 
dram[3]:         0        18        29        24        14        17        26        25         0         0         0         0         0         0         0         0 
dram[4]:         0        18        34        32        14        19        28        25         0         0         0         0         0         0         0         0 
dram[5]:         0        19        35        31        15        17        24        23         0         0         0         0         0         0         0         0 
dram[6]:         0        20        34        32        14        17        28        25         0         0         0         0         0         0         0         0 
dram[7]:         0        20        36        25        15        15        22        24         0         0         0         0         0         0         0         0 
dram[8]:         0         0        16         8         9         9        15        15         0         0         0         0         0         0         0         0 
dram[9]:         0         0        17         9         7         9        17        15         0         0         0         0         0         0         0         0 
dram[10]:         0         8        17         9        10        10        14        17         0         0         0         0         0         0         0         0 
dram[11]:         0         0        16        11        10         7        15        16         0         0         0         0         0         0         0         0 
dram[12]:         0         0        14         6         9         8        14        14         0         0         0         0         0         0         0         0 
dram[13]:         0         0        15         8         9        10        17        16         0         0         0         0         0         0         0         0 
dram[14]:         0         0        17         7         9         8        15        18         0         0         0         0         0         0         0         0 
dram[15]:         0         0        18         5         9        10        14        16         0         0         0         0         0         0         0         0 
dram[16]:         0         0        21        12        13        12         6         7         0         0         0         0         0         0         0         0 
dram[17]:         0         0        21        16        12        11         6         7         0         0         0         0         0         0         0         0 
dram[18]:         0         0        24        17        11        11         7         5         0         0         0         0         0         0         0         0 
dram[19]:         0         0        22        17         9        13         8         7         0         0         0         0         0         0         0         0 
dram[20]:         0         0        26        19         7        13         8         5         0         0         0         0         0         0         0         0 
dram[21]:         0         0        25        16        11        11         7         5         0         0         0         0         0         0         0         0 
dram[22]:         0         0        23        15         9        14         7         4         0         0         0         0         0         0         0         0 
dram[23]:         0         0        26        14        10        14         7         4         0         0         0         0         0         0         0         0 
total dram reads = 2457
min_bank_accesses = 0!
chip skew: 170/65 = 2.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none       38001    104076    140302     68763     72674     64983     52856    none      none      none      none      none      none      none      none  
dram[1]:     none       41500    115750    105371    101333     64330     53044     50765    none      none      none      none      none      none      none      none  
dram[2]:     none       27624    100752    148807     69356     81601     61566     58113    none      none      none      none      none      none      none      none  
dram[3]:     none       46030    114148    130441     84260     67393     52502     53051    none      none      none      none      none      none      none      none  
dram[4]:     none       38618     92296     86691     90379     73134     48060     54126    none      none      none      none      none      none      none      none  
dram[5]:     none       38176     77525     97714     74160     83515     55165     58077    none      none      none      none      none      none      none      none  
dram[6]:     none       50881     89522     88563     81468     59607     49213     56218    none      none      none      none      none      none      none      none  
dram[7]:     none       33825     74388    113115     61302     72340     61740     55674    none      none      none      none      none      none      none      none  
dram[8]:     none      none       73326    137789     56137     56515     55162     53353    none      none      none      none      none      none      none      none  
dram[9]:     none      none       76712    100578     71544     58837     48809     54095    none      none      none      none      none      none      none      none  
dram[10]:     none       28046     56150    121536     53205     50141     58386     49739    none      none      none      none      none      none      none      none  
dram[11]:     none      none       63610     85229     50091     71233     55878     52292    none      none      none      none      none      none      none      none  
dram[12]:     none      none       63970    133747     55768     62738     58378     60044    none      none      none      none      none      none      none      none  
dram[13]:     none      none       61718    129380     58931     49930     48782     52344    none      none      none      none      none      none      none      none  
dram[14]:     none      none       63248    112884     55372     66782     55505     50319    none      none      none      none      none      none      none      none  
dram[15]:     none      none       46270    206273     55956     49757     58884     51195    none      none      none      none      none      none      none      none  
dram[16]:     none      none      101661    184608     58034     73822     53368     43030    none      none      none      none      none      none      none      none  
dram[17]:     none      none      112905    111748     64794     76851     53668     42530    none      none      none      none      none      none      none      none  
dram[18]:     none      none       93355    130016     70301     83787     46244     60340    none      none      none      none      none      none      none      none  
dram[19]:     none      none      110312    114558     97561     61926     44404     43084    none      none      none      none      none      none      none      none  
dram[20]:     none      none       80198     83747    122521     70125     40626     49240    none      none      none      none      none      none      none      none  
dram[21]:     none      none       74999    120514     78195     71441     46225     49171    none      none      none      none      none      none      none      none  
dram[22]:     none      none       88010    112296     96514     60024     45952     69247    none      none      none      none      none      none      none      none  
dram[23]:     none      none       66679    139097     73837     70412     46117     62363    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        852      1720      1916      1761      1619      1960       550       451       394       285       293       410       190       193       190       190
dram[1]:        848      1715      1992      1770      1949      1735       332       396       286       288       283       317       191       272       191       198
dram[2]:        787      1600      1766      2001      1619      1734       542       425       390       302       300       370       190       193       197       190
dram[3]:        786      1522      1789      2020      1621      1729       400       350       307       277       300       302       311       189       206       199
dram[4]:        840      1462      2136      2135      1770      1705       346       396       354       287       361       278       193       189       205       191
dram[5]:        802      1841      2130      1991      1773      1704       387       450       452       296       413       418       191       192       190       214
dram[6]:        806      1841      2135      1738      1961      1619       735       737       289       328       282       285       189       353       293       191
dram[7]:        853      1802      1803      1967      1947      1635       357       380       291       297       288       294       202       193       192       298
dram[8]:        774       773      1790      1629       351       352       368       391       337       337       263       278       191       188       201       189
dram[9]:        776       775      1837      1624       326       419       391       359       291       286       217       291       189       188       193       190
dram[10]:        779       798      1792      1698       555       329       328       479       275       289       227       261       188       190       201       194
dram[11]:        822       810      1792      1693       328       327       487       327       286       269       263       242       189       189       205       190
dram[12]:        722       808      1766      1648       327       353       328       327       296       275       288       276       188       189       271       192
dram[13]:        822       826      1735      1540       398       328       361       391       291       309       247       282       187       198       189       189
dram[14]:        822       828      1749      1536       327       661       486       680       292       275       251       282       188       188       319       193
dram[15]:        823       765      1761      1590       329       327       332       327       297       284       267       269       188       194       188       189
dram[16]:        822       697      2145      1806      1699      1622       327       326       294       189       281       225       192       189       188       190
dram[17]:        822       659      2158      1782      1492      1314       327       327       278       279       282       291       197       190       188       189
dram[18]:        822       692      1869      1807      1701      1434       327       327       265       276       267       257       305       188       220       189
dram[19]:        826       691      1883      1833      1700      1188       486       327       196       228       298       272       229       189       190       190
dram[20]:        830       642      2005      2010      1736      1394       327       327       263       254       276       272       189       190       189       190
dram[21]:        828       690      1995      1761      1735      1226       327       329       248       205       274       247       191       190       197       189
dram[22]:        832       665      1994      1693      1451      1952       327       487       237       379       259       274       189       210       188       193
dram[23]:        822       640      1761      1639      1735      1958       327       327       286       197       280       276       232       255       189       188
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197496 n_act=9 n_pre=1 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007589
n_activity=2133 dram_eff=0.07032
bk0: 16a 197644i bk1: 3a 197643i bk2: 20a 197644i bk3: 32a 197620i bk4: 14a 197644i bk5: 18a 197644i bk6: 22a 197644i bk7: 25a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000759 
total_CMD = 197656 
util_bw = 150 
Wasted_Col = 109 
Wasted_Row = 12 
Idle = 197385 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197496 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 150 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000759 
Either_Row_CoL_Bus_Util = 0.000809 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56522e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197487 n_act=9 n_pre=1 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008044
n_activity=2232 dram_eff=0.07124
bk0: 16a 197644i bk1: 2a 197644i bk2: 22a 197643i bk3: 35a 197620i bk4: 11a 197643i bk5: 21a 197643i bk6: 26a 197644i bk7: 26a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943396
Row_Buffer_Locality_read = 0.943396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000804 
total_CMD = 197656 
util_bw = 159 
Wasted_Col = 111 
Wasted_Row = 12 
Idle = 197374 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197487 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 159 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.10673e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197499 n_act=9 n_pre=1 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007437
n_activity=2071 dram_eff=0.07098
bk0: 16a 197644i bk1: 3a 197644i bk2: 22a 197644i bk3: 29a 197619i bk4: 14a 197643i bk5: 17a 197644i bk6: 23a 197644i bk7: 23a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.938776
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000744 
total_CMD = 197656 
util_bw = 147 
Wasted_Col = 110 
Wasted_Row = 12 
Idle = 197387 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197499 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 147 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000744 
Either_Row_CoL_Bus_Util = 0.000794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56522e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197493 n_act=9 n_pre=1 n_ref_event=0 n_req=153 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007741
n_activity=2106 dram_eff=0.07265
bk0: 16a 197644i bk1: 2a 197644i bk2: 21a 197643i bk3: 32a 197618i bk4: 14a 197643i bk5: 17a 197644i bk6: 26a 197643i bk7: 25a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000774 
total_CMD = 197656 
util_bw = 153 
Wasted_Col = 113 
Wasted_Row = 12 
Idle = 197378 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197493 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 153 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000774 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000177075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197474 n_act=10 n_pre=2 n_ref_event=0 n_req=170 n_rd=170 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008601
n_activity=2364 dram_eff=0.07191
bk0: 16a 197644i bk1: 2a 197643i bk2: 34a 197620i bk3: 32a 197618i bk4: 14a 197644i bk5: 19a 197643i bk6: 28a 197644i bk7: 25a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006329
Bank_Level_Parallism_Col = 1.007092
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007092 

BW Util details:
bwutil = 0.000860 
total_CMD = 197656 
util_bw = 170 
Wasted_Col = 122 
Wasted_Row = 24 
Idle = 197340 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197474 
Read = 170 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 170 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000860 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197480 n_act=10 n_pre=2 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008297
n_activity=2337 dram_eff=0.07018
bk0: 16a 197644i bk1: 3a 197644i bk2: 35a 197619i bk3: 31a 197620i bk4: 15a 197643i bk5: 17a 197644i bk6: 24a 197644i bk7: 23a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939024
Row_Buffer_Locality_read = 0.939024
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000830 
total_CMD = 197656 
util_bw = 164 
Wasted_Col = 122 
Wasted_Row = 24 
Idle = 197346 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197480 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 164 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000830 
Either_Row_CoL_Bus_Util = 0.000890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000121423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197474 n_act=10 n_pre=2 n_ref_event=0 n_req=170 n_rd=170 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008601
n_activity=2335 dram_eff=0.07281
bk0: 16a 197643i bk1: 4a 197644i bk2: 32a 197619i bk3: 34a 197618i bk4: 14a 197643i bk5: 17a 197644i bk6: 28a 197644i bk7: 25a 197643i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028939
Bank_Level_Parallism_Col = 1.028777
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028777 

BW Util details:
bwutil = 0.000860 
total_CMD = 197656 
util_bw = 170 
Wasted_Col = 117 
Wasted_Row = 24 
Idle = 197345 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197474 
Read = 170 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 170 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000860 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000207431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197489 n_act=9 n_pre=1 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007943
n_activity=2133 dram_eff=0.07361
bk0: 16a 197644i bk1: 4a 197644i bk2: 28a 197644i bk3: 33a 197619i bk4: 15a 197644i bk5: 15a 197643i bk6: 22a 197644i bk7: 24a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942675
Row_Buffer_Locality_read = 0.942675
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007220
Bank_Level_Parallism_Col = 1.007812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007812 

BW Util details:
bwutil = 0.000794 
total_CMD = 197656 
util_bw = 157 
Wasted_Col = 108 
Wasted_Row = 12 
Idle = 197379 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197489 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 157 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101186
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197576 n_act=7 n_pre=1 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003643
n_activity=1088 dram_eff=0.06618
bk0: 0a 197656i bk1: 0a 197656i bk2: 8a 197643i bk3: 16a 197618i bk4: 9a 197644i bk5: 9a 197644i bk6: 15a 197644i bk7: 15a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902778
Row_Buffer_Locality_read = 0.902778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000364 
total_CMD = 197656 
util_bw = 72 
Wasted_Col = 87 
Wasted_Row = 12 
Idle = 197485 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197576 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 72 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56522e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197574 n_act=7 n_pre=1 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003744
n_activity=1103 dram_eff=0.06709
bk0: 0a 197656i bk1: 0a 197656i bk2: 9a 197644i bk3: 17a 197618i bk4: 7a 197644i bk5: 9a 197644i bk6: 17a 197644i bk7: 15a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905405
Row_Buffer_Locality_read = 0.905405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005848
Bank_Level_Parallism_Col = 1.006579
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006579 

BW Util details:
bwutil = 0.000374 
total_CMD = 197656 
util_bw = 74 
Wasted_Col = 85 
Wasted_Row = 12 
Idle = 197485 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197574 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 74 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56522e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197562 n_act=8 n_pre=1 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00043
n_activity=1277 dram_eff=0.06656
bk0: 8a 197644i bk1: 0a 197656i bk2: 9a 197643i bk3: 17a 197620i bk4: 10a 197644i bk5: 10a 197644i bk6: 14a 197644i bk7: 17a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905882
Row_Buffer_Locality_read = 0.905882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000430 
total_CMD = 197656 
util_bw = 85 
Wasted_Col = 97 
Wasted_Row = 12 
Idle = 197462 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197562 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 85 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197573 n_act=7 n_pre=1 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=1123 dram_eff=0.06679
bk0: 0a 197656i bk1: 0a 197656i bk2: 8a 197642i bk3: 19a 197619i bk4: 10a 197644i bk5: 7a 197644i bk6: 15a 197644i bk7: 16a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906667
Row_Buffer_Locality_read = 0.906667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 197656 
util_bw = 75 
Wasted_Col = 87 
Wasted_Row = 12 
Idle = 197482 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197573 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 75 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111304
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197583 n_act=7 n_pre=1 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003289
n_activity=1009 dram_eff=0.06442
bk0: 0a 197656i bk1: 0a 197656i bk2: 6a 197642i bk3: 14a 197619i bk4: 9a 197644i bk5: 8a 197644i bk6: 14a 197644i bk7: 14a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892308
Row_Buffer_Locality_read = 0.892308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 197656 
util_bw = 65 
Wasted_Col = 87 
Wasted_Row = 12 
Idle = 197492 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197583 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.61266e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197573 n_act=7 n_pre=1 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=1147 dram_eff=0.06539
bk0: 0a 197656i bk1: 0a 197656i bk2: 7a 197644i bk3: 16a 197620i bk4: 9a 197644i bk5: 10a 197644i bk6: 17a 197644i bk7: 16a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906667
Row_Buffer_Locality_read = 0.906667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 197656 
util_bw = 75 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 197485 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197573 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 75 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197574 n_act=7 n_pre=1 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003744
n_activity=1107 dram_eff=0.06685
bk0: 0a 197656i bk1: 0a 197656i bk2: 9a 197644i bk3: 15a 197620i bk4: 9a 197644i bk5: 8a 197644i bk6: 15a 197644i bk7: 18a 197643i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905405
Row_Buffer_Locality_read = 0.905405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042683
Bank_Level_Parallism_Col = 1.041096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041096 

BW Util details:
bwutil = 0.000374 
total_CMD = 197656 
util_bw = 74 
Wasted_Col = 78 
Wasted_Row = 12 
Idle = 197492 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197574 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 74 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197576 n_act=7 n_pre=1 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003643
n_activity=1137 dram_eff=0.06332
bk0: 0a 197656i bk1: 0a 197656i bk2: 10a 197644i bk3: 13a 197620i bk4: 9a 197644i bk5: 10a 197644i bk6: 14a 197644i bk7: 16a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902778
Row_Buffer_Locality_read = 0.902778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000364 
total_CMD = 197656 
util_bw = 72 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 197488 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197576 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 72 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197577 n_act=7 n_pre=1 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003592
n_activity=1089 dram_eff=0.0652
bk0: 0a 197656i bk1: 0a 197656i bk2: 13a 197643i bk3: 20a 197619i bk4: 13a 197644i bk5: 12a 197644i bk6: 6a 197644i bk7: 7a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901408
Row_Buffer_Locality_read = 0.901408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000359 
total_CMD = 197656 
util_bw = 71 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 197487 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197577 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 71 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.04744e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197575 n_act=7 n_pre=1 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003693
n_activity=1098 dram_eff=0.06648
bk0: 0a 197656i bk1: 0a 197656i bk2: 13a 197643i bk3: 24a 197620i bk4: 12a 197644i bk5: 11a 197644i bk6: 6a 197644i bk7: 7a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904110
Row_Buffer_Locality_read = 0.904110
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000369 
total_CMD = 197656 
util_bw = 73 
Wasted_Col = 85 
Wasted_Row = 12 
Idle = 197486 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197575 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 73 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56522e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197573 n_act=7 n_pre=1 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=1143 dram_eff=0.06562
bk0: 0a 197656i bk1: 0a 197656i bk2: 16a 197643i bk3: 25a 197619i bk4: 11a 197644i bk5: 11a 197644i bk6: 7a 197644i bk7: 5a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906667
Row_Buffer_Locality_read = 0.906667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 197656 
util_bw = 75 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 197483 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197573 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 75 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.51779e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197572 n_act=7 n_pre=1 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003845
n_activity=1137 dram_eff=0.06684
bk0: 0a 197656i bk1: 0a 197656i bk2: 14a 197643i bk3: 25a 197619i bk4: 9a 197643i bk5: 13a 197644i bk6: 8a 197644i bk7: 7a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907895
Row_Buffer_Locality_read = 0.907895
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 197656 
util_bw = 76 
Wasted_Col = 87 
Wasted_Row = 12 
Idle = 197481 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197572 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 76 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111304
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197570 n_act=7 n_pre=1 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003946
n_activity=1113 dram_eff=0.07008
bk0: 0a 197656i bk1: 0a 197656i bk2: 18a 197644i bk3: 27a 197620i bk4: 7a 197644i bk5: 13a 197643i bk6: 8a 197644i bk7: 5a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910256
Row_Buffer_Locality_read = 0.910256
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 197656 
util_bw = 78 
Wasted_Col = 85 
Wasted_Row = 12 
Idle = 197481 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197570 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 78 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.54151e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197573 n_act=7 n_pre=1 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=1095 dram_eff=0.06849
bk0: 0a 197656i bk1: 0a 197656i bk2: 17a 197643i bk3: 24a 197619i bk4: 11a 197644i bk5: 11a 197644i bk6: 7a 197644i bk7: 5a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906667
Row_Buffer_Locality_read = 0.906667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 197656 
util_bw = 75 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 197483 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197573 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 75 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.57708e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197576 n_act=7 n_pre=1 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003643
n_activity=1071 dram_eff=0.06723
bk0: 0a 197656i bk1: 0a 197656i bk2: 15a 197643i bk3: 23a 197620i bk4: 9a 197643i bk5: 14a 197644i bk6: 7a 197644i bk7: 4a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902778
Row_Buffer_Locality_read = 0.902778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000364 
total_CMD = 197656 
util_bw = 72 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 197486 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197576 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 72 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56522e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197656 n_nop=197573 n_act=7 n_pre=1 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=1143 dram_eff=0.06562
bk0: 0a 197656i bk1: 0a 197656i bk2: 18a 197644i bk3: 22a 197618i bk4: 10a 197644i bk5: 14a 197644i bk6: 7a 197644i bk7: 4a 197644i bk8: 0a 197656i bk9: 0a 197656i bk10: 0a 197656i bk11: 0a 197656i bk12: 0a 197656i bk13: 0a 197656i bk14: 0a 197656i bk15: 0a 197656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906667
Row_Buffer_Locality_read = 0.906667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 197656 
util_bw = 75 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 197483 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197656 
n_nop = 197573 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 75 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15727, Miss = 510, Miss_rate = 0.032, Pending_hits = 74, Reservation_fails = 979
L2_cache_bank[1]: Access = 25182, Miss = 446, Miss_rate = 0.018, Pending_hits = 222, Reservation_fails = 5890
L2_cache_bank[2]: Access = 15698, Miss = 518, Miss_rate = 0.033, Pending_hits = 68, Reservation_fails = 825
L2_cache_bank[3]: Access = 25104, Miss = 456, Miss_rate = 0.018, Pending_hits = 237, Reservation_fails = 5816
L2_cache_bank[4]: Access = 15607, Miss = 508, Miss_rate = 0.033, Pending_hits = 75, Reservation_fails = 769
L2_cache_bank[5]: Access = 25098, Miss = 442, Miss_rate = 0.018, Pending_hits = 217, Reservation_fails = 5524
L2_cache_bank[6]: Access = 15897, Miss = 518, Miss_rate = 0.033, Pending_hits = 73, Reservation_fails = 1521
L2_cache_bank[7]: Access = 25036, Miss = 452, Miss_rate = 0.018, Pending_hits = 226, Reservation_fails = 5886
L2_cache_bank[8]: Access = 16027, Miss = 600, Miss_rate = 0.037, Pending_hits = 97, Reservation_fails = 1434
L2_cache_bank[9]: Access = 24832, Miss = 460, Miss_rate = 0.019, Pending_hits = 238, Reservation_fails = 6750
L2_cache_bank[10]: Access = 16003, Miss = 602, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 3632
L2_cache_bank[11]: Access = 24982, Miss = 446, Miss_rate = 0.018, Pending_hits = 219, Reservation_fails = 5737
L2_cache_bank[12]: Access = 15993, Miss = 590, Miss_rate = 0.037, Pending_hits = 122, Reservation_fails = 2168
L2_cache_bank[13]: Access = 24905, Miss = 453, Miss_rate = 0.018, Pending_hits = 237, Reservation_fails = 6069
L2_cache_bank[14]: Access = 15973, Miss = 538, Miss_rate = 0.034, Pending_hits = 107, Reservation_fails = 1314
L2_cache_bank[15]: Access = 24699, Miss = 432, Miss_rate = 0.017, Pending_hits = 215, Reservation_fails = 5830
L2_cache_bank[16]: Access = 6366, Miss = 168, Miss_rate = 0.026, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 14818, Miss = 272, Miss_rate = 0.018, Pending_hits = 141, Reservation_fails = 4232
L2_cache_bank[18]: Access = 6407, Miss = 172, Miss_rate = 0.027, Pending_hits = 27, Reservation_fails = 291
L2_cache_bank[19]: Access = 14934, Miss = 272, Miss_rate = 0.018, Pending_hits = 144, Reservation_fails = 4281
L2_cache_bank[20]: Access = 6486, Miss = 244, Miss_rate = 0.038, Pending_hits = 35, Reservation_fails = 1049
L2_cache_bank[21]: Access = 15012, Miss = 278, Miss_rate = 0.019, Pending_hits = 153, Reservation_fails = 4273
L2_cache_bank[22]: Access = 6338, Miss = 174, Miss_rate = 0.027, Pending_hits = 26, Reservation_fails = 520
L2_cache_bank[23]: Access = 14978, Miss = 272, Miss_rate = 0.018, Pending_hits = 144, Reservation_fails = 4197
L2_cache_bank[24]: Access = 6434, Miss = 160, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 277
L2_cache_bank[25]: Access = 14977, Miss = 266, Miss_rate = 0.018, Pending_hits = 134, Reservation_fails = 3822
L2_cache_bank[26]: Access = 6392, Miss = 166, Miss_rate = 0.026, Pending_hits = 19, Reservation_fails = 166
L2_cache_bank[27]: Access = 15050, Miss = 280, Miss_rate = 0.019, Pending_hits = 156, Reservation_fails = 4519
L2_cache_bank[28]: Access = 6395, Miss = 168, Miss_rate = 0.026, Pending_hits = 26, Reservation_fails = 412
L2_cache_bank[29]: Access = 15166, Miss = 276, Miss_rate = 0.018, Pending_hits = 147, Reservation_fails = 4253
L2_cache_bank[30]: Access = 6388, Miss = 166, Miss_rate = 0.026, Pending_hits = 28, Reservation_fails = 404
L2_cache_bank[31]: Access = 14891, Miss = 274, Miss_rate = 0.018, Pending_hits = 147, Reservation_fails = 4188
L2_cache_bank[32]: Access = 8816, Miss = 250, Miss_rate = 0.028, Pending_hits = 35, Reservation_fails = 407
L2_cache_bank[33]: Access = 11475, Miss = 212, Miss_rate = 0.018, Pending_hits = 104, Reservation_fails = 3039
L2_cache_bank[34]: Access = 8789, Miss = 258, Miss_rate = 0.029, Pending_hits = 45, Reservation_fails = 670
L2_cache_bank[35]: Access = 11347, Miss = 207, Miss_rate = 0.018, Pending_hits = 101, Reservation_fails = 3197
L2_cache_bank[36]: Access = 8835, Miss = 266, Miss_rate = 0.030, Pending_hits = 56, Reservation_fails = 745
L2_cache_bank[37]: Access = 11390, Miss = 204, Miss_rate = 0.018, Pending_hits = 96, Reservation_fails = 2910
L2_cache_bank[38]: Access = 8814, Miss = 262, Miss_rate = 0.030, Pending_hits = 27, Reservation_fails = 588
L2_cache_bank[39]: Access = 11464, Miss = 210, Miss_rate = 0.018, Pending_hits = 105, Reservation_fails = 3034
L2_cache_bank[40]: Access = 8833, Miss = 274, Miss_rate = 0.031, Pending_hits = 59, Reservation_fails = 671
L2_cache_bank[41]: Access = 11095, Miss = 194, Miss_rate = 0.017, Pending_hits = 93, Reservation_fails = 2849
L2_cache_bank[42]: Access = 8763, Miss = 266, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 777
L2_cache_bank[43]: Access = 10498, Miss = 188, Miss_rate = 0.018, Pending_hits = 98, Reservation_fails = 2798
L2_cache_bank[44]: Access = 8808, Miss = 260, Miss_rate = 0.030, Pending_hits = 44, Reservation_fails = 633
L2_cache_bank[45]: Access = 11218, Miss = 196, Miss_rate = 0.017, Pending_hits = 92, Reservation_fails = 2529
L2_cache_bank[46]: Access = 8775, Miss = 264, Miss_rate = 0.030, Pending_hits = 55, Reservation_fails = 662
L2_cache_bank[47]: Access = 11206, Miss = 198, Miss_rate = 0.018, Pending_hits = 103, Reservation_fails = 3060
L2_total_cache_accesses = 657921
L2_total_cache_misses = 15288
L2_total_cache_miss_rate = 0.0232
L2_total_cache_pending_hits = 5101
L2_total_cache_reservation_fails = 125597
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 637252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2457
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10761
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 644810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13111
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125597
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=657921
icnt_total_pkts_simt_to_mem=657921
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 657921
Req_Network_cycles = 279045
Req_Network_injected_packets_per_cycle =       2.3578 
Req_Network_conflicts_per_cycle =       1.2664
Req_Network_conflicts_per_cycle_util =       1.8340
Req_Bank_Level_Parallism =       3.4147
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.9185
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0882

Reply_Network_injected_packets_num = 657921
Reply_Network_cycles = 279045
Reply_Network_injected_packets_per_cycle =        2.3578
Reply_Network_conflicts_per_cycle =        0.3031
Reply_Network_conflicts_per_cycle_util =       0.4376
Reply_Bank_Level_Parallism =       3.4037
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0245
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0589
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 29 sec (1469 sec)
gpgpu_simulation_rate = 47567 (inst/sec)
gpgpu_simulation_rate = 189 (cycle/sec)
gpgpu_silicon_slowdown = 6349206x
7 2 1 0 4 1 4 9 6 9 0 6 9 0 1 5 9 7 3 4 9 6 6 5 4 0 7 4
GPGPU-Sim: *** exit detected ***
