# Rv64
A simple RISC-V cpu for learing written in verilog. The goal of this repo is to create a design which can finally be prototyped on real silicon.
