
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.17

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: refresh_counter[11]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[11]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ refresh_counter[11]$_SDFF_PN0_/CK (DFF_X1)
     1    1.71    0.01    0.06    0.06 ^ refresh_counter[11]$_SDFF_PN0_/QN (DFF_X1)
                                         _0043_ (net)
                  0.01    0.00    0.06 ^ _1900_/A1 (NOR2_X1)
     1    1.06    0.00    0.01    0.07 v _1900_/ZN (NOR2_X1)
                                         _0260_ (net)
                  0.00    0.00    0.07 v refresh_counter[11]$_SDFF_PN0_/D (DFF_X1)
                                  0.07   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ refresh_counter[11]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.07   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: timer[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[4]$_SDFF_PN0_/CK (DFF_X1)
     4    4.59    0.01    0.08    0.08 v timer[4]$_SDFF_PN0_/Q (DFF_X1)
                                         timer[4] (net)
                  0.01    0.00    0.08 v _1205_/A2 (OR3_X1)
     2    2.48    0.01    0.08    0.16 v _1205_/ZN (OR3_X1)
                                         _0814_ (net)
                  0.01    0.00    0.16 v _1206_/A4 (OR4_X2)
     1    3.00    0.02    0.11    0.27 v _1206_/ZN (OR4_X2)
                                         _0815_ (net)
                  0.02    0.00    0.27 v _1207_/A (BUF_X4)
     8   17.14    0.01    0.03    0.31 v _1207_/Z (BUF_X4)
                                         _0816_ (net)
                  0.01    0.00    0.31 v _1208_/A2 (NOR2_X4)
     5    9.91    0.02    0.03    0.34 ^ _1208_/ZN (NOR2_X4)
                                         _0817_ (net)
                  0.02    0.00    0.34 ^ _1209_/A (INV_X1)
     3    4.64    0.01    0.02    0.35 v _1209_/ZN (INV_X1)
                                         _0818_ (net)
                  0.01    0.00    0.35 v _1210_/A (BUF_X2)
    10   18.54    0.01    0.04    0.39 v _1210_/Z (BUF_X2)
                                         _0819_ (net)
                  0.01    0.00    0.39 v _1211_/A (BUF_X1)
    10   15.65    0.02    0.05    0.44 v _1211_/Z (BUF_X1)
                                         _0820_ (net)
                  0.02    0.00    0.44 v _1246_/A (BUF_X1)
    11   20.29    0.02    0.06    0.50 v _1246_/Z (BUF_X1)
                                         _1170_ (net)
                  0.02    0.00    0.50 v _2106_/B (HA_X1)
     3    5.67    0.02    0.07    0.57 v _2106_/S (HA_X1)
                                         _1172_ (net)
                  0.02    0.00    0.57 v _1943_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.62 v _1943_/Z (MUX2_X1)
                                         _0666_ (net)
                  0.01    0.00    0.62 v _1944_/A3 (OR3_X1)
     1    1.52    0.01    0.08    0.70 v _1944_/ZN (OR3_X1)
                                         _0667_ (net)
                  0.01    0.00    0.70 v _1945_/A (OAI21_X1)
     1    1.58    0.02    0.02    0.73 ^ _1945_/ZN (OAI21_X1)
                                         _0668_ (net)
                  0.02    0.00    0.73 ^ _1949_/B1 (AOI221_X1)
     1    2.64    0.02    0.03    0.75 v _1949_/ZN (AOI221_X1)
                                         _0672_ (net)
                  0.02    0.00    0.75 v _1951_/C1 (AOI221_X2)
     1    1.14    0.03    0.04    0.79 ^ _1951_/ZN (AOI221_X2)
                                         _0274_ (net)
                  0.03    0.00    0.79 ^ timer[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.79   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ timer[0]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: timer[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[4]$_SDFF_PN0_/CK (DFF_X1)
     4    4.59    0.01    0.08    0.08 v timer[4]$_SDFF_PN0_/Q (DFF_X1)
                                         timer[4] (net)
                  0.01    0.00    0.08 v _1205_/A2 (OR3_X1)
     2    2.48    0.01    0.08    0.16 v _1205_/ZN (OR3_X1)
                                         _0814_ (net)
                  0.01    0.00    0.16 v _1206_/A4 (OR4_X2)
     1    3.00    0.02    0.11    0.27 v _1206_/ZN (OR4_X2)
                                         _0815_ (net)
                  0.02    0.00    0.27 v _1207_/A (BUF_X4)
     8   17.14    0.01    0.03    0.31 v _1207_/Z (BUF_X4)
                                         _0816_ (net)
                  0.01    0.00    0.31 v _1208_/A2 (NOR2_X4)
     5    9.91    0.02    0.03    0.34 ^ _1208_/ZN (NOR2_X4)
                                         _0817_ (net)
                  0.02    0.00    0.34 ^ _1209_/A (INV_X1)
     3    4.64    0.01    0.02    0.35 v _1209_/ZN (INV_X1)
                                         _0818_ (net)
                  0.01    0.00    0.35 v _1210_/A (BUF_X2)
    10   18.54    0.01    0.04    0.39 v _1210_/Z (BUF_X2)
                                         _0819_ (net)
                  0.01    0.00    0.39 v _1211_/A (BUF_X1)
    10   15.65    0.02    0.05    0.44 v _1211_/Z (BUF_X1)
                                         _0820_ (net)
                  0.02    0.00    0.44 v _1246_/A (BUF_X1)
    11   20.29    0.02    0.06    0.50 v _1246_/Z (BUF_X1)
                                         _1170_ (net)
                  0.02    0.00    0.50 v _2106_/B (HA_X1)
     3    5.67    0.02    0.07    0.57 v _2106_/S (HA_X1)
                                         _1172_ (net)
                  0.02    0.00    0.57 v _1943_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.62 v _1943_/Z (MUX2_X1)
                                         _0666_ (net)
                  0.01    0.00    0.62 v _1944_/A3 (OR3_X1)
     1    1.52    0.01    0.08    0.70 v _1944_/ZN (OR3_X1)
                                         _0667_ (net)
                  0.01    0.00    0.70 v _1945_/A (OAI21_X1)
     1    1.58    0.02    0.02    0.73 ^ _1945_/ZN (OAI21_X1)
                                         _0668_ (net)
                  0.02    0.00    0.73 ^ _1949_/B1 (AOI221_X1)
     1    2.64    0.02    0.03    0.75 v _1949_/ZN (AOI221_X1)
                                         _0672_ (net)
                  0.02    0.00    0.75 v _1951_/C1 (AOI221_X2)
     1    1.14    0.03    0.04    0.79 ^ _1951_/ZN (AOI221_X2)
                                         _0274_ (net)
                  0.03    0.00    0.79 ^ timer[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.79   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ timer[0]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.69e-03   1.26e-04   1.96e-05   1.84e-03  45.2%
Combinational          1.18e-03   1.03e-03   2.85e-05   2.23e-03  54.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.87e-03   1.15e-03   4.81e-05   4.08e-03 100.0%
                          70.5%      28.3%       1.2%
