{
    "DESIGN_NAME": "bist_top",
    "VERILOG_FILES": "dir::rtl/*.v",
    "CLOCK_PORT": "clk",

    "CLOCK_PERIOD": 2.0,

    "BASE_SDC_FILE":"dir::constraints/bist.sdc",
    "PNR_SDC_FILE": "dir::constraints/bist.sdc",
    "SIGNOFF_SDC_FILE": "dir::constraints/bist.sdc",
    "ERROR_ON_LINTER_ERRORS": false,
    "QUIT_ON_LINTER_WARNINGS": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 80 70",
    "FP_CORE_UTIL": 70,
    "FP_ASPECT_RATIO": 1.5,
    "FP_PDN_VPITCH": 153,
    "FP_PDN_HPITCH": 153,

    "PL_RANDOM_INITIAL_PLACEMENT": 1,
    "PL_TARGET_DENSITY": 0.55,
    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_SIZING": 1,
    "SYNTH_BUFFERING": 1,
    "MAX_FANOUT_CONSTRAINT": 4,
    "DRT_THREADS": 4,
    "SYNTH_MAX_FANOUT": 4,
    "SYNTH_FLAT_TOP": false,
    "SYNTH_FLAT": 0,
    "GPL_CELL_PADDING": 2,
    "DPL_CELL_PADDING": 2,

    "GRT_REPAIR_ANTENNAS": true,
    "RUN_HEURISTIC_DIODE_INSERTION": true,

    "pdk::sky130*": {
        "FP_CORE_UTIL": 70,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 2.0
        }
    }
}
