<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1559121298">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="RDI-RDI" Name="fpga_top_ap_fadd_3_full_dsp_32.vdi"/>
  <File Type="BG-DRC" Name="fpga_top_ap_fadd_3_full_dsp_32.drc"/>
  <File Type="BG-BGN" Name="fpga_top_ap_fadd_3_full_dsp_32.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="fpga_top_ap_fadd_3_full_dsp_32.sysdef"/>
  <File Type="BITSTR-MMI" Name="fpga_top_ap_fadd_3_full_dsp_32.mmi"/>
  <File Type="BITSTR-BMM" Name="fpga_top_ap_fadd_3_full_dsp_32_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="fpga_top_ap_fadd_3_full_dsp_32.nky"/>
  <File Type="BITSTR-RBT" Name="fpga_top_ap_fadd_3_full_dsp_32.rbt"/>
  <File Type="BITSTR-MSK" Name="fpga_top_ap_fadd_3_full_dsp_32.msk"/>
  <File Type="BG-BIN" Name="fpga_top_ap_fadd_3_full_dsp_32.bin"/>
  <File Type="BG-BIT" Name="fpga_top_ap_fadd_3_full_dsp_32.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_postroute_physopt.dcp"/>
  <File Type="ROUTE-CLK" Name="fpga_top_ap_fadd_3_full_dsp_32_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="fpga_top_ap_fadd_3_full_dsp_32_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="fpga_top_ap_fadd_3_full_dsp_32_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="fpga_top_ap_fadd_3_full_dsp_32_route_status.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="fpga_top_ap_fadd_3_full_dsp_32_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="fpga_top_ap_fadd_3_full_dsp_32_power_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="fpga_top_ap_fadd_3_full_dsp_32_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="fpga_top_ap_fadd_3_full_dsp_32_drc_routed.rpt"/>
  <File Type="ROUTE-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_routed.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="fpga_top_ap_fadd_3_full_dsp_32_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="fpga_top_ap_fadd_3_full_dsp_32_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="fpga_top_ap_fadd_3_full_dsp_32_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="fpga_top_ap_fadd_3_full_dsp_32_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="fpga_top_ap_fadd_3_full_dsp_32_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="fpga_top_ap_fadd_3_full_dsp_32_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="fpga_top_ap_fadd_3_full_dsp_32_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="fpga_top_ap_fadd_3_full_dsp_32_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="fpga_top_ap_fadd_3_full_dsp_32_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="fpga_top_ap_fadd_3_full_dsp_32.hwdef"/>
  <File Type="OPT-DRC" Name="fpga_top_ap_fadd_3_full_dsp_32_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="fpga_top_ap_fadd_3_full_dsp_32_opt.dcp"/>
  <File Type="INIT-TIMING" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_init.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="fpga_top_ap_fadd_3_full_dsp_32_timing_summary_postroute_physopted.pb"/>
  <File Type="PA-TCL" Name="fpga_top_ap_fadd_3_full_dsp_32.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/fpga_top_ap_fadd_3_full_dsp_32.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fmul_2_max_dsp_32/fpga_top_ap_fmul_2_max_dsp_32.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fcmp_0_no_dsp_32/fpga_top_ap_fcmp_0_no_dsp_32.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fpga_top_ap_fadd_3_full_dsp_32"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
