// Seed: 887243969
module module_0 ();
  reg id_1;
  always @(1 or negedge 1 != 1'h0) begin
    id_1 = 1 <= 1'd0;
    if (module_0) begin
      id_1 <= (1 & 1) ? id_1 ^ id_1 : 1 & id_1;
    end
    id_1 <= 1;
  end
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    input tri0 id_10,
    output wand id_11,
    input wor id_12,
    input tri0 id_13
);
  wire id_15;
  module_0();
  wire id_16;
  assign id_1 = 1 == 1;
  id_17 :
  assert property (@(posedge 1) id_2)
  else $display(id_13);
endmodule
