part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.file=./riscv32i.cc
syn.file=./riscv32i.h
syn.top=cpu
tb.file=./mat_mul.txt
tb.file=./tb_mat_mul.cc
tb.file=./accumulation_test.txt
tb.file=./tb_accumulation_test.cc
tb.file=./strided_access_test.txt
tb.file=./tb_strided_access_test.cc