#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep 22 17:07:37 2019
# Process ID: 13216
# Current directory: C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5320 C:\Users\bilal\Desktop\linux\gitSpace\myProjects\Embedded Reconfigurable Systems\Labs\Lab1\Lab1.xpr
# Log file: C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/vivado.log
# Journal file: C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1\vivado.jou
#-----------------------------------------------------------
sstart_guioopen_project {C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1'Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ISE_Xilinx/Vivado/2019.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 650.488 ; gain = 76.141uupdate_compile_order -fileset sources_1launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FourBitBenchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FourBitBenchtest_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto 6128467f08944e138da57f8bd2aaec19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FourBitBenchtest_behav xil_defaultlib.FourBitBenchtest -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ISE_Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6128467f08944e138da57f8bd2aaec19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FourBitBenchtest_behav xil_defaultlib.FourBitBenchtest -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourBitBenchtest_behav -key {Behavioral:sim_1:Functional:FourBitBenchtest} -tclbatch {FourBitBenchtest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FourBitBenchtest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 679.430 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourBitBenchtest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 679.430 ; gain = 9.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 696.574 ; gain = 0.828
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FourBitBenchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FourBitBenchtest_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.srcs/sim_1/new/fourbitBenchtest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FourBitBenchtest'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto 6128467f08944e138da57f8bd2aaec19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FourBitBenchtest_behav xil_defaultlib.FourBitBenchtest -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ISE_Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6128467f08944e138da57f8bd2aaec19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FourBitBenchtest_behav xil_defaultlib.FourBitBenchtest -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HalfAdder [halfadder_default]
Compiling architecture structural of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.fourBitAdder [fourbitadder_default]
Compiling architecture behavior of entity xil_defaultlib.fourbitbenchtest
Built simulation snapshot FourBitBenchtest_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded -notrace
couldn't read file "C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 22 18:38:22 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 696.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bilal/Desktop/linux/gitSpace/myProjects/Embedded Reconfigurable Systems/Labs/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourBitBenchtest_behav -key {Behavioral:sim_1:Functional:FourBitBenchtest} -tclbatch {FourBitBenchtest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FourBitBenchtest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourBitBenchtest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 705.344 ; gain = 8.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 708.129 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 22:47:18 2019...
