;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	ADD 210, 30
	MOV -1, <-26
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	ADD 996, 202
	SLT 190, 200
	DJN @300, 90
	ADD 6, -2
	ADD 190, 200
	SUB @127, 106
	SUB -207, <-120
	ADD #270, <6
	ADD 210, 68
	SUB <0, @2
	SUB @121, 103
	SUB @9, @20
	SUB @127, 106
	CMP @121, 103
	DJN -1, @-20
	ADD 210, 30
	CMP @19, 20
	ADD 6, -2
	SUB #72, @-206
	SUB 0, -0
	DJN -1, @-20
	SUB -207, <-120
	SLT 196, 202
	SUB @-127, 100
	CMP 3, -2
	CMP 0, -2
	SLT 190, 200
	CMP 22, @15
	SUB -207, <-120
	CMP -207, <-120
	MOV #0, -31
	DJN -1, @-20
	CMP -207, <-120
	SLT 121, 0
	SPL 900, 1
	ADD 210, 30
	SPL 900, 16
	ADD 190, 200
	MOV -1, <-26
	MOV -1, <-26
	ADD 190, 200
	MOV -1, <-26
