// Implements a simple Nios II system for the DE-series board.
// Inputs: SW7ยก0 are parallel port inputs to the Nios II system
// CLOCK_50 is the system clock
// KEY0 is the active-low system reset
// Outputs: LEDG7ยก0 are parallel port outputs from the Nios II system
module GPIOBuilder ( KEY, CLOCK_50);

input [0:0] KEY;
input CLOCK_50;

// Instantiate the Nios II system module generated by the SOPC Builder:
// nios_system (clk_0, reset_n, out_port_from_the_LEDs, in_port_to_the_Switches)

    System u0 (
        .clk_clk                     (CLOCK_50),                     //                  clk.clk
        .reset_reset_n               (KEY[0])             //                reset.reset_n

    );
endmodule