============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 15 2019  10:39:58 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
            Endpoint             Slack Cost Group   Mode  
----------------------------------------------------------
u_mtm_Alu_core/crc_out_reg[0]/D   1256       clk1   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     1819      53180     23629        76809 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule: no violations.

Max_capacitance design rule (violation total = 3.1)
Worst violator:
Pin                                    Load (ff)           Max     Violation
------------------------------------------------------------------------------
u_mtm_Alu_serializer/sout_reg/Q            117.2         115.3           1.9

Max_fanout design rule (violation total = 15.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           12.000         1.000        11.000



