Fitter report for top_level_fp
Mon Dec 13 18:52:27 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 13 18:52:27 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top_level_fp                                ;
; Top-level Entity Name              ; top_level_fp                                ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 3,515 / 49,760 ( 7 % )                      ;
;     Total combinational functions  ; 3,338 / 49,760 ( 7 % )                      ;
;     Dedicated logic registers      ; 1,692 / 49,760 ( 3 % )                      ;
; Total registers                    ; 1692                                        ;
; Total pins                         ; 62 / 360 ( 17 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 1,677,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 14 / 288 ( 5 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; 10M50DAF484C6GES    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                 ; Off                                   ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                   ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]~_Duplicate_1                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]~_Duplicate_2                         ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]~_Duplicate_2                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[18]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[18]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[19]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[19]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[20]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[20]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[21]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[21]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[22]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[22]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[23]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[23]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[24]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[24]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[25]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[25]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[26]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[26]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[27]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[27]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[28]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[28]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[29]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[29]~_Duplicate_1                        ; Q                ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[30]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[30]~_Duplicate_1                        ; Q                ;                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5221 ) ; 0.00 % ( 0 / 5221 )        ; 0.00 % ( 0 / 5221 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5221 ) ; 0.00 % ( 0 / 5221 )        ; 0.00 % ( 0 / 5221 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5003 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 210 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/DD/final project/week3/modelsim_fp/output_files/top_level_fp.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 3,515 / 49,760 ( 7 % )      ;
;     -- Combinational with no register       ; 1823                        ;
;     -- Register only                        ; 177                         ;
;     -- Combinational with a register        ; 1515                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 2392                        ;
;     -- 3 input functions                    ; 720                         ;
;     -- <=2 input functions                  ; 226                         ;
;     -- Register only                        ; 177                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 3018                        ;
;     -- arithmetic mode                      ; 320                         ;
;                                             ;                             ;
; Total registers*                            ; 1,692 / 51,509 ( 3 % )      ;
;     -- Dedicated logic registers            ; 1,692 / 49,760 ( 3 % )      ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 296 / 3,110 ( 10 % )        ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 62 / 360 ( 17 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )              ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )             ;
;                                             ;                             ;
; M9Ks                                        ; 2 / 182 ( 1 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )               ;
; ADC blocks                                  ; 0 / 2 ( 0 % )               ;
; Total block memory bits                     ; 8,192 / 1,677,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 1,677,312 ( 1 % )  ;
; Embedded Multiplier 9-bit elements          ; 14 / 288 ( 5 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 2                           ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Remote update blocks                        ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 3.9% / 3.7% / 4.2%          ;
; Peak interconnect usage (total/H/V)         ; 45.2% / 42.6% / 49.0%       ;
; Maximum fan-out                             ; 1547                        ;
; Highest non-global fan-out                  ; 1496                        ;
; Total fan-out                               ; 19276                       ;
; Average fan-out                             ; 3.59                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 3370 / 49760 ( 7 % ) ; 145 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 1765                 ; 58                    ; 0                              ;
;     -- Register only                        ; 155                  ; 22                    ; 0                              ;
;     -- Combinational with a register        ; 1450                 ; 65                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 2338                 ; 54                    ; 0                              ;
;     -- 3 input functions                    ; 688                  ; 32                    ; 0                              ;
;     -- <=2 input functions                  ; 189                  ; 37                    ; 0                              ;
;     -- Register only                        ; 155                  ; 22                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 2903                 ; 115                   ; 0                              ;
;     -- arithmetic mode                      ; 312                  ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 1605                 ; 87                    ; 0                              ;
;     -- Dedicated logic registers            ; 1605 / 49760 ( 3 % ) ; 87 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 285 / 3110 ( 9 % )   ; 14 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 62                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 14 / 288 ( 5 % )     ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 8192                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 2 / 182 ( 1 % )      ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 138                  ; 128                   ; 0                              ;
;     -- Registered Input Connections         ; 80                   ; 94                    ; 0                              ;
;     -- Output Connections                   ; 197                  ; 69                    ; 0                              ;
;     -- Registered Output Connections        ; 8                    ; 69                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 18965                ; 764                   ; 4                              ;
;     -- Registered Connections               ; 6367                 ; 503                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 138                  ; 197                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 197                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 34                   ; 43                    ; 0                              ;
;     -- Output Ports                         ; 59                   ; 60                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 27                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 44                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; button[0] ; B8    ; 7        ; 46           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; button[1] ; A7    ; 7        ; 49           ; 54           ; 28           ; 1496                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk50MHz  ; P11   ; 3        ; 34           ; 0            ; 28           ; 1547                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[0] ; C10   ; 7        ; 51           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[1] ; C11   ; 7        ; 51           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[2] ; D12   ; 7        ; 51           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[3] ; C12   ; 7        ; 54           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[4] ; A12   ; 7        ; 54           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[5] ; B12   ; 7        ; 49           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[6] ; A13   ; 7        ; 54           ; 54           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[7] ; A14   ; 7        ; 58           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[8] ; B14   ; 7        ; 56           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; switch[9] ; F15   ; 7        ; 69           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led0[0] ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0[1] ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0[2] ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0[3] ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0[4] ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0[5] ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0[6] ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led0_dp ; D15   ; 7        ; 66           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[0] ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[1] ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[2] ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[3] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[4] ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[5] ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1[6] ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1_dp ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[0] ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[1] ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[2] ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[3] ; A21   ; 6        ; 78           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[4] ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[5] ; C22   ; 6        ; 78           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2[6] ; B22   ; 6        ; 78           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2_dp ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[0] ; F21   ; 6        ; 78           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[1] ; E22   ; 6        ; 78           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[2] ; E21   ; 6        ; 78           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[3] ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[4] ; C20   ; 6        ; 78           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[5] ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3[6] ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3_dp ; D22   ; 6        ; 78           ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[0] ; F18   ; 6        ; 78           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[1] ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[2] ; E19   ; 6        ; 78           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[3] ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[4] ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[5] ; F19   ; 6        ; 78           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4[6] ; F20   ; 6        ; 78           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4_dp ; F17   ; 6        ; 78           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[0] ; J20   ; 6        ; 78           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[1] ; K20   ; 6        ; 78           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[2] ; L18   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[3] ; N18   ; 6        ; 78           ; 34           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[4] ; M20   ; 6        ; 78           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[5] ; N19   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5[6] ; N20   ; 6        ; 78           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5_dp ; L19   ; 6        ; 78           ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ledR0   ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 30 / 60 ( 50 % ) ; 2.5V          ; --           ;
; 7        ; 31 / 52 ( 60 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 483        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 475        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 473        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 471        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 445        ; 7        ; button[1]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; ledR0                                ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 439        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 437        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 435        ; 7        ; switch[4]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; switch[6]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; switch[7]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 419        ; 7        ; led1_dp                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; led1[4]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; led1[5]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; led2_dp                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; led2[1]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; led2[3]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B2       ; 493        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B3       ; 484        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 486        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 485        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 451        ; 7        ; button[0]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 443        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 441        ; 7        ; switch[5]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; switch[8]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; led1[3]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; led1[6]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; led2[2]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; led2[0]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B21      ; 367        ; 6        ; led2[4]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 365        ; 6        ; led2[6]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C3       ; 497        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ; 487        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 489        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 477        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 467        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 465        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 442        ; 7        ; switch[0]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; switch[1]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; switch[3]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 424        ; 7        ; led0[0]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; led0[2]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; led0[3]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; led0[6]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; led1[0]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; led3[3]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; led3[4]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 343        ; 6        ; led2[5]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 496        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 479        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 474        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 476        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; switch[2]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D14      ; 428        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 404        ; 7        ; led0_dp                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; led0[5]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; led1[1]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; led3[5]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; led3_dp                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 478        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 466        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 464        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 429        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 430        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E14      ; 406        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 390        ; 7        ; led0[1]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; led0[4]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; led3[6]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 387        ; 6        ; led1[2]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; led4[2]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ; 355        ; 6        ; led4[1]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; led3[2]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; led3[1]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; switch[9]                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 364        ; 6        ; led4_dp                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ; 354        ; 6        ; led4[0]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ; 353        ; 6        ; led4[5]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; led4[6]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 340        ; 6        ; led3[0]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 331        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G20      ; 328        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 444        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 432        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 420        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 374        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 372        ; 6        ; led4[4]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 323        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ; 321        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J10      ; 468        ; 8        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 446        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ; 434        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; J13      ; 422        ; 7        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 368        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 370        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; led4[3]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; led5[0]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 325        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K15      ; 358        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 361        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ; 363        ; 6        ; led5[1]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 324        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; led5[2]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; led5_dp                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 351        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 79         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 77         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ; 74         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M15      ; 332        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; led5[4]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 315        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 87         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 75         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 73         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ; 58         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ; 86         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; led5[3]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; led5[5]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; led5[6]                              ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 307        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 85         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 57         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ; 142        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ; 154        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; P11      ; 166        ; 3        ; clk50MHz                             ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; P13      ; 198        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; P14      ; 306        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 304        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 309        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P20      ; 311        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P21      ; 305        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 123        ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 78         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 80         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 82         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 152        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 164        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 176        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 196        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 294        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R15      ; 292        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 81         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 83         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 88         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 122        ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 296        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 297        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 293        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 295        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 90         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 93         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 92         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 94         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 128        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 130        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U18      ; 244        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 282        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 290        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 300        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 302        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 125        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V5       ; 127        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 138        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 160        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 162        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 172        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 174        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 192        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 204        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 216        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 210        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ; 242        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 280        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 289        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 291        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 99         ; 2        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 134        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W4       ; 132        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W5       ; 124        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W6       ; 126        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W7       ; 148        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 150        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 144        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ; 146        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 173        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 193        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ; 195        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 194        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 206        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 218        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 240        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 226        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; W19      ; 284        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 286        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT                       ;        ;                       ;         ; Column I/O ;                 ; no       ; Off          ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT                       ;        ;                       ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; led0[0]   ; Incomplete set of assignments ;
; led0[1]   ; Incomplete set of assignments ;
; led0[2]   ; Incomplete set of assignments ;
; led0[3]   ; Incomplete set of assignments ;
; led0[4]   ; Incomplete set of assignments ;
; led0[5]   ; Incomplete set of assignments ;
; led0[6]   ; Incomplete set of assignments ;
; led0_dp   ; Incomplete set of assignments ;
; led1[0]   ; Incomplete set of assignments ;
; led1[1]   ; Incomplete set of assignments ;
; led1[2]   ; Incomplete set of assignments ;
; led1[3]   ; Incomplete set of assignments ;
; led1[4]   ; Incomplete set of assignments ;
; led1[5]   ; Incomplete set of assignments ;
; led1[6]   ; Incomplete set of assignments ;
; led1_dp   ; Incomplete set of assignments ;
; led2[0]   ; Incomplete set of assignments ;
; led2[1]   ; Incomplete set of assignments ;
; led2[2]   ; Incomplete set of assignments ;
; led2[3]   ; Incomplete set of assignments ;
; led2[4]   ; Incomplete set of assignments ;
; led2[5]   ; Incomplete set of assignments ;
; led2[6]   ; Incomplete set of assignments ;
; led2_dp   ; Incomplete set of assignments ;
; led3[0]   ; Incomplete set of assignments ;
; led3[1]   ; Incomplete set of assignments ;
; led3[2]   ; Incomplete set of assignments ;
; led3[3]   ; Incomplete set of assignments ;
; led3[4]   ; Incomplete set of assignments ;
; led3[5]   ; Incomplete set of assignments ;
; led3[6]   ; Incomplete set of assignments ;
; led3_dp   ; Incomplete set of assignments ;
; led4[0]   ; Incomplete set of assignments ;
; led4[1]   ; Incomplete set of assignments ;
; led4[2]   ; Incomplete set of assignments ;
; led4[3]   ; Incomplete set of assignments ;
; led4[4]   ; Incomplete set of assignments ;
; led4[5]   ; Incomplete set of assignments ;
; led4[6]   ; Incomplete set of assignments ;
; led4_dp   ; Incomplete set of assignments ;
; led5[0]   ; Incomplete set of assignments ;
; led5[1]   ; Incomplete set of assignments ;
; led5[2]   ; Incomplete set of assignments ;
; led5[3]   ; Incomplete set of assignments ;
; led5[4]   ; Incomplete set of assignments ;
; led5[5]   ; Incomplete set of assignments ;
; led5[6]   ; Incomplete set of assignments ;
; led5_dp   ; Incomplete set of assignments ;
; ledR0     ; Incomplete set of assignments ;
; clk50MHz  ; Incomplete set of assignments ;
; button[1] ; Incomplete set of assignments ;
; switch[2] ; Incomplete set of assignments ;
; switch[9] ; Incomplete set of assignments ;
; button[0] ; Incomplete set of assignments ;
; switch[4] ; Incomplete set of assignments ;
; switch[1] ; Incomplete set of assignments ;
; switch[3] ; Incomplete set of assignments ;
; switch[0] ; Incomplete set of assignments ;
; switch[5] ; Incomplete set of assignments ;
; switch[8] ; Incomplete set of assignments ;
; switch[6] ; Incomplete set of assignments ;
; switch[7] ; Incomplete set of assignments ;
+-----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_level_fp                                                                                                                           ; 3515 (2)    ; 1692 (0)                  ; 0 (0)         ; 8192        ; 2    ; 1          ; 14           ; 0       ; 7         ; 62   ; 0            ; 1823 (2)     ; 177 (0)           ; 1515 (0)         ; 0          ; |top_level_fp                                                                                                                                                                                                                                                                                                                                            ; top_level_fp                      ; work         ;
;    |decoder7seg:U_LED0|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level_fp|decoder7seg:U_LED0                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED1|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level_fp|decoder7seg:U_LED1                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED2|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level_fp|decoder7seg:U_LED2                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED3|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level_fp|decoder7seg:U_LED3                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED4|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level_fp|decoder7seg:U_LED4                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED5|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level_fp|decoder7seg:U_LED5                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |mips_processor:u_processor|                                                                                                         ; 3348 (0)    ; 1605 (0)                  ; 0 (0)         ; 8192        ; 2    ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 1743 (0)     ; 155 (0)           ; 1450 (0)         ; 0          ; |top_level_fp|mips_processor:u_processor                                                                                                                                                                                                                                                                                                                 ; mips_processor                    ; work         ;
;       |controller_mips:U_ctrl|                                                                                                          ; 57 (57)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 5 (5)             ; 17 (17)          ; 0          ; |top_level_fp|mips_processor:u_processor|controller_mips:U_ctrl                                                                                                                                                                                                                                                                                          ; controller_mips                   ; work         ;
;       |datapath_mips:U_da|                                                                                                              ; 3297 (4)    ; 1588 (0)                  ; 0 (0)         ; 8192        ; 2    ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 1708 (4)     ; 150 (0)           ; 1439 (0)         ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da                                                                                                                                                                                                                                                                                              ; datapath_mips                     ; work         ;
;          |IR:U_IR|                                                                                                                      ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 17 (0)           ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR                                                                                                                                                                                                                                                                                      ; IR                                ; work         ;
;             |regist_fp:out1|                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:out2|                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:out3|                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:out7|                                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 12 (12)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;          |alu_controller:U_alu_ctrl|                                                                                                    ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 8 (8)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_controller:U_alu_ctrl                                                                                                                                                                                                                                                                    ; alu_controller                    ; work         ;
;          |alu_mips:U_alu|                                                                                                               ; 1062 (970)  ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 1005 (914)   ; 0 (0)             ; 57 (56)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu                                                                                                                                                                                                                                                                               ; alu_mips                          ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 91 (0)       ; 0 (0)             ; 1 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 92 (92)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 1 (1)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                        ; mult_qgs                          ; work         ;
;          |memory_mips:u_mem|                                                                                                            ; 509 (0)     ; 306 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 163 (0)      ; 103 (0)           ; 243 (0)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem                                                                                                                                                                                                                                                                            ; memory_mips                       ; work         ;
;             |bubble_sort:U_ram0|                                                                                                        ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0                                                                                                                                                                                                                                                         ; bubble_sort                       ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_9h04:auto_generated|                                                                                      ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated                                                                                                                                                                                          ; altsyncram_9h04                   ; work         ;
;                      |altsyncram_ntt2:altsyncram1|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1                                                                                                                                                              ; altsyncram_ntt2                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 94 (78)     ; 63 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (23)      ; 7 (7)             ; 56 (48)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                         ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                          ; sld_rom_sr                        ; work         ;
;             |factorial:U_fact0|                                                                                                         ; 177 (149)   ; 101 (101)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 76 (48)      ; 33 (33)           ; 68 (68)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0                                                                                                                                                                                                                                                          ; factorial                         ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;                   |mult_pns:auto_generated|                                                                                             ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated                                                                                                                                                                                                                   ; mult_pns                          ; work         ;
;             |logic_mips:U_logic0|                                                                                                       ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 10 (10)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0                                                                                                                                                                                                                                                        ; logic_mips                        ; work         ;
;             |mux_7x1:U_data_select_mux|                                                                                                 ; 113 (113)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 86 (86)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux                                                                                                                                                                                                                                                  ; mux_7x1                           ; work         ;
;             |regist_fp:U_data0|                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0                                                                                                                                                                                                                                                          ; regist_fp                         ; work         ;
;             |regist_fp:U_done0|                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0                                                                                                                                                                                                                                                          ; regist_fp                         ; work         ;
;             |regist_fp:U_go0|                                                                                                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 24 (24)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0                                                                                                                                                                                                                                                            ; regist_fp                         ; work         ;
;             |regist_fp:U_import0|                                                                                                       ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0                                                                                                                                                                                                                                                        ; regist_fp                         ; work         ;
;             |regist_fp:U_import1|                                                                                                       ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1                                                                                                                                                                                                                                                        ; regist_fp                         ; work         ;
;             |regist_fp:U_n0|                                                                                                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;             |regist_fp:U_outport0|                                                                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 22 (22)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:U_result0|                                                                                                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 8 (8)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0                                                                                                                                                                                                                                                        ; regist_fp                         ; work         ;
;          |mux_2x1:U_mux0|                                                                                                               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 5 (5)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux0                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_2x1:U_mux1|                                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux1                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_2x1:U_mux2|                                                                                                               ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 11 (11)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux2                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_2x1:U_mux3|                                                                                                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 2 (2)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux3                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_3x1:U_mux5|                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux5                                                                                                                                                                                                                                                                               ; mux_3x1                           ; work         ;
;          |mux_4x1:U_mux4|                                                                                                               ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 1 (1)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4                                                                                                                                                                                                                                                                               ; mux_4x1                           ; work         ;
;          |pc:U_pc|                                                                                                                      ; 70 (70)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 6 (6)             ; 31 (31)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|pc:U_pc                                                                                                                                                                                                                                                                                      ; pc                                ; work         ;
;          |reg_file:U_regfile|                                                                                                           ; 1404 (1404) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 316 (316)    ; 13 (13)           ; 1075 (1075)      ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile                                                                                                                                                                                                                                                                           ; reg_file                          ; work         ;
;          |regist_fp:U_alu_out|                                                                                                          ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 25 (25)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out                                                                                                                                                                                                                                                                          ; regist_fp                         ; work         ;
;          |regist_fp:U_lo_hi|                                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi                                                                                                                                                                                                                                                                            ; regist_fp                         ; work         ;
;          |regist_fp:U_mdr|                                                                                                              ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr                                                                                                                                                                                                                                                                              ; regist_fp                         ; work         ;
;          |regist_fp:U_reg1|                                                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |regist_fp:U_reg2|                                                                                                             ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |regist_fp:U_regA|                                                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |regist_fp:U_regB|                                                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |sign_extend:U_sx|                                                                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|sign_extend:U_sx                                                                                                                                                                                                                                                                             ; sign_extend                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 145 (1)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 22 (0)            ; 65 (0)           ; 0          ; |top_level_fp|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 144 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 22 (0)            ; 65 (0)           ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 144 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 22 (0)            ; 65 (0)           ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 144 (6)     ; 87 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 22 (4)            ; 65 (0)           ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 139 (0)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 18 (0)            ; 65 (0)           ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 139 (101)   ; 82 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (46)      ; 18 (17)           ; 65 (39)          ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; led0[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0_dp   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1_dp   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2_dp   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3_dp   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4_dp   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5_dp   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ledR0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk50MHz  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; button[1] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[2] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[9] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; button[0] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[4] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[1] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[3] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[0] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; switch[5] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; switch[8] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; switch[6] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; switch[7] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk50MHz                                                                                                                                  ;                   ;         ;
; button[1]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[0]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[1]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[2]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[3]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[4]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[5]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[6]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[7]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[8]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[9]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[10]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[11]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[12]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[13]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[14]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[15]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[16]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[17]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[18]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[19]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[20]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[21]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[22]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0|output[23]                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[0]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[2]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[21]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[22]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[23]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[24]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[25]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[26]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[27]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[28]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[29]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[30]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[31]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[11]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[3]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[4]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[5]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[10]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[6]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[9]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[8]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[7]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[0]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[1]                                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[18]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[12]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[13]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[14]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[15]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[16]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[17]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[20]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[19]                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[4]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.lw_sw_comp                                                                 ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[2]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[3]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[21]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[22]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[23]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[24]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[25]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[26]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[27]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[28]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[29]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[30]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[31]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[18]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[16]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[17]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[20]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[19]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[0]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[1]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[11]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[10]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[5]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[6]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[9]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[8]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[7]                                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[12]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[13]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[14]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out|output[15]                                                       ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[1]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[2]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[3]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[4]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[5]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[6]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[7]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[8]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[9]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[10]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[11]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[12]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[13]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[14]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[15]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[16]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[17]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[18]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[19]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[20]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[21]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[22]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[23]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][0]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.Itype_execution                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.decode_instruction                                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.branch_comp                                                                ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.write_instruction                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[4]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.Rtype_execution                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.branch_taken                                                               ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[3]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[2]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[1]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[0]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1|output[3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1|output[1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1|output[5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1|output[4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1|output[2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1|output[0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[31]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[30]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[29]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[28]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[27]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[26]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[25]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[24]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.jump_comp                                                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.jump_comp2                                                                 ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[5]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[6]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[7]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[8]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[9]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[10]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[11]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[15]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[12]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[13]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[14]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[16]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[17]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[18]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[19]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[20]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[21]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[22]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[23]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[30]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[31]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[24]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[25]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[26]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[27]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[28]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[29]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[0]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][1]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][1]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][2]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][2]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][3]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][3]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][4]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][4]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][5]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][5]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][6]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][6]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][7]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][7]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][8]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][8]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][9]                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][9]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][10]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][10]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][11]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][11]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][12]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][12]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][13]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][13]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][14]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][14]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][15]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][15]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][16]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][16]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][17]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][17]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][18]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][18]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][19]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][19]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][20]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][20]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][21]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][21]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][22]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][22]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][23]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][23]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[0]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi|output[1]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi|output[0]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.sw_mem_access                                                              ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.lw_mem_read                                                                ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[0]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[0]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.Itype_comp                                                                 ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.Rtype_comp                                                                 ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[18]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[18]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0|output[1]                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0|output[0]                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0|output[2]                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[18]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[19]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[19]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[19]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[16]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[16]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[16]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[17]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[17]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[17]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[20]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[20]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[20]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.wait_0                                                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[2]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[2]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[2]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[4]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[4]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[4]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.read_instruction                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[1]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[1]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[1]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[3]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[3]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[3]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[0]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[0]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[0]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0|output[0]                                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[29]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[29]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[29]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[27]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[27]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[27]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[31]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[31]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[31]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[30]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[30]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[30]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[28]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[28]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[28]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[26]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[26]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[26]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[5]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[5]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[5]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[9]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[9]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[9]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[8]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[8]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[8]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[10]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[10]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[10]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][31]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][31]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][30]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][30]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[6]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[6]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[6]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][29]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][29]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][28]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][28]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[7]                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[7]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[7]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[15]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[15]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[15]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[11]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[11]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[11]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[13]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[13]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[13]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[12]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[12]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[12]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[14]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[14]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[14]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][27]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][27]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][26]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][26]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][25]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][25]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[21][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[25][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[17][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[29][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[26][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[22][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[18][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[30][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[24][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[20][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[16][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[28][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[23][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[27][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[19][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[31][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[6][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[5][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[4][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[7][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[9][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[10][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[8][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[11][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[1][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[2][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[0][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[3][24]                                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[14][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[13][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[12][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile[15][24]                                                   ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[21]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[21]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[21]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[22]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[22]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[22]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[23]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[23]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[23]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[24]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[24]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[24]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0|output[25]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0|output[25]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0|output[25]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[1]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[1]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[1]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[2]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[2]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[2]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[3]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[3]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[3]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[4]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[4]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[4]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[5]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[5]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[5]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[6]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[6]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[6]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[7]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[7]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[7]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[8]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[8]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[8]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[9]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[9]                                                            ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[9]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[10]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[10]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[10]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[11]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[11]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[11]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[12]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[12]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[12]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[13]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[13]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[13]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[14]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[14]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[14]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[15]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[15]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[15]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[16]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[16]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[16]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[17]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[17]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[17]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[18]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[18]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[18]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[19]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[19]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[19]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[20]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[20]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[20]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[21]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[21]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[21]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[22]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[22]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[22]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[23]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[23]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[23]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.lw_mem_access                                                              ; 0                 ; 6       ;
;      - mips_processor:u_processor|controller_mips:U_ctrl|state.s_rst                                                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|done                                             ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[31]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[31]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[31]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[30]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[30]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[30]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[29]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[29]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[29]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[28]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[28]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[28]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[27]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[27]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[27]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[26]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[26]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[26]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[25]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[25]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[25]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1|output[24]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr|output[24]                                                           ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[24]                                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[18]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|state.S_DONE                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|output[31]~0                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[19]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[16]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[17]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[20]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[2]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[4]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[1]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[3]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[0]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[29]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[27]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[31]                                     ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[30]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[28]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[26]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[5]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[9]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[8]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[10]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[6]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[7]~_Duplicate_2                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[15]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[11]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[13]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[12]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[14]~_Duplicate_2                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[21]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[22]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[23]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[24]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|tempFact[25]~_Duplicate_1                        ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|state.S_FACTORIAL                                ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[31]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[30]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[29]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[28]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[27]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[26]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[25]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[24]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[23]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[22]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[21]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[20]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[19]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[18]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[17]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[16]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[15]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[14]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[13]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[12]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[11]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[10]                                         ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[9]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[8]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[7]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[6]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[5]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[4]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[3]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[2]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[1]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[0]                                          ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|state.S_RESTART                                  ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|state.S_START                                    ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ; 0                 ; 6       ;
; switch[2]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[2]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[2]~feeder                               ; 0                 ; 6       ;
; switch[9]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|inport0                                                                              ; 1                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|inport1                                                                              ; 1                 ; 6       ;
; button[0]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|inport0                                                                              ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|inport1                                                                              ; 0                 ; 6       ;
; switch[4]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[4]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[4]                                      ; 0                 ; 6       ;
; switch[1]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[1]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[1]                                      ; 0                 ; 6       ;
; switch[3]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[3]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[3]~feeder                               ; 0                 ; 6       ;
; switch[0]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[0]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[0]                                      ; 0                 ; 6       ;
; switch[5]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[5]                                      ; 1                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[5]~feeder                               ; 1                 ; 6       ;
; switch[8]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[8]                                      ; 1                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[8]                                      ; 1                 ; 6       ;
; switch[6]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[6]                                      ; 1                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[6]                                      ; 1                 ; 6       ;
; switch[7]                                                                                                                                 ;                   ;         ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[7]                                      ; 0                 ; 6       ;
;      - mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[7]~feeder                               ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 152     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; button[1]                                                                                                                                                                                                                                                                                                                                                   ; PIN_A7             ; 1496    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; clk50MHz                                                                                                                                                                                                                                                                                                                                                    ; PIN_P11            ; 1547    ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; mips_processor:u_processor|controller_mips:U_ctrl|state.write_instruction                                                                                                                                                                                                                                                                                   ; FF_X43_Y27_N23     ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|alu_controller:U_alu_ctrl|Mux6~3                                                                                                                                                                                                                                                                              ; LCCOMB_X42_Y28_N12 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|inport0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y33_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|inport1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y33_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                  ; LCCOMB_X35_Y27_N30 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                     ; LCCOMB_X35_Y27_N0  ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                     ; LCCOMB_X32_Y28_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                     ; LCCOMB_X35_Y27_N22 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~12                                                                                                                                                          ; LCCOMB_X35_Y27_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~2                                                                                                                                                          ; LCCOMB_X36_Y27_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                              ; LCCOMB_X35_Y30_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4                                                                                                         ; LCCOMB_X35_Y30_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|output[31]~0                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y29_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[24]~0                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y30_N24 ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0|GoWrEn~0                                                                                                                                                                                                                                                                ; LCCOMB_X45_Y27_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0|NWrEn~0                                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y27_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0|OutportWrEn~0                                                                                                                                                                                                                                                           ; LCCOMB_X46_Y27_N18 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0|WrEn~0                                                                                                                                                                                                                                                                  ; LCCOMB_X46_Y27_N0  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[26]~32                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y25_N30 ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[28]~45                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y24_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[31]~44                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y25_N0  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|pc_en                                                                                                                                                                                                                                                                                                         ; LCCOMB_X43_Y24_N2  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~11                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y24_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~12                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y31_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~13                                                                                                                                                                                                                                                                                ; LCCOMB_X56_Y31_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~15                                                                                                                                                                                                                                                                                ; LCCOMB_X58_Y34_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~17                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y24_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~18                                                                                                                                                                                                                                                                                ; LCCOMB_X56_Y34_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~19                                                                                                                                                                                                                                                                                ; LCCOMB_X58_Y34_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~2                                                                                                                                                                                                                                                                                 ; LCCOMB_X56_Y34_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~21                                                                                                                                                                                                                                                                                ; LCCOMB_X56_Y34_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~23                                                                                                                                                                                                                                                                                ; LCCOMB_X56_Y31_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~24                                                                                                                                                                                                                                                                                ; LCCOMB_X56_Y34_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~26                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y24_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~27                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y26_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~28                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y24_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~29                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y26_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~31                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y28_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~32                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y31_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~33                                                                                                                                                                                                                                                                                ; LCCOMB_X52_Y35_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~34                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y35_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~35                                                                                                                                                                                                                                                                                ; LCCOMB_X54_Y33_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~36                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y31_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~37                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y34_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~38                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y31_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~39                                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y24_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~40                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y26_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~41                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y29_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~42                                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y24_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~5                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y29_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~6                                                                                                                                                                                                                                                                                 ; LCCOMB_X55_Y32_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~7                                                                                                                                                                                                                                                                                 ; LCCOMB_X56_Y34_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|Decoder0~9                                                                                                                                                                                                                                                                                 ; LCCOMB_X56_Y34_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile|regFile~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X54_Y25_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X35_Y29_N19     ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X37_Y29_N0  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X37_Y29_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X34_Y29_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X34_Y27_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X35_Y28_N25     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X35_Y28_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X35_Y28_N27     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X34_Y28_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X34_Y27_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9               ; LCCOMB_X38_Y29_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X35_Y29_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~12      ; LCCOMB_X37_Y29_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22 ; LCCOMB_X37_Y31_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23 ; LCCOMB_X37_Y31_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X36_Y29_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X36_Y29_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X34_Y29_N21     ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X36_Y29_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X38_Y31_N9      ; 26      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X34_Y27_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                           ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X43_Y40_N0 ; 152     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; clk50MHz                     ; PIN_P11         ; 1547    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------------+---------------+
; Name            ; Fan-Out       ;
+-----------------+---------------+
; button[1]~input ; 1496          ;
+-----------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                     ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                            ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; ../../../test_cases/test_cases/bubble_sort.mif ; M9K_X53_Y26_N0, M9K_X53_Y27_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ALTSYNCRAM                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100100000100100000000011000100) (109433008) (605159620) (241200C4)    ;(10001100000100001111111111111000) (68850934) (-1945042952) (-7-3-14-15000-8)   ;(00000010000000000100000000100001) (200040041) (33570849) (2004021)   ;(10001100000100011111111111111100) (69050940) (-1944977412) (-7-3-14-14000-4)   ;(10101110010100010000000000000000) (-6116352) (-1370423296) (-5-1-10-150000)   ;(00100110010100100000000000000100) (329432708) (642908164) (26520004)   ;(01000001000010000000000000000001) (-2045483647) (1091043329) (41080001)   ;(00010000000010000000000000000100) (2002000004) (268959748) (10080004)   ;
;8;(10001100000100111111111111111100) (69450940) (-1944846340) (-7-3-14-12000-4)    ;(00010010011100011111111111111110) (-2060589520) (309460990) (1271FFFE)   ;(00000010011000001000100000100001) (230104041) (39880737) (2608821)   ;(00001000000000000000000000000100) (1000000004) (134217732) (8000004)   ;(00100100000101000000000000000001) (110032705) (605290497) (24140001)   ;(00100100000101010000000000000001) (110232705) (605356033) (24150001)   ;(00100100000100100000000011000100) (109433008) (605159620) (241200C4)   ;(00000010000101000100100000100011) (205044043) (34883619) (2144823)   ;
;16;(00010001001000000000000000001001) (2110000011) (287309833) (11200009)    ;(10001110010010100000000000000000) (287050944) (-1907752960) (-7-1-11-60000)   ;(10001110010010110000000000000100) (287273170) (-1907687420) (-7-1-11-4-15-15-15-12)   ;(00000001011010100110000000101011) (132460053) (23748651) (16A602B)   ;(00010001100000000000000000000010) (2140000002) (293601282) (11800002)   ;(10101110010010110000000000000000) (-7716352) (-1370816512) (-5-1-11-50000)   ;(10101110010010100000000000000100) (-7894126) (-1370882044) (-5-1-11-5-15-15-15-12)   ;(00100110100101000000000000000001) (350032705) (647233537) (26940001)   ;
;24;(00100110010100100000000000000100) (329432708) (642908164) (26520004)    ;(00001000000000000000000000001111) (1000000017) (134217743) (800000F)   ;(00000010000101010100100000100011) (205244043) (34949155) (2154823)   ;(00010001001000000000000000000011) (2110000003) (287309827) (11200003)   ;(00100110101101000000000000000001) (360032705) (649330689) (26B40001)   ;(00100110101101010000000000000001) (360232705) (649396225) (26B50001)   ;(00001000000000000000000000001110) (1000000016) (134217742) (800000E)   ;(00100100000100100000000011000100) (109433008) (605159620) (241200C4)   ;
;32;(00000000000000001001100000100001) (114041) (38945) (9821)    ;(10001110010010010000000000000000) (286850944) (-1907818496) (-7-1-11-70000)   ;(10101100000010011111111111111100) (-227916356) (-1408630788) (-5-3-15-6000-4)   ;(00100100000011000000000001111111) (108032881) (604766335) (240C007F)   ;(00100100000011010000000001111111) (108232881) (604831871) (240D007F)   ;(00100100000011100000000001111111) (108432881) (604897407) (240E007F)   ;(01000001110011100000000000000001) (-1984083647) (1104019457) (41CE0001)   ;(00010101110000001111111111111110) (-1734789520) (364969982) (15C0FFFE)   ;
;40;(01000001101011010000000000000001) (-1994283647) (1101856769) (41AD0001)    ;(00010101101000001111111111111011) (-1744789523) (362872827) (15A0FFFB)   ;(01000001100011000000000000000001) (-2004483647) (1099694081) (418C0001)   ;(00010101100000001111111111111000) (-1754789526) (360775672) (1580FFF8)   ;(00100110010100100000000000000100) (329432708) (642908164) (26520004)   ;(00100110011100110000000000000001) (339632705) (645070849) (26730001)   ;(00000010000100110101001001100011) (204651143) (34820707) (2135263)   ;(00010001010000001111111111101111) (2120177757) (289472495) (1140FFEF)   ;
;48;(00001000000000000000000000100001) (1000000041) (134217761) (8000021)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 7           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 7           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 14          ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[0]                          ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1                      ;                            ; DSPMULT_X48_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4                          ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3                      ;                            ; DSPMULT_X48_Y19_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6                          ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5                      ;                            ; DSPMULT_X48_Y22_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8                          ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7                      ;                            ; DSPMULT_X48_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y30_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult5 ;                            ; DSPMULT_X28_Y29_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|w497w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y28_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,858 / 148,641 ( 5 % ) ;
; C16 interconnects     ; 103 / 5,382 ( 2 % )     ;
; C4 interconnects      ; 4,560 / 106,704 ( 4 % ) ;
; Direct links          ; 576 / 148,641 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 1,715 / 49,760 ( 3 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 119 / 5,406 ( 2 % )     ;
; R4 interconnects      ; 5,505 / 147,764 ( 4 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.88) ; Number of LABs  (Total = 296) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 33                            ;
; 2                                           ; 11                            ;
; 3                                           ; 6                             ;
; 4                                           ; 4                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 7                             ;
; 10                                          ; 8                             ;
; 11                                          ; 11                            ;
; 12                                          ; 8                             ;
; 13                                          ; 14                            ;
; 14                                          ; 35                            ;
; 15                                          ; 41                            ;
; 16                                          ; 107                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.14) ; Number of LABs  (Total = 296) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 214                           ;
; 1 Clock                            ; 224                           ;
; 1 Clock enable                     ; 62                            ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 13                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 116                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.36) ; Number of LABs  (Total = 296) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 18                            ;
; 2                                            ; 19                            ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 4                             ;
; 14                                           ; 10                            ;
; 15                                           ; 14                            ;
; 16                                           ; 42                            ;
; 17                                           ; 11                            ;
; 18                                           ; 16                            ;
; 19                                           ; 3                             ;
; 20                                           ; 14                            ;
; 21                                           ; 7                             ;
; 22                                           ; 13                            ;
; 23                                           ; 6                             ;
; 24                                           ; 8                             ;
; 25                                           ; 10                            ;
; 26                                           ; 14                            ;
; 27                                           ; 9                             ;
; 28                                           ; 13                            ;
; 29                                           ; 3                             ;
; 30                                           ; 11                            ;
; 31                                           ; 4                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.36) ; Number of LABs  (Total = 296) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 3                             ;
; 1                                                ; 34                            ;
; 2                                                ; 17                            ;
; 3                                                ; 10                            ;
; 4                                                ; 2                             ;
; 5                                                ; 11                            ;
; 6                                                ; 20                            ;
; 7                                                ; 12                            ;
; 8                                                ; 19                            ;
; 9                                                ; 15                            ;
; 10                                               ; 13                            ;
; 11                                               ; 13                            ;
; 12                                               ; 16                            ;
; 13                                               ; 10                            ;
; 14                                               ; 8                             ;
; 15                                               ; 12                            ;
; 16                                               ; 26                            ;
; 17                                               ; 7                             ;
; 18                                               ; 16                            ;
; 19                                               ; 2                             ;
; 20                                               ; 10                            ;
; 21                                               ; 2                             ;
; 22                                               ; 5                             ;
; 23                                               ; 5                             ;
; 24                                               ; 5                             ;
; 25                                               ; 1                             ;
; 26                                               ; 1                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.31) ; Number of LABs  (Total = 296) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 3                             ;
; 4                                            ; 20                            ;
; 5                                            ; 6                             ;
; 6                                            ; 1                             ;
; 7                                            ; 8                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 5                             ;
; 12                                           ; 2                             ;
; 13                                           ; 9                             ;
; 14                                           ; 6                             ;
; 15                                           ; 9                             ;
; 16                                           ; 13                            ;
; 17                                           ; 12                            ;
; 18                                           ; 10                            ;
; 19                                           ; 9                             ;
; 20                                           ; 5                             ;
; 21                                           ; 11                            ;
; 22                                           ; 10                            ;
; 23                                           ; 6                             ;
; 24                                           ; 5                             ;
; 25                                           ; 10                            ;
; 26                                           ; 8                             ;
; 27                                           ; 10                            ;
; 28                                           ; 16                            ;
; 29                                           ; 12                            ;
; 30                                           ; 7                             ;
; 31                                           ; 5                             ;
; 32                                           ; 14                            ;
; 33                                           ; 19                            ;
; 34                                           ; 10                            ;
; 35                                           ; 6                             ;
; 36                                           ; 8                             ;
; 37                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 62           ; 0            ; 62           ; 0            ; 0            ; 66        ; 62           ; 0            ; 66        ; 66        ; 0            ; 49           ; 0            ; 0            ; 13           ; 0            ; 49           ; 13           ; 0            ; 0            ; 0            ; 49           ; 0            ; 0            ; 0            ; 0            ; 0            ; 66        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 66           ; 4            ; 66           ; 66           ; 0         ; 4            ; 66           ; 0         ; 0         ; 66           ; 17           ; 66           ; 66           ; 53           ; 66           ; 17           ; 53           ; 66           ; 66           ; 66           ; 17           ; 66           ; 66           ; 66           ; 66           ; 66           ; 0         ; 66           ; 66           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0_dp             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1_dp             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2_dp             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3_dp             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4_dp             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5_dp             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ledR0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk50MHz            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                          ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a17~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a16~portb_datain_reg0 ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.040             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.025             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.022             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.022             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.022             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.022             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.022             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.022             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.014             ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.014             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 21 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "top_level_fp"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level_fp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk50MHz was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[4] is being clocked by clk50MHz
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: D:/DD/final project/week3/top_level_fp.vhd Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 49 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 49 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 0.63 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:10
Info (144001): Generated suppressed messages file D:/DD/final project/week3/modelsim_fp/output_files/top_level_fp.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5426 megabytes
    Info: Processing ended: Mon Dec 13 18:52:28 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/DD/final project/week3/modelsim_fp/output_files/top_level_fp.fit.smsg.


