==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv_2/conv_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2/conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2/conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2/conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2/conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2/conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2/conv_2.cpp:10:6) in function 'conv_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum_31', conv_2/conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2/conv_2.cpp:43) of variable 'w_sum_6_s', conv_2/conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2/conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 66, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.06 seconds; current allocated memory: 107.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 109.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2/max_pool_1_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fadd_32ns_32ns_32_2_full_dsp_1' to 'conv_2_fadd_32ns_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_2_fmul_32ns_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fcmp_32ns_32ns_1_1_1' to 'conv_2_fcmp_32ns_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_2_mac_muladdKfY' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_2_fadd_32ns_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_fcmp_32ns_JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_fmul_32ns_IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_mac_muladdKfY': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 113.143 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 184.270 ; gain = 92.758
INFO: [VHDL 208-304] Generating VHDL RTL for conv_2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_2.
INFO: [HLS 200-112] Total elapsed time: 16.789 seconds; peak allocated memory: 113.143 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv_2/conv_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [XFORM 203-541] Flattening a loop nest 'W_Col_Loop' (conv_2/conv_2.cpp:23:22) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2/conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2/conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2/conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2/conv_2.cpp:10:6) in function 'conv_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_3_write_ln33', conv_2/conv_2.cpp:33) of variable 'w_sum', conv_2/conv_2.cpp:31 on local variable 'w_sum' and 'load' operation ('w_sum_3_load', conv_2/conv_2.cpp:27) on local variable 'w_sum'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_3_write_ln43', conv_2/conv_2.cpp:43) of variable 'w_sum', conv_2/conv_2.cpp:35 on local variable 'w_sum' and 'load' operation ('w_sum_3_load', conv_2/conv_2.cpp:27) on local variable 'w_sum'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_3_write_ln43', conv_2/conv_2.cpp:43) of variable 'w_sum', conv_2/conv_2.cpp:35 on local variable 'w_sum' and 'load' operation ('w_sum_3_load', conv_2/conv_2.cpp:27) on local variable 'w_sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.561 seconds; current allocated memory: 105.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 106.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2/max_pool_1_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fadd_32ns_32ns_32_2_full_dsp_1' to 'conv_2_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_2_fmul_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fcmp_32ns_32ns_1_1_1' to 'conv_2_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_mac_muladd_5ns_4ns_4ns_8_1_1' to 'conv_2_mac_muladdfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_2_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_mac_muladdfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 107.520 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 184.809 ; gain = 93.348
INFO: [VHDL 208-304] Generating VHDL RTL for conv_2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_2.
INFO: [HLS 200-112] Total elapsed time: 11.832 seconds; peak allocated memory: 107.520 MB.
