
---------- Begin Simulation Statistics ----------
simSeconds                                   1.541424                       # Number of seconds simulated (Second)
simTicks                                 1541423520180                       # Number of ticks simulated (Tick)
finalTick                                1541423520180                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8822.39                       # Real time elapsed on the host (Second)
hostTickRate                                174717290                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9381904                       # Number of bytes of host memory used (Byte)
simInsts                                    750525140                       # Number of instructions simulated (Count)
simOps                                     1290143464                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    85071                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     146235                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bypass_mmio0.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.bypass_mmio1.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                      4628899461                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              6.167548                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.162139                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1407279095                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                     146                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1346279535                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1220                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           117135755                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        389018412                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 98                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples         4628858003                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.290845                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.798983                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0               3867074347     83.54%     83.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                455614436      9.84%     93.39% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                145255830      3.14%     96.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 58770068      1.27%     97.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 91379484      1.97%     99.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  6338041      0.14%     99.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  4365044      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    41194      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    19559      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           4628858003                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   4951      0.62%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                791828     99.31%     99.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  360      0.05%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              149      0.02%     99.99% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              55      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       530191      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    757620077     56.28%     56.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      5802508      0.43%     56.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv     55053080      4.09%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          982      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          456      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         2087      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            2      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1188      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1239      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          513      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead    314115311     23.33%     84.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    213144180     15.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         6189      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1532      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1346279535                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.290842                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             797360                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.000592                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              7322185783                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             1524406400                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     1315304037                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    29864                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   28789                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses            9515                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 1346531853                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       14851                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                     297832423                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes               1961029434                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        0.42                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      6.58                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.06                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                  3587230                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1066                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          41458                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads     295460466                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores    213572186                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     62236123                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      6401480                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch         1240      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     53730638     36.81%     36.81% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     52622994     36.05%     72.85% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          407      0.00%     72.85% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     38562185     26.42%     99.27% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1065751      0.73%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1259      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total     145984474                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch         1200      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return     10213785     24.73%     24.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      9106288     22.05%     46.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          255      0.00%     46.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond     21783825     52.74%     99.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       196126      0.47%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond         1016      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     41302495                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          102      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           12      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          385      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          109      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond      5138916     99.98%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          298      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          182      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total      5140004                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           40      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return     43516853     41.57%     41.57% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect     43516706     41.57%     83.14% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          152      0.00%     83.14% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     16778354     16.03%     99.17% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond       869622      0.83%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          243      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total    104681970                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           40      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          178      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          101      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond      5133920     99.99%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          144      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          155      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total      5134538                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch           40      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond      5133258    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total      5133298                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          178     14.35%     14.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect          101      8.15%     22.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          662     53.39%     75.89% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          144     11.61%     87.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     87.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          155     12.50%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total         1240                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      7654381      5.24%      5.24% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     84599217     57.95%     63.19% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     53730638     36.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          238      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total    145984474                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        37108      2.64%      2.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return      1366177     97.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           12      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           17      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total      1403314                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         38563425                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     30913271                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect          5140004                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           838                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups           145984474                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates             2979804                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               92194346                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.631535                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1526                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1666                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               238                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1428                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch         1240      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     53730638     36.81%     36.81% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     52622994     36.05%     72.85% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          407      0.00%     72.85% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     38562185     26.42%     99.27% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1065751      0.73%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1259      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total    145984474                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          204      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     53730638     99.89%     99.89% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          651      0.00%     99.89% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          407      0.00%     99.89% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        56541      0.11%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          428      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1259      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     53790128                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          385      0.01%      0.01% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond      2979121     99.98%     99.99% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          298      0.01%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total      2979804                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          385      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond      2979121     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          298      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total      2979804                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1666                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          238                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1428                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          291                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1957                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            62837186                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              62837181                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes          19320328                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used              43516853                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct           43516853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      136687675                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts          5140431                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples   4610129013                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.279850                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     0.850209                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0     3918544950     85.00%     85.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      378618374      8.21%     93.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      170397517      3.70%     96.91% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       96975367      2.10%     99.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3433162      0.07%     99.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        3475195      0.08%     99.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       27302418      0.59%     99.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        6175416      0.13%     99.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5206614      0.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   4610129013                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         32                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls             43516858                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       525724      0.04%      0.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    743889480     57.66%     57.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      5784283      0.45%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv     52672218      4.08%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          408      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          412      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          917      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          958      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         1017      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          217      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     62.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead    277816342     21.53%     83.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite    209449291     16.23%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1056      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         1141      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1290143464                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5206614                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           750525140                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1290143464                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     750525140                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1290143464                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 6.167548                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.162139                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         487267830                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6493                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       1241592614                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts       277817398                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts      209450432                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       525724      0.04%      0.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    743889480     57.66%     57.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      5784283      0.45%     58.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv     52672218      4.08%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          408      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          412      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          917      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          958      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1017      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          217      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     62.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead    277816342     21.53%     83.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite    209449291     16.23%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1056      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         1141      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1290143464                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl    104681970                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     61164682                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl     43517248                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     16778354                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     87903576                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall     43516858                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn     43516853                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                68418583                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles           4363187008                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 57978690                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            134118819                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               5154903                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            68265327                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  755                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1468934743                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 3444                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1342692299                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches       104815364                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts      311138394                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts     212621640                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.290067                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      93127276                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    105508628                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         13897                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         7525                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   1703040302                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   1061108042                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        523760034                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    673041668                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches         138330093                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   4453820218                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles               10311286                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1313                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         8026                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                168429184                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                27752                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        4628858003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.369507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.497826                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0              4297738334     92.85%     92.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                34143646      0.74%     93.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                41760720      0.90%     94.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                29747286      0.64%     95.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                31955175      0.69%     95.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                30597319      0.66%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                27347041      0.59%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                25949173      0.56%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               109619309      2.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          4628858003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            944173579                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.203974                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches         145984474                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.031538                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles    169872796                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  5154903                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  22907817                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles              1585869697                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1407279241                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 486                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts               295460466                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts              213572186                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   50                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                 12447416                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents              1544063013                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         20198                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect       2159949                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect      2997351                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts             5157300                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1315394881                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1315313552                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                608877955                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               1007100928                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.284153                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.604585                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                  200155852                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               17643068                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               32919                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              20198                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               4121754                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  11                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache              20426127                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples         277817398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             8.699443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           17.710369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9             195195891     70.26%     70.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29            80239106     28.88%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              282270      0.10%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 539      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  28      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  45      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  36      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  51      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              971322      0.35%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                19      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                11      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            313903      0.11%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                44      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            743319      0.27%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               105      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                16      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                28      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                22      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                14      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                17      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                18      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                22      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                78      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 5      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 5      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 5      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           70469      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total           277817398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        509032652                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses              288540350                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses              212621641                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                   532839                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                  1020349                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              168430408                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1383                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               5154903                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               114494884                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles             1610037302                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          4991                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                121650093                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles           2777515830                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1427762480                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                28321                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                923311                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               5711870                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents            2718551592                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           1326                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands         1554647183                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 4008266647                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              1972987623                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    29066                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           1285146143                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               269501002                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     74                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 60                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                950176125                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned             1034475929                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                    4842                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                      6031698288                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     2872391496                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               750525140                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1290143464                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   36                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                             0                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes                        0                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                         nan                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                       nan                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                       nan                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                  nan                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.addedLoadsAndStores                0                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.dcaches0.demandHits::cpu0.data       257696561                       # number of demand (read+write) hits (Count)
system.dcaches0.demandHits::total           257696561                       # number of demand (read+write) hits (Count)
system.dcaches0.overallHits::cpu0.data      257696561                       # number of overall hits (Count)
system.dcaches0.overallHits::total          257696561                       # number of overall hits (Count)
system.dcaches0.demandMisses::cpu0.data       2387094                       # number of demand (read+write) misses (Count)
system.dcaches0.demandMisses::total           2387094                       # number of demand (read+write) misses (Count)
system.dcaches0.overallMisses::cpu0.data      2387094                       # number of overall misses (Count)
system.dcaches0.overallMisses::total          2387094                       # number of overall misses (Count)
system.dcaches0.demandMissLatency::cpu0.data  96449492290                       # number of demand (read+write) miss ticks (Tick)
system.dcaches0.demandMissLatency::total  96449492290                       # number of demand (read+write) miss ticks (Tick)
system.dcaches0.overallMissLatency::cpu0.data  96449492290                       # number of overall miss ticks (Tick)
system.dcaches0.overallMissLatency::total  96449492290                       # number of overall miss ticks (Tick)
system.dcaches0.demandAccesses::cpu0.data    260083655                       # number of demand (read+write) accesses (Count)
system.dcaches0.demandAccesses::total       260083655                       # number of demand (read+write) accesses (Count)
system.dcaches0.overallAccesses::cpu0.data    260083655                       # number of overall (read+write) accesses (Count)
system.dcaches0.overallAccesses::total      260083655                       # number of overall (read+write) accesses (Count)
system.dcaches0.demandMissRate::cpu0.data     0.009178                       # miss rate for demand accesses (Ratio)
system.dcaches0.demandMissRate::total        0.009178                       # miss rate for demand accesses (Ratio)
system.dcaches0.overallMissRate::cpu0.data     0.009178                       # miss rate for overall accesses (Ratio)
system.dcaches0.overallMissRate::total       0.009178                       # miss rate for overall accesses (Ratio)
system.dcaches0.demandAvgMissLatency::cpu0.data 40404.563997                       # average overall miss latency in ticks ((Tick/Count))
system.dcaches0.demandAvgMissLatency::total 40404.563997                       # average overall miss latency in ticks ((Tick/Count))
system.dcaches0.overallAvgMissLatency::cpu0.data 40404.563997                       # average overall miss latency ((Tick/Count))
system.dcaches0.overallAvgMissLatency::total 40404.563997                       # average overall miss latency ((Tick/Count))
system.dcaches0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.dcaches0.blockedCycles::no_targets         8219                       # number of cycles access was blocked (Cycle)
system.dcaches0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.dcaches0.blockedCauses::no_targets           77                       # number of times access was blocked (Count)
system.dcaches0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches0.avgBlocked::no_targets     106.740260                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches0.writebacks::writebacks         266625                       # number of writebacks (Count)
system.dcaches0.writebacks::total              266625                       # number of writebacks (Count)
system.dcaches0.demandMshrHits::cpu0.data      1070074                       # number of demand (read+write) MSHR hits (Count)
system.dcaches0.demandMshrHits::total         1070074                       # number of demand (read+write) MSHR hits (Count)
system.dcaches0.overallMshrHits::cpu0.data      1070074                       # number of overall MSHR hits (Count)
system.dcaches0.overallMshrHits::total        1070074                       # number of overall MSHR hits (Count)
system.dcaches0.demandMshrMisses::cpu0.data      1317020                       # number of demand (read+write) MSHR misses (Count)
system.dcaches0.demandMshrMisses::total       1317020                       # number of demand (read+write) MSHR misses (Count)
system.dcaches0.overallMshrMisses::cpu0.data      1317020                       # number of overall MSHR misses (Count)
system.dcaches0.overallMshrMisses::total      1317020                       # number of overall MSHR misses (Count)
system.dcaches0.demandMshrMissLatency::cpu0.data  52449630198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcaches0.demandMshrMissLatency::total  52449630198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcaches0.overallMshrMissLatency::cpu0.data  52449630198                       # number of overall MSHR miss ticks (Tick)
system.dcaches0.overallMshrMissLatency::total  52449630198                       # number of overall MSHR miss ticks (Tick)
system.dcaches0.demandMshrMissRate::cpu0.data     0.005064                       # mshr miss ratio for demand accesses (Ratio)
system.dcaches0.demandMshrMissRate::total     0.005064                       # mshr miss ratio for demand accesses (Ratio)
system.dcaches0.overallMshrMissRate::cpu0.data     0.005064                       # mshr miss ratio for overall accesses (Ratio)
system.dcaches0.overallMshrMissRate::total     0.005064                       # mshr miss ratio for overall accesses (Ratio)
system.dcaches0.demandAvgMshrMissLatency::cpu0.data 39824.475101                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.demandAvgMshrMissLatency::total 39824.475101                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.overallAvgMshrMissLatency::cpu0.data 39824.475101                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.overallAvgMshrMissLatency::total 39824.475101                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.replacements                  1316505                       # number of replacements (Count)
system.dcaches0.LockedRMWReadReq.hits::cpu0.data           13                       # number of LockedRMWReadReq hits (Count)
system.dcaches0.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.dcaches0.LockedRMWReadReq.misses::cpu0.data            3                       # number of LockedRMWReadReq misses (Count)
system.dcaches0.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.dcaches0.LockedRMWReadReq.missLatency::cpu0.data        87246                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.missLatency::total        87246                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.accesses::cpu0.data           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWReadReq.accesses::total           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWReadReq.missRate::cpu0.data     0.187500                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.missRate::total     0.187500                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.avgMissLatency::cpu0.data        29082                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.avgMissLatency::total        29082                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.mshrMisses::cpu0.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcaches0.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcaches0.LockedRMWReadReq.mshrMissLatency::cpu0.data       315684                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.mshrMissLatency::total       315684                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.mshrMissRate::cpu0.data     0.187500                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.mshrMissRate::total     0.187500                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.avgMshrMissLatency::cpu0.data       105228                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.avgMshrMissLatency::total       105228                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcaches0.LockedRMWWriteReq.hits::cpu0.data           16                       # number of LockedRMWWriteReq hits (Count)
system.dcaches0.LockedRMWWriteReq.hits::total           16                       # number of LockedRMWWriteReq hits (Count)
system.dcaches0.LockedRMWWriteReq.accesses::cpu0.data           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWWriteReq.accesses::total           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.hits::cpu0.data      86257475                       # number of ReadReq hits (Count)
system.dcaches0.ReadReq.hits::total          86257475                       # number of ReadReq hits (Count)
system.dcaches0.ReadReq.misses::cpu0.data      2124499                       # number of ReadReq misses (Count)
system.dcaches0.ReadReq.misses::total         2124499                       # number of ReadReq misses (Count)
system.dcaches0.ReadReq.missLatency::cpu0.data  83980638958                       # number of ReadReq miss ticks (Tick)
system.dcaches0.ReadReq.missLatency::total  83980638958                       # number of ReadReq miss ticks (Tick)
system.dcaches0.ReadReq.accesses::cpu0.data     88381974                       # number of ReadReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.accesses::total      88381974                       # number of ReadReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.missRate::cpu0.data     0.024038                       # miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.missRate::total      0.024038                       # miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.avgMissLatency::cpu0.data 39529.620375                       # average ReadReq miss latency ((Tick/Count))
system.dcaches0.ReadReq.avgMissLatency::total 39529.620375                       # average ReadReq miss latency ((Tick/Count))
system.dcaches0.ReadReq.mshrHits::cpu0.data      1070073                       # number of ReadReq MSHR hits (Count)
system.dcaches0.ReadReq.mshrHits::total       1070073                       # number of ReadReq MSHR hits (Count)
system.dcaches0.ReadReq.mshrMisses::cpu0.data      1054426                       # number of ReadReq MSHR misses (Count)
system.dcaches0.ReadReq.mshrMisses::total      1054426                       # number of ReadReq MSHR misses (Count)
system.dcaches0.ReadReq.mshrMissLatency::cpu0.data  40155669132                       # number of ReadReq MSHR miss ticks (Tick)
system.dcaches0.ReadReq.mshrMissLatency::total  40155669132                       # number of ReadReq MSHR miss ticks (Tick)
system.dcaches0.ReadReq.mshrMissRate::cpu0.data     0.011930                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.mshrMissRate::total     0.011930                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.avgMshrMissLatency::cpu0.data 38082.965644                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcaches0.ReadReq.avgMshrMissLatency::total 38082.965644                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcaches0.WriteReq.hits::cpu0.data    171439086                       # number of WriteReq hits (Count)
system.dcaches0.WriteReq.hits::total        171439086                       # number of WriteReq hits (Count)
system.dcaches0.WriteReq.misses::cpu0.data       262595                       # number of WriteReq misses (Count)
system.dcaches0.WriteReq.misses::total         262595                       # number of WriteReq misses (Count)
system.dcaches0.WriteReq.missLatency::cpu0.data  12468853332                       # number of WriteReq miss ticks (Tick)
system.dcaches0.WriteReq.missLatency::total  12468853332                       # number of WriteReq miss ticks (Tick)
system.dcaches0.WriteReq.accesses::cpu0.data    171701681                       # number of WriteReq accesses(hits+misses) (Count)
system.dcaches0.WriteReq.accesses::total    171701681                       # number of WriteReq accesses(hits+misses) (Count)
system.dcaches0.WriteReq.missRate::cpu0.data     0.001529                       # miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.missRate::total     0.001529                       # miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.avgMissLatency::cpu0.data 47483.209246                       # average WriteReq miss latency ((Tick/Count))
system.dcaches0.WriteReq.avgMissLatency::total 47483.209246                       # average WriteReq miss latency ((Tick/Count))
system.dcaches0.WriteReq.mshrHits::cpu0.data            1                       # number of WriteReq MSHR hits (Count)
system.dcaches0.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.dcaches0.WriteReq.mshrMisses::cpu0.data       262594                       # number of WriteReq MSHR misses (Count)
system.dcaches0.WriteReq.mshrMisses::total       262594                       # number of WriteReq MSHR misses (Count)
system.dcaches0.WriteReq.mshrMissLatency::cpu0.data  12293961066                       # number of WriteReq MSHR miss ticks (Tick)
system.dcaches0.WriteReq.mshrMissLatency::total  12293961066                       # number of WriteReq MSHR miss ticks (Tick)
system.dcaches0.WriteReq.mshrMissRate::cpu0.data     0.001529                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.mshrMissRate::total     0.001529                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.avgMshrMissLatency::cpu0.data 46817.372316                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcaches0.WriteReq.avgMshrMissLatency::total 46817.372316                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches0.tags.tagsInUse             511.992139                       # Average ticks per tags in use ((Tick/Count))
system.dcaches0.tags.totalRefs              259013613                       # Total number of references to valid blocks. (Count)
system.dcaches0.tags.sampledRefs              1317017                       # Sample count of references to valid blocks. (Count)
system.dcaches0.tags.avgRefs               196.666871                       # Average number of references to valid blocks. ((Count/Count))
system.dcaches0.tags.warmupTick                 81918                       # The tick when the warmup percentage was hit. (Tick)
system.dcaches0.tags.occupancies::cpu0.data   511.992139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.dcaches0.tags.avgOccs::cpu0.data      0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcaches0.tags.avgOccs::total          0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.dcaches0.tags.ageTaskId_1024::0             81                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::1             60                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::3             22                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::4            349                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.dcaches0.tags.tagAccesses           2081986513                       # Number of tag accesses (Count)
system.dcaches0.tags.dataAccesses          2081986513                       # Number of data accesses (Count)
system.dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.dcaches1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.dcaches1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches1.replacements                        0                       # number of replacements (Count)
system.dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches1.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.dcaches1.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.dcaches1.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.dcaches1.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.dcaches1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.dcaches1.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.dcaches1.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit0.transDist::ReadReq            88381974                       # Transaction distribution (Count)
system.dsplit0.transDist::ReadResp           88381974                       # Transaction distribution (Count)
system.dsplit0.transDist::WriteReq          171701681                       # Transaction distribution (Count)
system.dsplit0.transDist::WriteResp         171701681                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWReadReq           16                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWReadResp           16                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWWriteReq           16                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWWriteResp           16                       # Transaction distribution (Count)
system.dsplit0.transDist::PUM                37748736                       # Transaction distribution (Count)
system.dsplit0.transDist::PUMResp            37748736                       # Transaction distribution (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::system.to_l1d0.cpu_side_port    520167374                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::system.bypass_mmio0.cpu_side_port     75497472                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::total    595664846                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktSize_system.cpu0.dcache_port::system.to_l1d0.cpu_side_port   1923280698                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.pktSize_system.cpu0.dcache_port::total   1923280698                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.snoops                               0                       # Total snoops (Count)
system.dsplit0.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.dsplit0.snoopFanout::samples         260083826                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::0               260083826    100.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::total           260083826                       # Request fanout histogram (Count)
system.dsplit0.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit0.reqLayer0.occupancy       143784580155                       # Layer occupancy (ticks) (Tick)
system.dsplit0.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.dsplit0.reqLayer1.occupancy        12570329088                       # Layer occupancy (ticks) (Tick)
system.dsplit0.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.dsplit0.respLayer0.occupancy      128609399529                       # Layer occupancy (ticks) (Tick)
system.dsplit0.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.dsplit0.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
system.dsplit0.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit0.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit0.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.dsplit0.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit1.snoops                               0                       # Total snoops (Count)
system.dsplit1.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.dsplit1.snoopFanout::samples                 0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::mean                  nan                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::stdev                 nan                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::underflows              0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::0                       0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::1                       0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::overflows               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::total                   0                       # Request fanout histogram (Count)
system.dsplit1.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit1.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
system.dsplit1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit1.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.dsplit1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.icaches0.demandHits::cpu0.inst       168427053                       # number of demand (read+write) hits (Count)
system.icaches0.demandHits::total           168427053                       # number of demand (read+write) hits (Count)
system.icaches0.overallHits::cpu0.inst      168427053                       # number of overall hits (Count)
system.icaches0.overallHits::total          168427053                       # number of overall hits (Count)
system.icaches0.demandMisses::cpu0.inst          2129                       # number of demand (read+write) misses (Count)
system.icaches0.demandMisses::total              2129                       # number of demand (read+write) misses (Count)
system.icaches0.overallMisses::cpu0.inst         2129                       # number of overall misses (Count)
system.icaches0.overallMisses::total             2129                       # number of overall misses (Count)
system.icaches0.demandMissLatency::cpu0.inst     84699882                       # number of demand (read+write) miss ticks (Tick)
system.icaches0.demandMissLatency::total     84699882                       # number of demand (read+write) miss ticks (Tick)
system.icaches0.overallMissLatency::cpu0.inst     84699882                       # number of overall miss ticks (Tick)
system.icaches0.overallMissLatency::total     84699882                       # number of overall miss ticks (Tick)
system.icaches0.demandAccesses::cpu0.inst    168429182                       # number of demand (read+write) accesses (Count)
system.icaches0.demandAccesses::total       168429182                       # number of demand (read+write) accesses (Count)
system.icaches0.overallAccesses::cpu0.inst    168429182                       # number of overall (read+write) accesses (Count)
system.icaches0.overallAccesses::total      168429182                       # number of overall (read+write) accesses (Count)
system.icaches0.demandMissRate::cpu0.inst     0.000013                       # miss rate for demand accesses (Ratio)
system.icaches0.demandMissRate::total        0.000013                       # miss rate for demand accesses (Ratio)
system.icaches0.overallMissRate::cpu0.inst     0.000013                       # miss rate for overall accesses (Ratio)
system.icaches0.overallMissRate::total       0.000013                       # miss rate for overall accesses (Ratio)
system.icaches0.demandAvgMissLatency::cpu0.inst 39783.880695                       # average overall miss latency in ticks ((Tick/Count))
system.icaches0.demandAvgMissLatency::total 39783.880695                       # average overall miss latency in ticks ((Tick/Count))
system.icaches0.overallAvgMissLatency::cpu0.inst 39783.880695                       # average overall miss latency ((Tick/Count))
system.icaches0.overallAvgMissLatency::total 39783.880695                       # average overall miss latency ((Tick/Count))
system.icaches0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.icaches0.blockedCycles::no_targets          145                       # number of cycles access was blocked (Cycle)
system.icaches0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.icaches0.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.icaches0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches0.avgBlocked::no_targets            145                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches0.demandMshrHits::cpu0.inst          558                       # number of demand (read+write) MSHR hits (Count)
system.icaches0.demandMshrHits::total             558                       # number of demand (read+write) MSHR hits (Count)
system.icaches0.overallMshrHits::cpu0.inst          558                       # number of overall MSHR hits (Count)
system.icaches0.overallMshrHits::total            558                       # number of overall MSHR hits (Count)
system.icaches0.demandMshrMisses::cpu0.inst         1571                       # number of demand (read+write) MSHR misses (Count)
system.icaches0.demandMshrMisses::total          1571                       # number of demand (read+write) MSHR misses (Count)
system.icaches0.overallMshrMisses::cpu0.inst         1571                       # number of overall MSHR misses (Count)
system.icaches0.overallMshrMisses::total         1571                       # number of overall MSHR misses (Count)
system.icaches0.overallMshrUncacheable::cpu0.inst            1                       # number of overall MSHR uncacheable misses (Count)
system.icaches0.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.icaches0.demandMshrMissLatency::cpu0.inst     64501434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icaches0.demandMshrMissLatency::total     64501434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icaches0.overallMshrMissLatency::cpu0.inst     64501434                       # number of overall MSHR miss ticks (Tick)
system.icaches0.overallMshrMissLatency::total     64501434                       # number of overall MSHR miss ticks (Tick)
system.icaches0.overallMshrUncacheableLatency::cpu0.inst        33966                       # number of overall MSHR uncacheable ticks (Tick)
system.icaches0.overallMshrUncacheableLatency::total        33966                       # number of overall MSHR uncacheable ticks (Tick)
system.icaches0.demandMshrMissRate::cpu0.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.icaches0.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.icaches0.overallMshrMissRate::cpu0.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.icaches0.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.icaches0.demandAvgMshrMissLatency::cpu0.inst 41057.564609                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.demandAvgMshrMissLatency::total 41057.564609                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrMissLatency::cpu0.inst 41057.564609                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrMissLatency::total 41057.564609                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrUncacheableLatency::cpu0.inst        33966                       # average overall mshr uncacheable latency ((Tick/Count))
system.icaches0.overallAvgMshrUncacheableLatency::total        33966                       # average overall mshr uncacheable latency ((Tick/Count))
system.icaches0.replacements                     1052                       # number of replacements (Count)
system.icaches0.ReadReq.hits::cpu0.inst     168427053                       # number of ReadReq hits (Count)
system.icaches0.ReadReq.hits::total         168427053                       # number of ReadReq hits (Count)
system.icaches0.ReadReq.misses::cpu0.inst         2129                       # number of ReadReq misses (Count)
system.icaches0.ReadReq.misses::total            2129                       # number of ReadReq misses (Count)
system.icaches0.ReadReq.missLatency::cpu0.inst     84699882                       # number of ReadReq miss ticks (Tick)
system.icaches0.ReadReq.missLatency::total     84699882                       # number of ReadReq miss ticks (Tick)
system.icaches0.ReadReq.accesses::cpu0.inst    168429182                       # number of ReadReq accesses(hits+misses) (Count)
system.icaches0.ReadReq.accesses::total     168429182                       # number of ReadReq accesses(hits+misses) (Count)
system.icaches0.ReadReq.missRate::cpu0.inst     0.000013                       # miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.missRate::total      0.000013                       # miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.avgMissLatency::cpu0.inst 39783.880695                       # average ReadReq miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMissLatency::total 39783.880695                       # average ReadReq miss latency ((Tick/Count))
system.icaches0.ReadReq.mshrHits::cpu0.inst          558                       # number of ReadReq MSHR hits (Count)
system.icaches0.ReadReq.mshrHits::total           558                       # number of ReadReq MSHR hits (Count)
system.icaches0.ReadReq.mshrMisses::cpu0.inst         1571                       # number of ReadReq MSHR misses (Count)
system.icaches0.ReadReq.mshrMisses::total         1571                       # number of ReadReq MSHR misses (Count)
system.icaches0.ReadReq.mshrUncacheable::cpu0.inst            1                       # number of ReadReq MSHR uncacheable (Count)
system.icaches0.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.icaches0.ReadReq.mshrMissLatency::cpu0.inst     64501434                       # number of ReadReq MSHR miss ticks (Tick)
system.icaches0.ReadReq.mshrMissLatency::total     64501434                       # number of ReadReq MSHR miss ticks (Tick)
system.icaches0.ReadReq.mshrUncacheableLatency::cpu0.inst        33966                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.icaches0.ReadReq.mshrUncacheableLatency::total        33966                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.icaches0.ReadReq.mshrMissRate::cpu0.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.avgMshrMissLatency::cpu0.inst 41057.564609                       # average ReadReq mshr miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrMissLatency::total 41057.564609                       # average ReadReq mshr miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrUncacheableLatency::cpu0.inst        33966                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrUncacheableLatency::total        33966                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches0.tags.tagsInUse             511.995619                       # Average ticks per tags in use ((Tick/Count))
system.icaches0.tags.totalRefs              168428623                       # Total number of references to valid blocks. (Count)
system.icaches0.tags.sampledRefs                 1570                       # Sample count of references to valid blocks. (Count)
system.icaches0.tags.avgRefs             107279.377707                       # Average number of references to valid blocks. ((Count/Count))
system.icaches0.tags.warmupTick                 33300                       # The tick when the warmup percentage was hit. (Tick)
system.icaches0.tags.occupancies::cpu0.inst   511.995619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.icaches0.tags.avgOccs::cpu0.inst      0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icaches0.tags.avgOccs::total          0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.icaches0.tags.ageTaskId_1024::0            163                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ageTaskId_1024::1            114                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ageTaskId_1024::4            235                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.icaches0.tags.tagAccesses           1347435026                       # Number of tag accesses (Count)
system.icaches0.tags.dataAccesses          1347435026                       # Number of data accesses (Count)
system.icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.icaches1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.icaches1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches1.replacements                        0                       # number of replacements (Count)
system.icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches1.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.icaches1.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.icaches1.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.icaches1.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.icaches1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.icaches1.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.icaches1.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadReq                     1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadResp              1055997                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         529351                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            2098983                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  6                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 6                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              262591                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             262591                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1055997                       # Transaction distribution (Count)
system.l2bus.pktCount_system.icaches0.mem_side_port::system.l2cache.cpu_side_port         4185                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.dcaches0.mem_side_port::system.l2cache.cpu_side_port      3950551                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3954736                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.icaches0.mem_side_port::system.l2cache.cpu_side_port        99904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.dcaches0.mem_side_port::system.l2cache.cpu_side_port    101353088                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 101452992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1310787                       # Total snoops (Count)
system.l2bus.snoopTraffic                    16815104                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2629372                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.036633                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.187858                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2533051     96.34%     96.34% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     96321      3.66%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2629372                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1055410866                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1570425                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy          1315701981                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2636151                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1317565                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             96300                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        96300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst               51                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data             4178                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 4229                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst              51                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data            4178                       # number of overall hits (Count)
system.l2cache.overallHits::total                4229                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst           1510                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data        1312839                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1314349                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst          1510                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data       1312839                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1314349                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     62698239                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data  51115836330                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   51178534569                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     62698239                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data  51115836330                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  51178534569                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst         1561                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data      1317017                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1318578                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst         1561                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data      1317017                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1318578                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.967329                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.996828                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.996793                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.967329                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.996828                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.996793                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 41522.012583                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 38935.342666                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 38938.314381                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 41522.012583                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 38935.342666                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 38938.314381                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          262726                       # number of writebacks (Count)
system.l2cache.writebacks::total               262726                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst         1510                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data      1312839                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1314349                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst         1510                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data      1312839                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1314349                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrUncacheable::cpu0.inst            1                       # number of overall MSHR uncacheable misses (Count)
system.l2cache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     56668275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  45869731686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  45926399961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     56668275                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  45869731686                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  45926399961                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrUncacheableLatency::cpu0.inst        28638                       # number of overall MSHR uncacheable ticks (Tick)
system.l2cache.overallMshrUncacheableLatency::total        28638                       # number of overall MSHR uncacheable ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.967329                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.996828                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.996793                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.967329                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.996828                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.996793                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 37528.658940                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 34939.342666                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 34942.317422                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 37528.658940                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 34939.342666                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 34942.317422                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrUncacheableLatency::cpu0.inst        28638                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2cache.overallAvgMshrUncacheableLatency::total        28638                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2cache.replacements                   1310777                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        95520                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        95520                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu0.data           85                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               85                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data       262506                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         262506                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data  12031292664                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  12031292664                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       262591                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       262591                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.999676                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999676                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 45832.448264                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 45832.448264                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data       262506                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       262506                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data  10982318688                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  10982318688                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.999676                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999676                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 41836.448264                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 41836.448264                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadReq.mshrUncacheable::cpu0.inst            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2cache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2cache.ReadReq.mshrUncacheableLatency::cpu0.inst        28638                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2cache.ReadReq.mshrUncacheableLatency::total        28638                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2cache.ReadReq.avgMshrUncacheableLatency::cpu0.inst        28638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2cache.ReadReq.avgMshrUncacheableLatency::total        28638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst           51                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data         4093                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         4144                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst         1510                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data      1050333                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1051843                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     62698239                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data  39084543666                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  39147241905                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst         1561                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data      1054426                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1055987                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.967329                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.996118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.996076                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 41522.012583                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 37211.573535                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 37217.761496                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst         1510                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data      1050333                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1051843                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     56668275                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  34887412998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  34944081273                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.967329                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.996118                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.996076                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 37528.658940                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 33215.573535                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 33221.765295                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu0.data            3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu0.data            3                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total             3                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu0.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu0.data            3                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total            3                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu0.data        22977                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total        22977                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data         7659                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total         7659                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       266625                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       266625                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       266625                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       266625                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.645315                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2540613                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1314873                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.932212                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  28971                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.620117                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst     3.659642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  4090.365557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000396                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.000893                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.998624                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999913                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             243                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             194                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              43                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            3616                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              43493065                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             43493065                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    1                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             1051843                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        262726                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1047275                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             262506                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            262506                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1051843                       # Transaction distribution (Count)
system.membus.transDist::PUM                 37748736                       # Transaction distribution (Count)
system.membus.transDist::PUMResp             37748736                       # Transaction distribution (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch0.port     37748736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch1.port     37748736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::total     75497472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.ram_main.port      3938701                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.ram_mmio_ch0.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      3938703                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                79436175                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.ram_main.port    100932736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::system.ram_mmio_ch0.port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    100932800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                100932800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1314353                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1314353    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1314353                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           961397307                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy          6285164877                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy          6285164544                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        12570329088                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1116797681                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2624353                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1310006                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.ram_main.bytesRead::cpu0.inst            96576                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesRead::cpu0.data         84021696                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesRead::total             84118272                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesInstRead::cpu0.inst        96576                       # Number of instructions bytes read from this memory (Byte)
system.ram_main.bytesInstRead::total            96576                       # Number of instructions bytes read from this memory (Byte)
system.ram_main.bytesWritten::writebacks     16814464                       # Number of bytes written to this memory (Byte)
system.ram_main.bytesWritten::total          16814464                       # Number of bytes written to this memory (Byte)
system.ram_main.numReads::cpu0.inst              1509                       # Number of read requests responded to by this memory (Count)
system.ram_main.numReads::cpu0.data           1312839                       # Number of read requests responded to by this memory (Count)
system.ram_main.numReads::total               1314348                       # Number of read requests responded to by this memory (Count)
system.ram_main.numWrites::writebacks          262726                       # Number of write requests responded to by this memory (Count)
system.ram_main.numWrites::total               262726                       # Number of write requests responded to by this memory (Count)
system.ram_main.bwRead::cpu0.inst               62654                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwRead::cpu0.data            54509157                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwRead::total                54571810                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwInstRead::cpu0.inst           62654                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_main.bwInstRead::total               62654                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_main.bwWrite::writebacks          10908400                       # Write bandwidth from this memory ((Byte/Second))
system.ram_main.bwWrite::total               10908400                       # Write bandwidth from this memory ((Byte/Second))
system.ram_main.bwTotal::writebacks          10908400                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::cpu0.inst              62654                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::cpu0.data           54509157                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::total               65480210                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.ram_mmio_ch0.bytesRead::cpu0.inst           64                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesRead::total               64                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesInstRead::cpu0.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.ram_mmio_ch0.numReads::cpu0.inst             1                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.numReads::total                 1                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.bwRead::cpu0.inst              42                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwRead::total                  42                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwInstRead::cpu0.inst           42                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwInstRead::total              42                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::cpu0.inst             42                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::total                 42                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.ram_mmio_ch1.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.to_l1d0.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.to_l1d1.power_state.pwrStateResidencyTicks::UNDEFINED 1541423520180                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
