<stg><name>poly5</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="14" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly5_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="25" op_0_bw="64">
<![CDATA[
:4  %a = alloca [16777216 x i25], align 4

]]></Node>
<StgValue><ssdm name="a"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="64">
<![CDATA[
:5  %b = alloca [16777216 x i25], align 4

]]></Node>
<StgValue><ssdm name="b"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="25" op_0_bw="64">
<![CDATA[
:6  %c = alloca [16777216 x i25], align 4

]]></Node>
<StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:7  %out = alloca [16777216 x i32], align 16

]]></Node>
<StgValue><ssdm name="out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i25 [ 0, %0 ], [ %k, %2 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:1  %icmp_ln33 = icmp eq i25 %k_0, -16777216

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16777216, i64 16777216, i64 16777216) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:3  %k = add i25 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln33, label %.preheader1.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="25">
<![CDATA[
:0  %zext_ln34 = zext i25 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [16777216 x i25]* %a, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="25" op_1_bw="24">
<![CDATA[
:2  store i25 %k_0, i25* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %b_addr = getelementptr [16777216 x i25]* %b, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="25" op_1_bw="24">
<![CDATA[
:4  store i25 %k_0, i25* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %c_addr = getelementptr [16777216 x i25]* %c, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="25" op_1_bw="24">
<![CDATA[
:6  store i25 %k_0, i25* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_addr = getelementptr inbounds [16777216 x i32]* %out, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="24">
<![CDATA[
:8  store i32 0, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="25" op_1_bw="24">
<![CDATA[
:2  store i25 %k_0, i25* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="25" op_1_bw="24">
<![CDATA[
:4  store i25 %k_0, i25* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="25" op_1_bw="24">
<![CDATA[
:6  store i25 %k_0, i25* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="24">
<![CDATA[
:8  store i32 0, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1  %icmp_ln43 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln43, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln56 = sext i32 %idx_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr_1 = getelementptr inbounds [16777216 x i32]* %out, i64 0, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0">
<![CDATA[
.preheader:0  %k1_0 = phi i25 [ %k_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader:1  %icmp_ln45 = icmp eq i25 %k1_0, -16777216

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16777216, i64 16777216, i64 16777216) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader:3  %k_1 = add i25 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln45, label %.preheader1.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="25">
<![CDATA[
:0  %zext_ln46 = zext i25 %k1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr_1 = getelementptr [16777216 x i25]* %a, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
:2  %a_load = load i25* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:5  %add_ln46 = add i25 -432, %k1_0

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="25">
<![CDATA[
:6  %sext_ln46 = sext i25 %add_ln46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_addr_2 = getelementptr [16777216 x i25]* %a, i64 0, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="24">
<![CDATA[
:8  %a_load_1 = load i25* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %b_addr_1 = getelementptr [16777216 x i25]* %b, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="24">
<![CDATA[
:15  %b_load = load i25* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %c_addr_1 = getelementptr [16777216 x i25]* %c, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="24">
<![CDATA[
:31  %c_load = load i25* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
:2  %a_load = load i25* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="24">
<![CDATA[
:8  %a_load_1 = load i25* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="24">
<![CDATA[
:15  %b_load = load i25* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="24">
<![CDATA[
:31  %c_load = load i25* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
:2  %a_load = load i25* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="24">
<![CDATA[
:8  %a_load_1 = load i25* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="24">
<![CDATA[
:15  %b_load = load i25* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="24">
<![CDATA[
:31  %c_load = load i25* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
:2  %a_load = load i25* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="25">
<![CDATA[
:3  %zext_ln46_1 = zext i25 %a_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="25">
<![CDATA[
:4  %zext_ln46_2 = zext i25 %a_load to i26

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="24">
<![CDATA[
:8  %a_load_1 = load i25* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="25">
<![CDATA[
:9  %zext_ln46_3 = zext i25 %a_load_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln46 = mul nsw i32 %zext_ln46_1, %zext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="24">
<![CDATA[
:15  %b_load = load i25* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %mul_ln46_2 = mul nsw i32 78, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="25">
<![CDATA[
:20  %trunc_ln46 = trunc i25 %a_load to i24

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:21  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln46, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="25" op_2_bw="5">
<![CDATA[
:22  %shl_ln46_1 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %a_load, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln46_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="30">
<![CDATA[
:23  %zext_ln46_5 = zext i30 %shl_ln46_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:24  %add_ln46_8 = add i31 -5184, %zext_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="31">
<![CDATA[
:25  %sext_ln46_1 = sext i31 %add_ln46_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %add_ln46_4 = add nsw i32 %sext_ln46_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="24">
<![CDATA[
:31  %c_load = load i25* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="25">
<![CDATA[
:33  %zext_ln46_7 = zext i25 %c_load to i28

]]></Node>
<StgValue><ssdm name="zext_ln46_7"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:34  %add_ln46_6 = add i26 -207, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
:37  %shl_ln46_2 = call i26 @_ssdm_op_BitConcatenate.i26.i25.i1(i25 %a_load, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln46_2"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="27" op_0_bw="26">
<![CDATA[
:38  %zext_ln46_8 = zext i26 %shl_ln46_2 to i27

]]></Node>
<StgValue><ssdm name="zext_ln46_8"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:39  %add_ln46_7 = add i27 144, %zext_ln46_8

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="27">
<![CDATA[
:40  %zext_ln46_9 = zext i27 %add_ln46_7 to i28

]]></Node>
<StgValue><ssdm name="zext_ln46_9"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:41  %sub_ln46 = sub i28 %zext_ln46_9, %zext_ln46_7

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln46_1 = add nsw i32 62208, %mul_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %mul_ln46_1 = mul nsw i32 %zext_ln46_1, %add_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="25">
<![CDATA[
:16  %zext_ln46_4 = zext i25 %b_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %add_ln46_3 = add nsw i32 -9504, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %mul_ln46_3 = mul nsw i32 %zext_ln46_1, %add_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %mul_ln46_4 = mul nsw i32 %zext_ln46_4, %add_ln46_4

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="26">
<![CDATA[
:35  %sext_ln46_2 = sext i26 %add_ln46_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %mul_ln46_6 = mul nsw i32 %zext_ln46_1, %sext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_6"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="28">
<![CDATA[
:42  %sext_ln46_3 = sext i28 %sub_ln46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_3"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %mul_ln46_7 = mul nsw i32 %zext_ln46_4, %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln46_7"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %add_ln46_9 = add i32 3456, %mul_ln46_6

]]></Node>
<StgValue><ssdm name="add_ln46_9"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sub_ln46_1 = sub i32 %add_ln46_9, %mul_ln46_7

]]></Node>
<StgValue><ssdm name="sub_ln46_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln46_2 = add nsw i32 -2985984, %mul_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %add_ln46_5 = add nsw i32 %mul_ln46_3, %mul_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %mul_ln46_5 = mul i32 %add_ln46_2, %add_ln46_5

]]></Node>
<StgValue><ssdm name="mul_ln46_5"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="25">
<![CDATA[
:32  %zext_ln46_6 = zext i25 %c_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %mul_ln46_8 = mul i32 %zext_ln46_6, %sub_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp = add i32 %mul_ln46_5, %mul_ln46_8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %mul_ln46_9 = mul i32 %zext_ln46_6, %tmp

]]></Node>
<StgValue><ssdm name="mul_ln46_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %mul_ln46_10 = mul i32 %mul_ln46_9, %zext_ln46_4

]]></Node>
<StgValue><ssdm name="mul_ln46_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %out_addr_2 = getelementptr inbounds [16777216 x i32]* %out, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="24">
<![CDATA[
:51  store i32 %mul_ln46_10, i32* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="24">
<![CDATA[
:51  store i32 %mul_ln46_10, i32* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="130" st_id="17" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32">
<![CDATA[
:3  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="154" name="idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="156" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="157" from="idx" to="specbitsmap_ln0" fromId="154" toId="18">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specbitsmap_ln0" fromId="159" toId="19">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="161" toId="20">
</dataflow>
<dataflow id="164" from="poly5_str" to="spectopmodule_ln0" fromId="163" toId="20">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_auto.i32" to="idx_read" fromId="165" toId="21">
</dataflow>
<dataflow id="167" from="idx" to="idx_read" fromId="154" toId="21">
</dataflow>
<dataflow id="169" from="StgValue_168" to="a" fromId="168" toId="22">
</dataflow>
<dataflow id="170" from="StgValue_168" to="b" fromId="168" toId="23">
</dataflow>
<dataflow id="171" from="StgValue_168" to="c" fromId="168" toId="24">
</dataflow>
<dataflow id="172" from="StgValue_168" to="out" fromId="168" toId="25">
</dataflow>
<dataflow id="174" from="StgValue_173" to="k_0" fromId="173" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="br_ln33" to="k_0" fromId="26" toId="27">
</dataflow>
<dataflow id="176" from="k" to="k_0" fromId="30" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="br_ln33" to="k_0" fromId="46" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="178" from="k_0" to="icmp_ln33" fromId="27" toId="28">
</dataflow>
<dataflow id="180" from="StgValue_179" to="icmp_ln33" fromId="179" toId="28">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="181" toId="29">
</dataflow>
<dataflow id="184" from="StgValue_183" to="empty" fromId="183" toId="29">
</dataflow>
<dataflow id="185" from="StgValue_183" to="empty" fromId="183" toId="29">
</dataflow>
<dataflow id="186" from="StgValue_183" to="empty" fromId="183" toId="29">
</dataflow>
<dataflow id="187" from="k_0" to="k" fromId="27" toId="30">
</dataflow>
<dataflow id="189" from="StgValue_188" to="k" fromId="188" toId="30">
</dataflow>
<dataflow id="190" from="icmp_ln33" to="br_ln33" fromId="28" toId="31">
</dataflow>
<dataflow id="191" from="k_0" to="zext_ln34" fromId="27" toId="32">
</dataflow>
<dataflow id="192" from="a" to="a_addr" fromId="22" toId="33">
</dataflow>
<dataflow id="194" from="StgValue_193" to="a_addr" fromId="193" toId="33">
</dataflow>
<dataflow id="195" from="zext_ln34" to="a_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="196" from="k_0" to="store_ln34" fromId="27" toId="34">
</dataflow>
<dataflow id="197" from="a_addr" to="store_ln34" fromId="33" toId="34">
</dataflow>
<dataflow id="198" from="b" to="b_addr" fromId="23" toId="35">
</dataflow>
<dataflow id="199" from="StgValue_193" to="b_addr" fromId="193" toId="35">
</dataflow>
<dataflow id="200" from="zext_ln34" to="b_addr" fromId="32" toId="35">
</dataflow>
<dataflow id="201" from="k_0" to="store_ln35" fromId="27" toId="36">
</dataflow>
<dataflow id="202" from="b_addr" to="store_ln35" fromId="35" toId="36">
</dataflow>
<dataflow id="203" from="c" to="c_addr" fromId="24" toId="37">
</dataflow>
<dataflow id="204" from="StgValue_193" to="c_addr" fromId="193" toId="37">
</dataflow>
<dataflow id="205" from="zext_ln34" to="c_addr" fromId="32" toId="37">
</dataflow>
<dataflow id="206" from="k_0" to="store_ln36" fromId="27" toId="38">
</dataflow>
<dataflow id="207" from="c_addr" to="store_ln36" fromId="37" toId="38">
</dataflow>
<dataflow id="208" from="out" to="out_addr" fromId="25" toId="39">
</dataflow>
<dataflow id="209" from="StgValue_193" to="out_addr" fromId="193" toId="39">
</dataflow>
<dataflow id="210" from="zext_ln34" to="out_addr" fromId="32" toId="39">
</dataflow>
<dataflow id="211" from="StgValue_159" to="store_ln37" fromId="159" toId="40">
</dataflow>
<dataflow id="212" from="out_addr" to="store_ln37" fromId="39" toId="40">
</dataflow>
<dataflow id="213" from="k_0" to="store_ln34" fromId="27" toId="42">
</dataflow>
<dataflow id="214" from="a_addr" to="store_ln34" fromId="33" toId="42">
</dataflow>
<dataflow id="215" from="k_0" to="store_ln35" fromId="27" toId="43">
</dataflow>
<dataflow id="216" from="b_addr" to="store_ln35" fromId="35" toId="43">
</dataflow>
<dataflow id="217" from="k_0" to="store_ln36" fromId="27" toId="44">
</dataflow>
<dataflow id="218" from="c_addr" to="store_ln36" fromId="37" toId="44">
</dataflow>
<dataflow id="219" from="StgValue_159" to="store_ln37" fromId="159" toId="45">
</dataflow>
<dataflow id="220" from="out_addr" to="store_ln37" fromId="39" toId="45">
</dataflow>
<dataflow id="221" from="i" to="i_0" fromId="50" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="br_ln0" to="i_0" fromId="72" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="224" from="StgValue_223" to="i_0" fromId="223" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="br_ln43" to="i_0" fromId="41" toId="47">
</dataflow>
<dataflow id="226" from="i_0" to="icmp_ln43" fromId="47" toId="48">
</dataflow>
<dataflow id="228" from="StgValue_227" to="icmp_ln43" fromId="227" toId="48">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="181" toId="49">
</dataflow>
<dataflow id="231" from="StgValue_230" to="empty_3" fromId="230" toId="49">
</dataflow>
<dataflow id="232" from="StgValue_230" to="empty_3" fromId="230" toId="49">
</dataflow>
<dataflow id="233" from="StgValue_230" to="empty_3" fromId="230" toId="49">
</dataflow>
<dataflow id="234" from="i_0" to="i" fromId="47" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_235" to="i" fromId="235" toId="50">
</dataflow>
<dataflow id="237" from="icmp_ln43" to="br_ln43" fromId="48" toId="51">
</dataflow>
<dataflow id="238" from="idx_read" to="sext_ln56" fromId="21" toId="53">
</dataflow>
<dataflow id="239" from="out" to="out_addr_1" fromId="25" toId="54">
</dataflow>
<dataflow id="240" from="StgValue_193" to="out_addr_1" fromId="193" toId="54">
</dataflow>
<dataflow id="241" from="sext_ln56" to="out_addr_1" fromId="53" toId="54">
</dataflow>
<dataflow id="242" from="out_addr_1" to="v" fromId="54" toId="55">
</dataflow>
<dataflow id="243" from="k_1" to="k1_0" fromId="59" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="br_ln45" to="k1_0" fromId="127" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="245" from="StgValue_173" to="k1_0" fromId="173" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="br_ln45" to="k1_0" fromId="52" toId="56">
</dataflow>
<dataflow id="247" from="k1_0" to="icmp_ln45" fromId="56" toId="57">
</dataflow>
<dataflow id="248" from="StgValue_179" to="icmp_ln45" fromId="179" toId="57">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="181" toId="58">
</dataflow>
<dataflow id="250" from="StgValue_183" to="empty_4" fromId="183" toId="58">
</dataflow>
<dataflow id="251" from="StgValue_183" to="empty_4" fromId="183" toId="58">
</dataflow>
<dataflow id="252" from="StgValue_183" to="empty_4" fromId="183" toId="58">
</dataflow>
<dataflow id="253" from="k1_0" to="k_1" fromId="56" toId="59">
</dataflow>
<dataflow id="254" from="StgValue_188" to="k_1" fromId="188" toId="59">
</dataflow>
<dataflow id="255" from="icmp_ln45" to="br_ln45" fromId="57" toId="60">
</dataflow>
<dataflow id="256" from="k1_0" to="zext_ln46" fromId="56" toId="61">
</dataflow>
<dataflow id="257" from="a" to="a_addr_1" fromId="22" toId="62">
</dataflow>
<dataflow id="258" from="StgValue_193" to="a_addr_1" fromId="193" toId="62">
</dataflow>
<dataflow id="259" from="zext_ln46" to="a_addr_1" fromId="61" toId="62">
</dataflow>
<dataflow id="260" from="a_addr_1" to="a_load" fromId="62" toId="63">
</dataflow>
<dataflow id="262" from="StgValue_261" to="add_ln46" fromId="261" toId="64">
</dataflow>
<dataflow id="263" from="k1_0" to="add_ln46" fromId="56" toId="64">
</dataflow>
<dataflow id="264" from="add_ln46" to="sext_ln46" fromId="64" toId="65">
</dataflow>
<dataflow id="265" from="a" to="a_addr_2" fromId="22" toId="66">
</dataflow>
<dataflow id="266" from="StgValue_193" to="a_addr_2" fromId="193" toId="66">
</dataflow>
<dataflow id="267" from="sext_ln46" to="a_addr_2" fromId="65" toId="66">
</dataflow>
<dataflow id="268" from="a_addr_2" to="a_load_1" fromId="66" toId="67">
</dataflow>
<dataflow id="269" from="b" to="b_addr_1" fromId="23" toId="68">
</dataflow>
<dataflow id="270" from="StgValue_193" to="b_addr_1" fromId="193" toId="68">
</dataflow>
<dataflow id="271" from="zext_ln46" to="b_addr_1" fromId="61" toId="68">
</dataflow>
<dataflow id="272" from="b_addr_1" to="b_load" fromId="68" toId="69">
</dataflow>
<dataflow id="273" from="c" to="c_addr_1" fromId="24" toId="70">
</dataflow>
<dataflow id="274" from="StgValue_193" to="c_addr_1" fromId="193" toId="70">
</dataflow>
<dataflow id="275" from="zext_ln46" to="c_addr_1" fromId="61" toId="70">
</dataflow>
<dataflow id="276" from="c_addr_1" to="c_load" fromId="70" toId="71">
</dataflow>
<dataflow id="277" from="a_addr_1" to="a_load" fromId="62" toId="73">
</dataflow>
<dataflow id="278" from="a_addr_2" to="a_load_1" fromId="66" toId="74">
</dataflow>
<dataflow id="279" from="b_addr_1" to="b_load" fromId="68" toId="75">
</dataflow>
<dataflow id="280" from="c_addr_1" to="c_load" fromId="70" toId="76">
</dataflow>
<dataflow id="281" from="a_addr_1" to="a_load" fromId="62" toId="77">
</dataflow>
<dataflow id="282" from="a_addr_2" to="a_load_1" fromId="66" toId="78">
</dataflow>
<dataflow id="283" from="b_addr_1" to="b_load" fromId="68" toId="79">
</dataflow>
<dataflow id="284" from="c_addr_1" to="c_load" fromId="70" toId="80">
</dataflow>
<dataflow id="285" from="a_addr_1" to="a_load" fromId="62" toId="81">
</dataflow>
<dataflow id="286" from="a_load" to="zext_ln46_1" fromId="81" toId="82">
</dataflow>
<dataflow id="287" from="a_load" to="zext_ln46_2" fromId="81" toId="83">
</dataflow>
<dataflow id="288" from="a_addr_2" to="a_load_1" fromId="66" toId="84">
</dataflow>
<dataflow id="289" from="a_load_1" to="zext_ln46_3" fromId="84" toId="85">
</dataflow>
<dataflow id="290" from="zext_ln46_1" to="mul_ln46" fromId="82" toId="86">
</dataflow>
<dataflow id="291" from="zext_ln46_3" to="mul_ln46" fromId="85" toId="86">
</dataflow>
<dataflow id="292" from="b_addr_1" to="b_load" fromId="68" toId="87">
</dataflow>
<dataflow id="294" from="StgValue_293" to="mul_ln46_2" fromId="293" toId="88">
</dataflow>
<dataflow id="295" from="zext_ln46_1" to="mul_ln46_2" fromId="82" toId="88">
</dataflow>
<dataflow id="296" from="a_load" to="trunc_ln46" fromId="81" toId="89">
</dataflow>
<dataflow id="298" from="_ssdm_op_BitConcatenate.i32.i24.i8" to="shl_ln" fromId="297" toId="90">
</dataflow>
<dataflow id="299" from="trunc_ln46" to="shl_ln" fromId="89" toId="90">
</dataflow>
<dataflow id="301" from="StgValue_300" to="shl_ln" fromId="300" toId="90">
</dataflow>
<dataflow id="303" from="_ssdm_op_BitConcatenate.i30.i25.i5" to="shl_ln46_1" fromId="302" toId="91">
</dataflow>
<dataflow id="304" from="a_load" to="shl_ln46_1" fromId="81" toId="91">
</dataflow>
<dataflow id="306" from="StgValue_305" to="shl_ln46_1" fromId="305" toId="91">
</dataflow>
<dataflow id="307" from="shl_ln46_1" to="zext_ln46_5" fromId="91" toId="92">
</dataflow>
<dataflow id="309" from="StgValue_308" to="add_ln46_8" fromId="308" toId="93">
</dataflow>
<dataflow id="310" from="zext_ln46_5" to="add_ln46_8" fromId="92" toId="93">
</dataflow>
<dataflow id="311" from="add_ln46_8" to="sext_ln46_1" fromId="93" toId="94">
</dataflow>
<dataflow id="312" from="sext_ln46_1" to="add_ln46_4" fromId="94" toId="95">
</dataflow>
<dataflow id="313" from="shl_ln" to="add_ln46_4" fromId="90" toId="95">
</dataflow>
<dataflow id="314" from="c_addr_1" to="c_load" fromId="70" toId="96">
</dataflow>
<dataflow id="315" from="c_load" to="zext_ln46_7" fromId="96" toId="97">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln46_6" fromId="316" toId="98">
</dataflow>
<dataflow id="318" from="zext_ln46_2" to="add_ln46_6" fromId="83" toId="98">
</dataflow>
<dataflow id="320" from="_ssdm_op_BitConcatenate.i26.i25.i1" to="shl_ln46_2" fromId="319" toId="99">
</dataflow>
<dataflow id="321" from="a_load" to="shl_ln46_2" fromId="81" toId="99">
</dataflow>
<dataflow id="323" from="StgValue_322" to="shl_ln46_2" fromId="322" toId="99">
</dataflow>
<dataflow id="324" from="shl_ln46_2" to="zext_ln46_8" fromId="99" toId="100">
</dataflow>
<dataflow id="326" from="StgValue_325" to="add_ln46_7" fromId="325" toId="101">
</dataflow>
<dataflow id="327" from="zext_ln46_8" to="add_ln46_7" fromId="100" toId="101">
</dataflow>
<dataflow id="328" from="add_ln46_7" to="zext_ln46_9" fromId="101" toId="102">
</dataflow>
<dataflow id="329" from="zext_ln46_9" to="sub_ln46" fromId="102" toId="103">
</dataflow>
<dataflow id="330" from="zext_ln46_7" to="sub_ln46" fromId="97" toId="103">
</dataflow>
<dataflow id="332" from="StgValue_331" to="add_ln46_1" fromId="331" toId="104">
</dataflow>
<dataflow id="333" from="mul_ln46" to="add_ln46_1" fromId="86" toId="104">
</dataflow>
<dataflow id="334" from="zext_ln46_1" to="mul_ln46_1" fromId="82" toId="105">
</dataflow>
<dataflow id="335" from="add_ln46_1" to="mul_ln46_1" fromId="104" toId="105">
</dataflow>
<dataflow id="336" from="b_load" to="zext_ln46_4" fromId="87" toId="106">
</dataflow>
<dataflow id="338" from="StgValue_337" to="add_ln46_3" fromId="337" toId="107">
</dataflow>
<dataflow id="339" from="mul_ln46_2" to="add_ln46_3" fromId="88" toId="107">
</dataflow>
<dataflow id="340" from="zext_ln46_1" to="mul_ln46_3" fromId="82" toId="108">
</dataflow>
<dataflow id="341" from="add_ln46_3" to="mul_ln46_3" fromId="107" toId="108">
</dataflow>
<dataflow id="342" from="zext_ln46_4" to="mul_ln46_4" fromId="106" toId="109">
</dataflow>
<dataflow id="343" from="add_ln46_4" to="mul_ln46_4" fromId="95" toId="109">
</dataflow>
<dataflow id="344" from="add_ln46_6" to="sext_ln46_2" fromId="98" toId="110">
</dataflow>
<dataflow id="345" from="zext_ln46_1" to="mul_ln46_6" fromId="82" toId="111">
</dataflow>
<dataflow id="346" from="sext_ln46_2" to="mul_ln46_6" fromId="110" toId="111">
</dataflow>
<dataflow id="347" from="sub_ln46" to="sext_ln46_3" fromId="103" toId="112">
</dataflow>
<dataflow id="348" from="zext_ln46_4" to="mul_ln46_7" fromId="106" toId="113">
</dataflow>
<dataflow id="349" from="sext_ln46_3" to="mul_ln46_7" fromId="112" toId="113">
</dataflow>
<dataflow id="351" from="StgValue_350" to="add_ln46_9" fromId="350" toId="114">
</dataflow>
<dataflow id="352" from="mul_ln46_6" to="add_ln46_9" fromId="111" toId="114">
</dataflow>
<dataflow id="353" from="add_ln46_9" to="sub_ln46_1" fromId="114" toId="115">
</dataflow>
<dataflow id="354" from="mul_ln46_7" to="sub_ln46_1" fromId="113" toId="115">
</dataflow>
<dataflow id="356" from="StgValue_355" to="add_ln46_2" fromId="355" toId="116">
</dataflow>
<dataflow id="357" from="mul_ln46_1" to="add_ln46_2" fromId="105" toId="116">
</dataflow>
<dataflow id="358" from="mul_ln46_3" to="add_ln46_5" fromId="108" toId="117">
</dataflow>
<dataflow id="359" from="mul_ln46_4" to="add_ln46_5" fromId="109" toId="117">
</dataflow>
<dataflow id="360" from="add_ln46_2" to="mul_ln46_5" fromId="116" toId="118">
</dataflow>
<dataflow id="361" from="add_ln46_5" to="mul_ln46_5" fromId="117" toId="118">
</dataflow>
<dataflow id="362" from="c_load" to="zext_ln46_6" fromId="96" toId="119">
</dataflow>
<dataflow id="363" from="zext_ln46_6" to="mul_ln46_8" fromId="119" toId="120">
</dataflow>
<dataflow id="364" from="sub_ln46_1" to="mul_ln46_8" fromId="115" toId="120">
</dataflow>
<dataflow id="365" from="mul_ln46_5" to="tmp" fromId="118" toId="121">
</dataflow>
<dataflow id="366" from="mul_ln46_8" to="tmp" fromId="120" toId="121">
</dataflow>
<dataflow id="367" from="zext_ln46_6" to="mul_ln46_9" fromId="119" toId="122">
</dataflow>
<dataflow id="368" from="tmp" to="mul_ln46_9" fromId="121" toId="122">
</dataflow>
<dataflow id="369" from="mul_ln46_9" to="mul_ln46_10" fromId="122" toId="123">
</dataflow>
<dataflow id="370" from="zext_ln46_4" to="mul_ln46_10" fromId="106" toId="123">
</dataflow>
<dataflow id="371" from="out" to="out_addr_2" fromId="25" toId="124">
</dataflow>
<dataflow id="372" from="StgValue_193" to="out_addr_2" fromId="193" toId="124">
</dataflow>
<dataflow id="373" from="zext_ln46" to="out_addr_2" fromId="61" toId="124">
</dataflow>
<dataflow id="374" from="mul_ln46_10" to="store_ln46" fromId="123" toId="125">
</dataflow>
<dataflow id="375" from="out_addr_2" to="store_ln46" fromId="124" toId="125">
</dataflow>
<dataflow id="376" from="mul_ln46_10" to="store_ln46" fromId="123" toId="126">
</dataflow>
<dataflow id="377" from="out_addr_2" to="store_ln46" fromId="124" toId="126">
</dataflow>
<dataflow id="378" from="out_addr_1" to="v" fromId="54" toId="128">
</dataflow>
<dataflow id="379" from="out_addr_1" to="v" fromId="54" toId="129">
</dataflow>
<dataflow id="380" from="out_addr_1" to="v" fromId="54" toId="130">
</dataflow>
<dataflow id="381" from="v" to="ret_ln63" fromId="130" toId="131">
</dataflow>
<dataflow id="382" from="icmp_ln33" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="383" from="icmp_ln43" to="StgValue_4" fromId="48" toId="4">
</dataflow>
<dataflow id="384" from="icmp_ln45" to="StgValue_5" fromId="57" toId="5">
</dataflow>
</dataflows>


</stg>
