// Seed: 3564168145
module module_0 (
    output wor id_0,
    output wire id_1,
    input wand id_2,
    input tri id_3
    , id_10,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8
);
  assign id_0 = 1;
  specify
    (id_11 => id_12) = 1;
    (id_13 => id_14) = (~1  : 1  : id_8, 1  : -1  : id_6);
    (id_15 => id_16) = (1  : 1  : id_11, id_15  : id_13  : id_5);
    (posedge id_17 => (id_18 +: 1)) = (1  : 1  : 1, id_5);
  endspecify
  wire id_19;
  assign id_10 = id_17;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
    , id_5,
    inout wire id_2,
    output wor id_3
);
  assign id_5 = 1;
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_2, id_2, id_1, id_2, id_2
  );
endmodule
