
---------- Begin Simulation Statistics ----------
final_tick                               661112026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314959                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854616                       # Number of bytes of host memory used
host_op_rate                                   315653                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5000.65                       # Real time elapsed on the host
host_tick_rate                               18778166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000004                       # Number of instructions simulated
sim_ops                                    1578472296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093903                       # Number of seconds simulated
sim_ticks                                 93903062000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       928557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1856570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.995600                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      16000440                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     16001144                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        97264                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     24132368                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      24531153                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        171369                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       267573219                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      268163163                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        97086                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         23291567                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     37616056                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      4298623                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500000283                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    500496385                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    187216941                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.673350                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.209121                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     69040459     36.88%     36.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     50301926     26.87%     63.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2       480975      0.26%     64.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8269784      4.42%     68.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      1837240      0.98%     69.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9418182      5.03%     74.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2711394      1.45%     75.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      7540925      4.03%     79.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     37616056     20.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    187216941                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       123102                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       476324961                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           141393306                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        39092      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    283530479     56.65%     56.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       195992      0.04%     56.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     56.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       249860      0.05%     56.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp       249826      0.05%     56.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt        50210      0.01%     56.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          528      0.00%     56.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc          298      0.00%     56.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv        49069      0.01%     56.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc         1488      0.00%     56.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     56.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd       117276      0.02%     56.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     56.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       278631      0.06%     56.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       156368      0.03%     56.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        48998      0.01%     56.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       127018      0.03%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    141393306     28.25%     85.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     74007946     14.79%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    500496385                       # Class of committed instruction
system.switch_cpus_1.commit.refs            215401252                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts         1795206                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           500496104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.375612                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.375612                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    103818304                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          200                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     15816077                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    506008130                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       18989463                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        26199823                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       100475                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          820                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     38697784                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          24531153                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        52930216                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           187672399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           17                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            508283125                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          133                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        201348                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.130620                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles        32630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     16171809                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.706425                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    187805857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.709928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.295560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       91964620     48.97%     48.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        9835523      5.24%     54.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18461122      9.83%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4383351      2.33%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4026672      2.14%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4215012      2.24%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       11848950      6.31%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3807721      2.03%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       39262886     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    187805857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                   267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       139724                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       23613862                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                 336                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.676980                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          216009595                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         74059047                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        902293                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142234215                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           54                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     74203598                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    504794869                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    141950548                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        92786                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    502753285                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         7117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1093057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       100475                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1103259                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         5693                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7449335                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3477                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        30068                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       840893                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       195643                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3477                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        39689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       100035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       769974291                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           502556966                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.513613                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       395468962                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.675935                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            502622152                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1002112182                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     402998807                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.662320                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.662320                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        45815      0.01%      0.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    284781322     56.63%     56.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       215787      0.04%     56.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     56.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       397926      0.08%     56.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp       354703      0.07%     56.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt        54859      0.01%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          553      0.00%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc          302      0.00%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv        54198      0.01%     56.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         1781      0.00%     56.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     56.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd       136050      0.03%     56.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       338940      0.07%     56.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       183172      0.04%     56.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        54190      0.01%     57.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       140060      0.03%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    142021975     28.24%     85.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     74064442     14.73%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    502846075                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                83                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult           71     85.54%     85.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            3      3.61%     89.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            1      1.20%     90.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            8      9.64%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    500457758                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1188874221                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    500189279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    505524460                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        504794533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       502846075                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4298378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       173653                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5879161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    187805857                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.677478                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.811420                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     54899963     29.23%     29.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      4544732      2.42%     31.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      5137825      2.74%     34.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      4867655      2.59%     36.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    118355682     63.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    187805857                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.677474                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses      2342585                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads      4797518                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses      2367687                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes      3571906                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     14346290                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17806340                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142234215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     74203598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     305626170                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes       648758                       # number of misc regfile writes
system.switch_cpus_1.numCycles              187806124                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles       2112379                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    670945661                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32922935                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       29785683                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      6638226                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          451                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1285762582                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    505438977                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    678230248                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        54027966                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     53426331                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       100475                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101236596                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        7284502                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1005780884                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       542751                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        36467                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       135760110                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups      3709566                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          654395893                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1010180155                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads        3172850                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes       1949436                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1471363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       184207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2942743                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         184207                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              38845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       892564                       # Transaction distribution
system.membus.trans_dist::CleanEvict            35993                       # Transaction distribution
system.membus.trans_dist::ReadExReq            889168                       # Transaction distribution
system.membus.trans_dist::ReadExResp           889168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38845                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2784583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2784583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    116516928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116516928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            928013                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  928013    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              928013                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5717600500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4907559000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 661112026500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             80667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2288183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          268933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1390713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1390713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            17                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80650                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4414089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4414123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    183486848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              183487936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1085753                       # Total snoops (count)
system.tol2bus.snoopTraffic                  57124096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2557133                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258548                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2372926     92.80%     92.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 184207      7.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2557133                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2866990500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2207044500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       543367                       # number of demand (read+write) hits
system.l2.demand_hits::total                   543367                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       543367                       # number of overall hits
system.l2.overall_hits::total                  543367                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       927996                       # number of demand (read+write) misses
system.l2.demand_misses::total                 928013                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       927996                       # number of overall misses
system.l2.overall_misses::total                928013                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      1381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  79554573000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79555954500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      1381500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  79554573000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79555954500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1471363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1471380                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1471363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1471380                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.630705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.630709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.630705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.630709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 81264.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 85727.280074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85727.198326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 81264.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 85727.280074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85727.198326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              892564                       # number of writebacks
system.l2.writebacks::total                    892564                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       927996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            928013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       927996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           928013                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      1347500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  77698581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77699928500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      1347500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  77698581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77699928500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.630705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.630709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.630705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.630709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79264.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 83727.280074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83727.198326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79264.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 83727.280074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83727.198326                       # average overall mshr miss latency
system.l2.replacements                        1085753                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1395619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1395619                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1395619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1395619                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27011                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27011                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       501545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                501545                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       889168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              889168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  76495057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   76495057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1390713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1390713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.639361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86029.926291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86029.926291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       889168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         889168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  74716721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  74716721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.639361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.639361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84029.926291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84029.926291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      1381500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1381500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 81264.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81264.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      1347500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1347500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79264.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79264.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        41822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        38828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   3059515500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3059515500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data        80650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.481438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 78796.628722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78796.628722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        38828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2981859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2981859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.481438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 76796.628722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76796.628722                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                     2943717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1102137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.670917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1387.168797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   153.707759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.172677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 14842.950767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.009382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.905942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  48169641                       # Number of tag accesses
system.l2.tags.data_accesses                 48169641                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     59391744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59392832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57124096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57124096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       927996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              928013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       892564                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             892564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        11586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    632479311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             632490898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        11586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      608330493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            608330493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      608330493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        11586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    632479311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1240821391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    892564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    927898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000339362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51798                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51798                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2491547                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             843484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      928013                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     892564                       # Number of write requests accepted
system.mem_ctrls.readBursts                    928013                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   892564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             54512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             63521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             50748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             51306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            57147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            63014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29493843250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4639575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46892249500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31785.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50535.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   634045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  341819                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                928013                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               892564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  415888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  305469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  203746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  52134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       844585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.947380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.925082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.624971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       515083     60.99%     60.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       205729     24.36%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57757      6.84%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31838      3.77%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9974      1.18%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10072      1.19%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9166      1.09%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3743      0.44%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1223      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       844585                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.913935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.698397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.762501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5               9      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7              31      0.06%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9              88      0.17%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           339      0.65%      0.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13          1413      2.73%      3.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          8166     15.77%     19.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17         11994     23.16%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         16960     32.74%     75.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          8336     16.09%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          2659      5.13%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          1297      2.50%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           395      0.76%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            76      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            24      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51798                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.231129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.178892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.364444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24518     47.33%     47.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4793      9.25%     56.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12593     24.31%     80.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6581     12.71%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2665      5.14%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              532      1.03%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               90      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51798                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59386560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57122432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59392832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57124096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       632.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       608.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    632.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    608.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93914936500                       # Total gap between requests
system.mem_ctrls.avgGap                      51585.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     59385472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57122432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 11586.416638895120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 632412519.199853181839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 608312772.590951323509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       927996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       892564                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       782250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  46891467250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2296002129500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     46014.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     50529.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2572366.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3002348580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1595782320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3275946240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2324486880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7412558400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38905788330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3296006880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59812917630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.964507                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7475029000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3135600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  83292433000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3028016880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1609417755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3349366860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2334561480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7412558400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38736107310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3438896160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59908924845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.986915                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7920973750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3135600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82846488250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    999999349                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     52930197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1127929547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    999999349                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000001                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     52930197                       # number of overall hits
system.cpu.icache.overall_hits::total      1127929547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1079                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1060                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total          1079                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1523000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1523000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1523000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1523000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000000409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     52930216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1127930626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000000409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     52930216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1127930626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 80157.894737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  1411.492122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 80157.894737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  1411.492122                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      1399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      1399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1399000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    999999349                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     52930197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1127929547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1079                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1523000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1523000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000000409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     52930216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1127930626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 80157.894737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  1411.492122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      1399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1049.310610                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1127930624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1077                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1047289.344475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1046.926240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.384370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.255597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.000582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.256179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1067                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1067                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.260498                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4511723581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4511723581                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    427457012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     32104419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    199172108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        658733539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    427458147                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     32104419                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    199172108                       # number of overall hits
system.cpu.dcache.overall_hits::total       658734674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2913616                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       221863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9265920                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12401399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2913621                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       221863                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9265920                       # number of overall misses
system.cpu.dcache.overall_misses::total      12401404                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12191594000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 512667878114                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 524859472114                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12191594000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 512667878114                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 524859472114                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    430370628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     32326282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    208438028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    671134938                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    430371768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     32326282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    208438028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    671136078                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.044454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006770                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.044454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018478                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54951.001294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 55328.329849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42322.601838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54951.001294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 55328.329849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42322.584775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       419308                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5874                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.383725                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4376656                       # number of writebacks
system.cpu.dcache.writebacks::total           4376656                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      7794557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7794557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      7794557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7794557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       221863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1471363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1693226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       221863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1471363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1693226                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12080662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  82545387435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94626049935                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12080662500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  82545387435                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94626049935                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54451.001294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 56101.307043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55885.067873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54451.001294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 56101.307043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55885.067873                       # average overall mshr miss latency
system.cpu.dcache.replacements                4602751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    281818057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21207115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    133737799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       436762971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       155016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        12085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       692285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        859386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    532111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  44720691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45252803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    281973073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21219200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    134430084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    437622357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44030.740588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 64598.671790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52657.133116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       611635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       611635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        12085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        80650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        92735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    526069000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   3246842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3772911500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43530.740588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 40258.431494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40684.870869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    145638955                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10897304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     65434309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      221970568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2758593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       209778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      8573635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11542006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11659482500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 467947186614                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 479606669114                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    148397548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11107082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     74007944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    233512574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018589                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018887                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.115847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55580.101345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 54579.788691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41553.146751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      7182922                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7182922                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       209778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1390713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1600491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11554593500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  79298544935                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  90853138435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55080.101345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57020.064481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56765.791520                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4073.447786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           663345401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4606847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.991194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3138.238356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   382.802879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   552.406551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.766171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.134865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2050                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5373726511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5373726511                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661112026500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 501453809500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 159658217000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
