0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/glbl.v,1634925217,verilog,,,,glbl,,,,,,,,
C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v,1634925224,verilog,,,,alu_4b_tb,,,,,,,,
C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v,1634925225,verilog,,C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v,,adder_1bit;adder_3bit;alu_4b;comparator_2bit;comparator_3bit;mult_adder_1bit;multiplier_3bit;odd_even,,,,,,,,
