{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_top:ram_top2 " "Starting Logic Optimization and Technology Mapping for Partition ram_top:ram_top2" {  } { { "top.v" "ram_top2" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 145 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 6 1503504340758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[2\] GND " "Pin \"ram_top:ram_top2\|LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[3\] GND " "Pin \"ram_top:ram_top2\|LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[4\] GND " "Pin \"ram_top:ram_top2\|LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[5\] GND " "Pin \"ram_top:ram_top2\|LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|LEDR\[6\] GND " "Pin \"ram_top:ram_top2\|LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX2\[1\] GND " "Pin \"ram_top:ram_top2\|HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX2\[2\] GND " "Pin \"ram_top:ram_top2\|HEX2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX2\[6\] VCC " "Pin \"ram_top:ram_top2\|HEX2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX5\[1\] GND " "Pin \"ram_top:ram_top2\|HEX5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX5\[2\] GND " "Pin \"ram_top:ram_top2\|HEX5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_top:ram_top2\|HEX5\[6\] VCC " "Pin \"ram_top:ram_top2\|HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/TESTS/top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 6 1503504340858 "|top|ram_top:ram_top2|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 6 1503504340858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "ram_top:ram_top2 " "Timing-Driven Synthesis is running on partition \"ram_top:ram_top2\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 6 1503504340931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 6 1503504341222 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 6 1503504341222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 6 1503504341222 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 6 1503504341222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 6 1503504341222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 6 1503504341253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:05:41 2017 " "Processing ended: Wed Aug 23 12:05:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 6 1503504341253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 6 1503504341253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 6 1503504341253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 6 1503504341253 ""}
