#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Oct  2 19:38:47 2018
# Process ID: 104720
# Current directory: D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1
# Command line: vivado.exe -log demorgan_sd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demorgan_sd.tcl
# Log file: D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/demorgan_sd.vds
# Journal file: D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source demorgan_sd.tcl -notrace
Command: synth_design -top demorgan_sd -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 115836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 350.250 ; gain = 98.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'demorgan_sd' [D:/Projects/vivado/assignment1/assignment1/assignment1.srcs/sources_1/new/demorgan_sd.v:23]
INFO: [Synth 8-638] synthesizing module 'notgate_0' [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/realtime/notgate_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'notgate_0' (1#1) [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/realtime/notgate_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'orgate_0' [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/realtime/orgate_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'orgate_0' (2#1) [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/realtime/orgate_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'andgate_0' [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/realtime/andgate_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'andgate_0' (3#1) [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/realtime/andgate_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demorgan_sd' (4#1) [D:/Projects/vivado/assignment1/assignment1/assignment1.srcs/sources_1/new/demorgan_sd.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 402.051 ; gain = 150.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 402.051 ; gain = 150.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp3/orgate_0_in_context.xdc] for cell 'xoy'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp3/orgate_0_in_context.xdc] for cell 'xoy'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp3/orgate_0_in_context.xdc] for cell 'Q4'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp3/orgate_0_in_context.xdc] for cell 'Q4'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'nx'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'nx'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'ny'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'ny'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'Q1'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'Q1'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'Q3'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp4/notgate_0_in_context.xdc] for cell 'Q3'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp5/andgate_0_in_context.xdc] for cell 'xay'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp5/andgate_0_in_context.xdc] for cell 'xay'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp5/andgate_0_in_context.xdc] for cell 'Q2'
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/.Xil/Vivado-104720-Wycer/dcp5/andgate_0_in_context.xdc] for cell 'Q2'
Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.srcs/constrs_1/new/assignment2.xdc]
Finished Parsing XDC File [D:/Projects/vivado/assignment1/assignment1/assignment1.srcs/constrs_1/new/assignment2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/vivado/assignment1/assignment1/assignment1.srcs/constrs_1/new/assignment2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demorgan_sd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demorgan_sd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 701.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 701.742 ; gain = 449.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 701.742 ; gain = 449.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Q1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Q2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Q3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Q4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ny. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xoy. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 701.742 ; gain = 449.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 701.742 ; gain = 449.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 701.742 ; gain = 449.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 729.418 ; gain = 477.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 729.418 ; gain = 477.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |notgate_0     |         4|
|2     |orgate_0      |         2|
|3     |andgate_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |andgate_0    |     1|
|2     |andgate_0__1 |     1|
|3     |notgate_0    |     1|
|4     |notgate_0__1 |     1|
|5     |notgate_0__2 |     1|
|6     |notgate_0__3 |     1|
|7     |orgate_0     |     1|
|8     |orgate_0__1  |     1|
|9     |IBUF         |     2|
|10    |OBUF         |     4|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 738.953 ; gain = 487.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 738.953 ; gain = 187.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 738.953 ; gain = 487.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 752.500 ; gain = 512.188
INFO: [Common 17-1381] The checkpoint 'D:/Projects/vivado/assignment1/assignment1/assignment1.runs/synth_1/demorgan_sd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file demorgan_sd_utilization_synth.rpt -pb demorgan_sd_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 752.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 19:39:21 2018...
