-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLPayloadFull/payload_full_ip_dut.vhd
-- Created: 2024-08-31 17:53:08
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: payload_full_ip_dut
-- Source Path: payload_full_ip/payload_full_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY payload_full_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        data_in                           :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        valid_in                          :   IN    std_logic;  -- ufix1
        last_frame                        :   IN    std_logic;  -- ufix1
        new_frame                         :   IN    std_logic;  -- ufix1
        scrambler_init_0                  :   IN    std_logic;  -- ufix1
        scrambler_init_1                  :   IN    std_logic;  -- ufix1
        scrambler_init_2                  :   IN    std_logic;  -- ufix1
        scrambler_init_3                  :   IN    std_logic;  -- ufix1
        fec_rate_0                        :   IN    std_logic;  -- ufix1
        fec_rate_1                        :   IN    std_logic;  -- ufix1
        fec_rate_2                        :   IN    std_logic;  -- ufix1
        block_size_0                      :   IN    std_logic;  -- ufix1
        block_size_1                      :   IN    std_logic;  -- ufix1
        bat_id_0                          :   IN    std_logic;  -- ufix1
        bat_id_1                          :   IN    std_logic;  -- ufix1
        bat_id_2                          :   IN    std_logic;  -- ufix1
        bat_id_3                          :   IN    std_logic;  -- ufix1
        bat_id_4                          :   IN    std_logic;  -- ufix1
        psdu_size_0                       :   IN    std_logic;  -- ufix1
        psdu_size_1                       :   IN    std_logic;  -- ufix1
        psdu_size_2                       :   IN    std_logic;  -- ufix1
        psdu_size_3                       :   IN    std_logic;  -- ufix1
        psdu_size_4                       :   IN    std_logic;  -- ufix1
        psdu_size_5                       :   IN    std_logic;  -- ufix1
        psdu_size_6                       :   IN    std_logic;  -- ufix1
        psdu_size_7                       :   IN    std_logic;  -- ufix1
        psdu_size_8                       :   IN    std_logic;  -- ufix1
        psdu_size_9                       :   IN    std_logic;  -- ufix1
        psdu_size_10                      :   IN    std_logic;  -- ufix1
        psdu_size_11                      :   IN    std_logic;  -- ufix1
        psdu_size_12                      :   IN    std_logic;  -- ufix1
        psdu_size_13                      :   IN    std_logic;  -- ufix1
        psdu_size_14                      :   IN    std_logic;  -- ufix1
        psdu_size_15                      :   IN    std_logic;  -- ufix1
        psdu_size_16                      :   IN    std_logic;  -- ufix1
        psdu_size_17                      :   IN    std_logic;  -- ufix1
        psdu_size_18                      :   IN    std_logic;  -- ufix1
        psdu_size_19                      :   IN    std_logic;  -- ufix1
        psdu_size_20                      :   IN    std_logic;  -- ufix1
        psdu_size_21                      :   IN    std_logic;  -- ufix1
        psdu_size_22                      :   IN    std_logic;  -- ufix1
        psdu_size_23                      :   IN    std_logic;  -- ufix1
        rep_number_0                      :   IN    std_logic;  -- ufix1
        rep_number_1                      :   IN    std_logic;  -- ufix1
        rep_number_2                      :   IN    std_logic;  -- ufix1
        ce_out_0                          :   OUT   std_logic;  -- ufix1
        ce_out_1                          :   OUT   std_logic;  -- ufix1
        payload                           :   OUT   std_logic;  -- ufix1
        ctrl_out_start                    :   OUT   std_logic;  -- ufix1
        ctrl_out_end                      :   OUT   std_logic;  -- ufix1
        ctrl_out_valid                    :   OUT   std_logic;  -- ufix1
        ready                             :   OUT   std_logic;  -- ufix1
        len_in_ofdm_symbols               :   OUT   std_logic_vector(15 DOWNTO 0);  -- ufix16
        bits_per_subcarrier               :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
        );
END payload_full_ip_dut;


ARCHITECTURE rtl OF payload_full_ip_dut IS

  -- Component Declarations
  COMPONENT payload_full_ip_src_payload_full
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          data_in                         :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          valid_in                        :   IN    std_logic;  -- ufix1
          last_frame                      :   IN    std_logic;  -- ufix1
          new_frame                       :   IN    std_logic;  -- ufix1
          scrambler_init_0                :   IN    std_logic;  -- ufix1
          scrambler_init_1                :   IN    std_logic;  -- ufix1
          scrambler_init_2                :   IN    std_logic;  -- ufix1
          scrambler_init_3                :   IN    std_logic;  -- ufix1
          fec_rate_0                      :   IN    std_logic;  -- ufix1
          fec_rate_1                      :   IN    std_logic;  -- ufix1
          fec_rate_2                      :   IN    std_logic;  -- ufix1
          block_size_0                    :   IN    std_logic;  -- ufix1
          block_size_1                    :   IN    std_logic;  -- ufix1
          bat_id_0                        :   IN    std_logic;  -- ufix1
          bat_id_1                        :   IN    std_logic;  -- ufix1
          bat_id_2                        :   IN    std_logic;  -- ufix1
          bat_id_3                        :   IN    std_logic;  -- ufix1
          bat_id_4                        :   IN    std_logic;  -- ufix1
          psdu_size_0                     :   IN    std_logic;  -- ufix1
          psdu_size_1                     :   IN    std_logic;  -- ufix1
          psdu_size_2                     :   IN    std_logic;  -- ufix1
          psdu_size_3                     :   IN    std_logic;  -- ufix1
          psdu_size_4                     :   IN    std_logic;  -- ufix1
          psdu_size_5                     :   IN    std_logic;  -- ufix1
          psdu_size_6                     :   IN    std_logic;  -- ufix1
          psdu_size_7                     :   IN    std_logic;  -- ufix1
          psdu_size_8                     :   IN    std_logic;  -- ufix1
          psdu_size_9                     :   IN    std_logic;  -- ufix1
          psdu_size_10                    :   IN    std_logic;  -- ufix1
          psdu_size_11                    :   IN    std_logic;  -- ufix1
          psdu_size_12                    :   IN    std_logic;  -- ufix1
          psdu_size_13                    :   IN    std_logic;  -- ufix1
          psdu_size_14                    :   IN    std_logic;  -- ufix1
          psdu_size_15                    :   IN    std_logic;  -- ufix1
          psdu_size_16                    :   IN    std_logic;  -- ufix1
          psdu_size_17                    :   IN    std_logic;  -- ufix1
          psdu_size_18                    :   IN    std_logic;  -- ufix1
          psdu_size_19                    :   IN    std_logic;  -- ufix1
          psdu_size_20                    :   IN    std_logic;  -- ufix1
          psdu_size_21                    :   IN    std_logic;  -- ufix1
          psdu_size_22                    :   IN    std_logic;  -- ufix1
          psdu_size_23                    :   IN    std_logic;  -- ufix1
          rep_number_0                    :   IN    std_logic;  -- ufix1
          rep_number_1                    :   IN    std_logic;  -- ufix1
          rep_number_2                    :   IN    std_logic;  -- ufix1
          ce_out_0                        :   OUT   std_logic;  -- ufix1
          ce_out_1                        :   OUT   std_logic;  -- ufix1
          payload                         :   OUT   std_logic;  -- ufix1
          ctrl_out_start                  :   OUT   std_logic;  -- ufix1
          ctrl_out_end                    :   OUT   std_logic;  -- ufix1
          ctrl_out_valid                  :   OUT   std_logic;  -- ufix1
          ready                           :   OUT   std_logic;  -- ufix1
          len_in_ofdm_symbols             :   OUT   std_logic_vector(15 DOWNTO 0);  -- ufix16
          bits_per_subcarrier             :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : payload_full_ip_src_payload_full
    USE ENTITY work.payload_full_ip_src_payload_full(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL valid_in_sig                     : std_logic;  -- ufix1
  SIGNAL last_frame_sig                   : std_logic;  -- ufix1
  SIGNAL new_frame_sig                    : std_logic;  -- ufix1
  SIGNAL scrambler_init_0_sig             : std_logic;  -- ufix1
  SIGNAL scrambler_init_1_sig             : std_logic;  -- ufix1
  SIGNAL scrambler_init_2_sig             : std_logic;  -- ufix1
  SIGNAL scrambler_init_3_sig             : std_logic;  -- ufix1
  SIGNAL fec_rate_0_sig                   : std_logic;  -- ufix1
  SIGNAL fec_rate_1_sig                   : std_logic;  -- ufix1
  SIGNAL fec_rate_2_sig                   : std_logic;  -- ufix1
  SIGNAL block_size_0_sig                 : std_logic;  -- ufix1
  SIGNAL block_size_1_sig                 : std_logic;  -- ufix1
  SIGNAL bat_id_0_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_1_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_2_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_3_sig                     : std_logic;  -- ufix1
  SIGNAL bat_id_4_sig                     : std_logic;  -- ufix1
  SIGNAL psdu_size_0_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_1_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_2_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_3_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_4_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_5_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_6_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_7_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_8_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_9_sig                  : std_logic;  -- ufix1
  SIGNAL psdu_size_10_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_11_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_12_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_13_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_14_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_15_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_16_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_17_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_18_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_19_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_20_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_21_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_22_sig                 : std_logic;  -- ufix1
  SIGNAL psdu_size_23_sig                 : std_logic;  -- ufix1
  SIGNAL rep_number_0_sig                 : std_logic;  -- ufix1
  SIGNAL rep_number_1_sig                 : std_logic;  -- ufix1
  SIGNAL rep_number_2_sig                 : std_logic;  -- ufix1
  SIGNAL ce_out_0_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_1_sig                     : std_logic;  -- ufix1
  SIGNAL payload_sig                      : std_logic;  -- ufix1
  SIGNAL ctrl_out_start_sig               : std_logic;  -- ufix1
  SIGNAL ctrl_out_end_sig                 : std_logic;  -- ufix1
  SIGNAL ctrl_out_valid_sig               : std_logic;  -- ufix1
  SIGNAL ready_sig                        : std_logic;  -- ufix1
  SIGNAL len_in_ofdm_symbols_sig          : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL bits_per_subcarrier_sig          : std_logic_vector(3 DOWNTO 0);  -- ufix4

BEGIN
  u_payload_full_ip_src_payload_full : payload_full_ip_src_payload_full
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset_x => reset_x,
              data_in => data_in,  -- ufix8
              valid_in => valid_in_sig,  -- ufix1
              last_frame => last_frame_sig,  -- ufix1
              new_frame => new_frame_sig,  -- ufix1
              scrambler_init_0 => scrambler_init_0_sig,  -- ufix1
              scrambler_init_1 => scrambler_init_1_sig,  -- ufix1
              scrambler_init_2 => scrambler_init_2_sig,  -- ufix1
              scrambler_init_3 => scrambler_init_3_sig,  -- ufix1
              fec_rate_0 => fec_rate_0_sig,  -- ufix1
              fec_rate_1 => fec_rate_1_sig,  -- ufix1
              fec_rate_2 => fec_rate_2_sig,  -- ufix1
              block_size_0 => block_size_0_sig,  -- ufix1
              block_size_1 => block_size_1_sig,  -- ufix1
              bat_id_0 => bat_id_0_sig,  -- ufix1
              bat_id_1 => bat_id_1_sig,  -- ufix1
              bat_id_2 => bat_id_2_sig,  -- ufix1
              bat_id_3 => bat_id_3_sig,  -- ufix1
              bat_id_4 => bat_id_4_sig,  -- ufix1
              psdu_size_0 => psdu_size_0_sig,  -- ufix1
              psdu_size_1 => psdu_size_1_sig,  -- ufix1
              psdu_size_2 => psdu_size_2_sig,  -- ufix1
              psdu_size_3 => psdu_size_3_sig,  -- ufix1
              psdu_size_4 => psdu_size_4_sig,  -- ufix1
              psdu_size_5 => psdu_size_5_sig,  -- ufix1
              psdu_size_6 => psdu_size_6_sig,  -- ufix1
              psdu_size_7 => psdu_size_7_sig,  -- ufix1
              psdu_size_8 => psdu_size_8_sig,  -- ufix1
              psdu_size_9 => psdu_size_9_sig,  -- ufix1
              psdu_size_10 => psdu_size_10_sig,  -- ufix1
              psdu_size_11 => psdu_size_11_sig,  -- ufix1
              psdu_size_12 => psdu_size_12_sig,  -- ufix1
              psdu_size_13 => psdu_size_13_sig,  -- ufix1
              psdu_size_14 => psdu_size_14_sig,  -- ufix1
              psdu_size_15 => psdu_size_15_sig,  -- ufix1
              psdu_size_16 => psdu_size_16_sig,  -- ufix1
              psdu_size_17 => psdu_size_17_sig,  -- ufix1
              psdu_size_18 => psdu_size_18_sig,  -- ufix1
              psdu_size_19 => psdu_size_19_sig,  -- ufix1
              psdu_size_20 => psdu_size_20_sig,  -- ufix1
              psdu_size_21 => psdu_size_21_sig,  -- ufix1
              psdu_size_22 => psdu_size_22_sig,  -- ufix1
              psdu_size_23 => psdu_size_23_sig,  -- ufix1
              rep_number_0 => rep_number_0_sig,  -- ufix1
              rep_number_1 => rep_number_1_sig,  -- ufix1
              rep_number_2 => rep_number_2_sig,  -- ufix1
              ce_out_0 => ce_out_0_sig,  -- ufix1
              ce_out_1 => ce_out_1_sig,  -- ufix1
              payload => payload_sig,  -- ufix1
              ctrl_out_start => ctrl_out_start_sig,  -- ufix1
              ctrl_out_end => ctrl_out_end_sig,  -- ufix1
              ctrl_out_valid => ctrl_out_valid_sig,  -- ufix1
              ready => ready_sig,  -- ufix1
              len_in_ofdm_symbols => len_in_ofdm_symbols_sig,  -- ufix16
              bits_per_subcarrier => bits_per_subcarrier_sig  -- ufix4
              );

  valid_in_sig <= valid_in;

  last_frame_sig <= last_frame;

  new_frame_sig <= new_frame;

  scrambler_init_0_sig <= scrambler_init_0;

  scrambler_init_1_sig <= scrambler_init_1;

  scrambler_init_2_sig <= scrambler_init_2;

  scrambler_init_3_sig <= scrambler_init_3;

  fec_rate_0_sig <= fec_rate_0;

  fec_rate_1_sig <= fec_rate_1;

  fec_rate_2_sig <= fec_rate_2;

  block_size_0_sig <= block_size_0;

  block_size_1_sig <= block_size_1;

  bat_id_0_sig <= bat_id_0;

  bat_id_1_sig <= bat_id_1;

  bat_id_2_sig <= bat_id_2;

  bat_id_3_sig <= bat_id_3;

  bat_id_4_sig <= bat_id_4;

  psdu_size_0_sig <= psdu_size_0;

  psdu_size_1_sig <= psdu_size_1;

  psdu_size_2_sig <= psdu_size_2;

  psdu_size_3_sig <= psdu_size_3;

  psdu_size_4_sig <= psdu_size_4;

  psdu_size_5_sig <= psdu_size_5;

  psdu_size_6_sig <= psdu_size_6;

  psdu_size_7_sig <= psdu_size_7;

  psdu_size_8_sig <= psdu_size_8;

  psdu_size_9_sig <= psdu_size_9;

  psdu_size_10_sig <= psdu_size_10;

  psdu_size_11_sig <= psdu_size_11;

  psdu_size_12_sig <= psdu_size_12;

  psdu_size_13_sig <= psdu_size_13;

  psdu_size_14_sig <= psdu_size_14;

  psdu_size_15_sig <= psdu_size_15;

  psdu_size_16_sig <= psdu_size_16;

  psdu_size_17_sig <= psdu_size_17;

  psdu_size_18_sig <= psdu_size_18;

  psdu_size_19_sig <= psdu_size_19;

  psdu_size_20_sig <= psdu_size_20;

  psdu_size_21_sig <= psdu_size_21;

  psdu_size_22_sig <= psdu_size_22;

  psdu_size_23_sig <= psdu_size_23;

  rep_number_0_sig <= rep_number_0;

  rep_number_1_sig <= rep_number_1;

  rep_number_2_sig <= rep_number_2;

  enb <= dut_enable;

  ce_out_0 <= ce_out_0_sig;

  ce_out_1 <= ce_out_1_sig;

  payload <= payload_sig;

  ctrl_out_start <= ctrl_out_start_sig;

  ctrl_out_end <= ctrl_out_end_sig;

  ctrl_out_valid <= ctrl_out_valid_sig;

  ready <= ready_sig;

  len_in_ofdm_symbols <= len_in_ofdm_symbols_sig;

  bits_per_subcarrier <= bits_per_subcarrier_sig;

END rtl;

