INFO:sim:172 - Generating IP...
Resolving generics for 'mult'...
Applying external generics to 'mult'...
Delivering associated files for 'mult'...
Generating implementation netlist for 'mult'...
INFO:sim - Pre-processing HDL files for 'mult'...
Running synthesis for 'mult'
Running ngcbuild...
Writing VHO instantiation template for 'mult'...
Writing VHDL behavioral simulation model for 'mult'...
Delivered 3 files into directory
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult
Delivered 1 file into directory
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mult'...
Generating metadata file...
Regenerating ISE project file for 'mult'...
Generating ISE project...
XCO file found: mult.xco
XMDF file found: mult_xmdf.tcl
Adding
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult.asy -view all -origin_type imported
Adding
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult.ngc -view all -origin_type created
Checking file
"C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Works
pace/tmp/_cg/mult.ngc" for project device match ...
File
"C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Works
pace/tmp/_cg/mult.ngc" device information matches project device.
Adding
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult.sym -view all -origin_type imported
Adding
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Wo
   rkspace/tmp/_cg/mult.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Worksp
ace/tmp/_cg/mult.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mult"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mult'.
