$date
	Thu Aug 24 09:50:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not2_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module not_test $end
$var wire 1 # a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#15
0!
1"
1#
#30
