<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Harshith Kantamneni | ML + Hardware Portfolio</title>
  <style>
    body { font-family: Arial, sans-serif; background: #f4f4f4; margin: 0; padding: 0; }
    header, footer { background: #1e1e1e; color: white; text-align: center; padding: 1rem; }
    section { max-width: 900px; margin: auto; padding: 2rem; background: white; margin-top: 1rem; border-radius: 8px; box-shadow: 0 2px 8px rgba(0,0,0,0.1); }
    h1, h2, h3 { color: #1e1e1e; }
    ul { padding-left: 1.2rem; }
    li { margin-bottom: 0.5rem; }
    a { color: #007acc; text-decoration: none; }
    .project { margin-bottom: 2rem; }
  </style>
</head>
<body>

<header>
  <h1>Harshith Kantamneni</h1>
  <p>M.S. ECE @ UW–Madison • ML + Hardware • CUDA & Verilog Enthusiast</p>
  <p>
    <a href="mailto:kantamneniharshith@gmail.com">kantamneniharshith@gmail.com</a> |
    <a href="https://linkedin.com/in/hk4231" target="_blank">LinkedIn</a> |
    <a href="https://github.com/Drogon4231" target="_blank">GitHub</a> |
    <a href="Summer_internsip_2025.pdf" target="_blank">Resume (PDF)</a>
  </p>
  <p><em>Actively seeking full-time roles starting January 2026 in: ML + Hardware, Embedded Systems, Computer Architecture, Accelerators</em></p>
</header>

<section>
  <h2>About Me</h2>
  <p>
    I’m a graduate student in Electrical and Computer Engineering at UW–Madison, graduating December 2025.
    I specialize in building intelligent hardware systems — blending machine learning, embedded design, and low-level optimization.
  </p>
</section>

<section>
  <h2>Selected Projects</h2>

  <div class="project">
    <h3>ML-Guided CUDA Kernel Configuration</h3>
    <p><strong>Python, PyTorch, CUDA</strong> &nbsp;&nbsp; | &nbsp;&nbsp; <a href="https://github.com/Drogon4231/Ml-Guided-CUDA-Config">GitHub</a></p>
    <ul>
      <li>Built a PyTorch model to predict optimal CUDA launch configurations based on matrix size.</li>
      <li>Integrated predictions into kernel launcher achieving 30% speedup over static tuning.</li>
      <li>Benchmarked kernel performance using timing-based scripts across varied matrix sizes.</li>
      <li>Validated configuration stability by comparing predictions vs. runtime profiles.</li>
    </ul>
  </div>

  <div class="project">
    <h3>ML-Based Partition Size Prediction for TDG Workloads</h3>
    <p><strong>Python, XGBoost</strong> &nbsp;&nbsp; | &nbsp;&nbsp; <a href="https://github.com/Drogon4231/ML-Partition-Predictor">GitHub</a></p>
    <ul>
      <li>Trained an XGBoost regression model to predict runtime-optimal partition sizes from graph features.</li>
      <li>Reduced configuration tuning time by 25% with sub-5% prediction error.</li>
      <li>Validated generalization across 5+ workloads and runtime benchmarks.</li>
    </ul>
  </div>

  <div class="project">
    <h3>5-Stage Pipelined RISC Processor</h3>
    <p><strong>Verilog, ModelSim</strong></p>
    <ul>
      <li>Implemented a pipelined WISC-F24 ISA processor with full hazard detection and forwarding.</li>
      <li>Verified 100% instruction coverage using cycle-accurate testbenches in ModelSim.</li>
      <li>Simulated 10+ instruction sequences covering branches, memory access, and jumps.</li>
    </ul>
  </div>

  <div class="project">
    <h3>Knight’s Tour FSM Design</h3>
    <p><strong>SystemVerilog, Quartus Prime, ModelSim</strong></p>
    <ul>
      <li>Designed a pipelined FSM to solve the Knight’s Tour problem in hardware logic.</li>
      <li>Achieved timing closure at 333 MHz in Quartus; verified across various board sizes.</li>
      <li>Integrated UART for debug output and simulated logic with ModelSim.</li>
    </ul>
  </div>

  <div class="project">
    <h3>Embedded CO/CO₂ Monitoring System</h3>
    <p><strong>FreeRTOS, C, PSoC 6, Altium Designer</strong></p>
    <ul>
      <li>Developed a FreeRTOS-based embedded node for gas sensing using SCD-41 and MQ-7 sensors.</li>
      <li>Wrote custom I2C drivers; validated output using UART with threshold-triggered alerts.</li>
      <li>Designed and assembled a 2-layer PCB to support PSoC + sensor integration.</li>
    </ul>
  </div>
</section>

<section>
  <h2>Skills</h2>
  <ul>
    <li><strong>Languages:</strong> C, C++, Python, Verilog, SystemVerilog</li>
    <li><strong>Tools:</strong> ModelSim, Quartus, Altium, MATLAB, Simulink, Git, gem5, Synopsis Design Compiler</li>
    <li><strong>Domains:</strong> ML for Hardware, Embedded Systems, RTL Design, PCB Design, CUDA, OpenMP</li>
    <li><strong>Protocols:</strong> I2C, SPI, UART, CAN, CAN FD, LIN, UDS, WiFi, Bluetooth</li>
  </ul>
</section>

<section>
  <h2>Achievements & Leadership</h2>
  <ul>
    <li><strong>Team Lead</strong> – Communication Subsystem, Students for Space Exploration and Development (2022–2023)</li>
    <li><strong>3rd Prize</strong> – KRITAGYA National Hackathon 3.0 (2022–2023)</li>
  </ul>
</section>

<footer>
  <p>&copy; May 2025 &bullet; Harshith Kantamneni</p>
</footer>

</body>
</html>
