{
  "design": {
    "design_info": {
      "boundary_crc": "0xD9C8F265B1F6CB64",
      "device": "xc7z020clg484-1",
      "name": "System",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "DMA": {
        "axi_dma_0": "",
        "xlconstant_1": "",
        "axi_smc": ""
      },
      "Input_FIFO": {
        "util_vector_logic_0": "",
        "fifo_generator_0": "",
        "util_vector_logic_1": ""
      },
      "Clock_Module": {
        "clk_wiz_0": "",
        "util_ds_buf_0": ""
      },
      "Controller": {
        "processing_system7_0": "",
        "trigger_unit_0": "",
        "ila_0": "",
        "gpio0": "",
        "gpio1": "",
        "rst_ps7_0_100M": "",
        "util_vector_logic_2": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        }
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "UART_0_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "din_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc_clk": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/Clock_Module/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "5000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "hardtrigger_0": {
        "direction": "I"
      }
    },
    "components": {
      "DMA": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m_axi_s2mm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_s2mm_tdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s_axis_s2mm_tvalid": {
            "direction": "I"
          },
          "s_axis_s2mm_tready": {
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "System_axi_dma_0_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_s2mm_burst_size": {
                "value": "64"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "System_xlconstant_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0xF"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "System_axi_smc_1",
            "parameters": {
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_smc/S01_AXI"
            ]
          },
          "axi_smc_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_smc/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "axi_dma_0/s_axis_s2mm_tkeep"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "m_axi_s2mm_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_smc/aclk",
              "axi_dma_0/s_axi_lite_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_smc/aresetn",
              "axi_dma_0/axi_resetn"
            ]
          },
          "fifo_generator_0_dout": {
            "ports": [
              "s_axis_s2mm_tdata",
              "axi_dma_0/s_axis_s2mm_tdata"
            ]
          },
          "Net1": {
            "ports": [
              "s_axis_s2mm_tvalid",
              "axi_dma_0/s_axis_s2mm_tvalid"
            ]
          },
          "axi_dma_0_s_axis_s2mm_tready1": {
            "ports": [
              "axi_dma_0/s_axis_s2mm_tready",
              "s_axis_s2mm_tready"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut"
            ]
          }
        }
      },
      "Input_FIFO": {
        "ports": {
          "Op2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rst": {
            "direction": "I"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rd_clk": {
            "type": "clk",
            "direction": "I"
          },
          "din_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "wr_en": {
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Op1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "System_util_vector_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "System_fifo_generator_0_0",
            "parameters": {
              "Empty_Threshold_Assert_Value": {
                "value": "50"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Output_Data_Width": {
                "value": "32"
              },
              "Programmable_Empty_Type": {
                "value": "Single_Programmable_Empty_Threshold_Constant"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "System_util_vector_logic_1_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "fifo_generator_0_empty": {
            "ports": [
              "fifo_generator_0/empty",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "fifo_generator_0/rd_en"
            ]
          },
          "Net1": {
            "ports": [
              "util_vector_logic_0/Res",
              "Op2",
              "util_vector_logic_1/Op2"
            ]
          },
          "gpio1_Dout": {
            "ports": [
              "rst",
              "fifo_generator_0/rst"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "adc_clk",
              "fifo_generator_0/wr_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "rd_clk",
              "fifo_generator_0/rd_clk"
            ]
          },
          "din_0_1": {
            "ports": [
              "din_0",
              "fifo_generator_0/din"
            ]
          },
          "util_vector_logic_2_Res1": {
            "ports": [
              "wr_en",
              "fifo_generator_0/wr_en"
            ]
          },
          "fifo_generator_0_dout": {
            "ports": [
              "fifo_generator_0/dout",
              "dout"
            ]
          },
          "axi_dma_0_s_axis_s2mm_tready1": {
            "ports": [
              "Op1",
              "util_vector_logic_1/Op1"
            ]
          }
        }
      },
      "Clock_Module": {
        "interface_ports": {
          "s_axi_lite": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "BUFG_I": {
            "type": "clk",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "System_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "200.0"
              },
              "CLKOUT1_JITTER": {
                "value": "943.481"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "919.522"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "5"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "64.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "20.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "128.000"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "5"
              },
              "PRIM_IN_FREQ": {
                "value": "50"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "System_util_ds_buf_0_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "BUFG"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "s_axi_lite",
              "clk_wiz_0/s_axi_lite"
            ]
          }
        },
        "nets": {
          "util_ds_buf_0_BUFG_O": {
            "ports": [
              "util_ds_buf_0/BUFG_O",
              "clk_wiz_0/clk_in1"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "clk_wiz_0/s_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "clk_wiz_0/s_axi_aresetn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "adc_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "BUFG_I",
              "util_ds_buf_0/BUFG_I"
            ]
          }
        }
      },
      "Controller": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "UART_0_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "S_AXI_HP0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "IRQ_F2P": {
            "type": "intr",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK1": {
            "type": "clk",
            "direction": "O"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "din_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "hardtrigger_0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Res": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "System_processing_system7_0_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CORE0_FIQ_INTR": {
                "value": "0"
              },
              "PCW_CORE0_IRQ_INTR": {
                "value": "0"
              },
              "PCW_CORE1_FIQ_INTR": {
                "value": "0"
              },
              "PCW_CORE1_IRQ_INTR": {
                "value": "0"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_BASEADDR": {
                "value": "0x00100000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG0_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "1"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "1"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "0"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "0"
              },
              "PCW_EN_I2C0": {
                "value": "0"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET0": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET1": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST0_PORT": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST2_PORT": {
                "value": "0"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_EN_SDIO0": {
                "value": "0"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "0"
              },
              "PCW_EN_SPI1": {
                "value": "0"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "0"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "0"
              },
              "PCW_EN_USB0": {
                "value": "0"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "FALSE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_GP0_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP0_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP0_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GP1_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP1_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP1_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_IO": {
                "value": "33"
              },
              "PCW_GPIO_EMIO_GPIO_WIDTH": {
                "value": "33"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_INCLUDE_ACP_TRANS_CHECK": {
                "value": "0"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
              },
              "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
                "value": "12"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_P2F_QSPI_INTR": {
                "value": "0"
              },
              "PCW_P2F_UART0_INTR": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PACKAGE_NAME": {
                "value": "clg484"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PERIPHERAL_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PS7_SI_REV": {
                "value": "PRODUCTION"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_FBCLK_IO": {
                "value": "MIO 8"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP0_ID_WIDTH": {
                "value": "6"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_BASEADDR": {
                "value": "0xE0000000"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_HIGHADDR": {
                "value": "0xE0000FFF"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "EMIO"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_UIPARAM_GENERATE_SUMMARY": {
                "value": "NA"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USE_AXI_FABRIC_IDLE": {
                "value": "0"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CORESIGHT": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_CR_FABRIC": {
                "value": "1"
              },
              "PCW_USE_DDR_BYPASS": {
                "value": "0"
              },
              "PCW_USE_DEBUG": {
                "value": "0"
              },
              "PCW_USE_DMA0": {
                "value": "0"
              },
              "PCW_USE_DMA1": {
                "value": "0"
              },
              "PCW_USE_DMA2": {
                "value": "0"
              },
              "PCW_USE_DMA3": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_IOP": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_HIGH_OCM": {
                "value": "0"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_PROC_EVENT_BUS": {
                "value": "0"
              },
              "PCW_USE_PS_SLCR_REGISTERS": {
                "value": "0"
              },
              "PCW_USE_S_AXI_ACP": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP3": {
                "value": "0"
              },
              "PCW_USE_TRACE": {
                "value": "0"
              },
              "PCW_VALUE_SILVERSION": {
                "value": "3"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            }
          },
          "trigger_unit_0": {
            "vlnv": "xilinx.com:module_ref:trigger_unit:1.0",
            "xci_name": "System_trigger_unit_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "trigger_unit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/Clock_Module/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "5000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "adc": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "sample_in": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "hardtrigger": {
                "direction": "I"
              },
              "trig_condition": {
                "direction": "O"
              }
            }
          },
          "ila_0": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "System_ila_0_1",
            "parameters": {
              "ALL_PROBE_SAME_MU_CNT": {
                "value": "2"
              },
              "C_ADV_TRIGGER": {
                "value": "true"
              },
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_EN_STRG_QUAL": {
                "value": "1"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "4"
              },
              "C_PROBE0_MU_CNT": {
                "value": "2"
              },
              "C_PROBE0_WIDTH": {
                "value": "1"
              },
              "C_PROBE1_MU_CNT": {
                "value": "2"
              },
              "C_PROBE1_WIDTH": {
                "value": "24"
              },
              "C_PROBE2_MU_CNT": {
                "value": "2"
              },
              "C_PROBE3_MU_CNT": {
                "value": "2"
              },
              "C_PROBE3_WIDTH": {
                "value": "16"
              }
            }
          },
          "gpio0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "System_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "23"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "33"
              },
              "DOUT_WIDTH": {
                "value": "24"
              }
            }
          },
          "gpio1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "System_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "32"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "33"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "rst_ps7_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "System_rst_ps7_0_100M_1"
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "System_util_vector_logic_2_1",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "System_ps7_0_axi_periph_1",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "System_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "System_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_UART_0": {
            "interface_ports": [
              "UART_0_0",
              "processing_system7_0/UART_0"
            ]
          },
          "axi_smc_M00_AXI": {
            "interface_ports": [
              "S_AXI_HP0",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          }
        },
        "nets": {
          "processing_system7_0_GPIO_O": {
            "ports": [
              "processing_system7_0/GPIO_O",
              "gpio0/Din",
              "gpio1/Din"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_100M/ext_reset_in"
            ]
          },
          "rst_ps7_0_100M_peripheral_reset": {
            "ports": [
              "rst_ps7_0_100M/peripheral_reset",
              "trigger_unit_0/reset"
            ]
          },
          "gpio0_Dout": {
            "ports": [
              "gpio0/Dout",
              "ila_0/probe1",
              "trigger_unit_0/sample_in"
            ]
          },
          "trigger_unit_0_trig_condition": {
            "ports": [
              "trigger_unit_0/trig_condition",
              "ila_0/probe0",
              "util_vector_logic_2/Op1"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "ila_0/clk",
              "rst_ps7_0_100M/slowest_sync_clk",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "IRQ_F2P",
              "processing_system7_0/IRQ_F2P"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "processing_system7_0/FCLK_CLK1",
              "FCLK_CLK1"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "adc_clk",
              "trigger_unit_0/clk"
            ]
          },
          "din_0_1": {
            "ports": [
              "din_0",
              "ila_0/probe3",
              "trigger_unit_0/adc"
            ]
          },
          "hardtrigger_0_1": {
            "ports": [
              "hardtrigger_0",
              "util_vector_logic_2/Op2",
              "ila_0/probe2",
              "trigger_unit_0/hardtrigger"
            ]
          },
          "gpio1_Dout": {
            "ports": [
              "gpio1/Dout",
              "Dout"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_100M/peripheral_aresetn",
              "S00_ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/ARESETN"
            ]
          },
          "util_vector_logic_2_Res1": {
            "ports": [
              "util_vector_logic_2/Res",
              "Res"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "Controller/DDR"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "DMA/M00_AXI",
          "Controller/S_AXI_HP0"
        ]
      },
      "processing_system7_0_UART_0": {
        "interface_ports": [
          "UART_0_0",
          "Controller/UART_0_0"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "Clock_Module/s_axi_lite",
          "Controller/M01_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "Controller/M00_AXI",
          "DMA/S_AXI_LITE"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "Controller/FIXED_IO"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "Controller/FCLK_CLK0",
          "DMA/m_axi_s2mm_aclk",
          "Input_FIFO/rd_clk",
          "Clock_Module/s_axi_aclk"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "Controller/S00_ARESETN",
          "DMA/aresetn",
          "Clock_Module/s_axi_aresetn"
        ]
      },
      "axi_dma_0_s_axis_s2mm_tready1": {
        "ports": [
          "DMA/s_axis_s2mm_tready",
          "Input_FIFO/Op1"
        ]
      },
      "Net1": {
        "ports": [
          "Input_FIFO/Op2",
          "DMA/s_axis_s2mm_tvalid"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "Clock_Module/adc_clk",
          "adc_clk",
          "Input_FIFO/adc_clk",
          "Controller/adc_clk"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "Input_FIFO/dout",
          "DMA/s_axis_s2mm_tdata"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "DMA/s2mm_introut",
          "Controller/IRQ_F2P"
        ]
      },
      "din_0_1": {
        "ports": [
          "din_0",
          "Input_FIFO/din_0",
          "Controller/din_0"
        ]
      },
      "gpio1_Dout": {
        "ports": [
          "Controller/Dout",
          "Input_FIFO/rst"
        ]
      },
      "hardtrigger_0_1": {
        "ports": [
          "hardtrigger_0",
          "Controller/hardtrigger_0"
        ]
      },
      "util_vector_logic_2_Res1": {
        "ports": [
          "Controller/Res",
          "Input_FIFO/wr_en"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "Controller/FCLK_CLK1",
          "Clock_Module/BUFG_I"
        ]
      }
    },
    "addressing": {
      "/DMA/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/Controller/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/Controller/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/DMA/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_clk_wiz_0_Reg": {
                "address_block": "/Clock_Module/clk_wiz_0/s_axi_lite/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}