Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MainModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainModule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MainModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\tx.v" into library work
Parsing module <UART_tx>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" into library work
Parsing module <UART_rx>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" into library work
Parsing module <UART_fifo_interface>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\baud_rate_generator.v" into library work
Parsing module <UART_baud_rate_generator>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" into library work
Parsing module <UART_uart>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\SigExt.v" into library work
Parsing module <SigExt>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\REGBANK_banco.v" into library work
Parsing module <REGBANK_banco>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MemoryLoadMask.v" into library work
Parsing module <MemoryLoadMask>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\instructionROM.v" into library work
Parsing module <instructionROM>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\HazardsUnit.v" into library work
Parsing module <HazardsUnit>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\FE.v" into library work
Parsing module <FE>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\EX_MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\DebugUnit.v" into library work
Parsing module <DebugUnit>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Datapath1.v" into library work
Parsing module <Datapath1>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v" into library work
Parsing module <MainModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MainModule>.

Elaborating module <Datapath1>.

Elaborating module <ControlUnit>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

Elaborating module <instructionROM>.
WARNING:HDLCompiler:1499 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\instructionROM.v" Line 39: Empty module <instructionROM> remains a black box.

Elaborating module <REGBANK_banco>.

Elaborating module <ALU>.

Elaborating module <SigExt>.

Elaborating module <Adder>.

Elaborating module <IF_ID>.

Elaborating module <EX_MEM>.

Elaborating module <ID_EX>.

Elaborating module <MemoryLoadMask>.

Elaborating module <MEM_WB>.

Elaborating module <FE>.

Elaborating module <HazardsUnit>.

Elaborating module <DebugUnit>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\DebugUnit.v" Line 99: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" Line 66: Port full_flag is not connected to this instance

Elaborating module <UART_uart>.

Elaborating module <UART_baud_rate_generator(COUNT=651)>.

Elaborating module <UART_rx>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 70: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 85: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 101: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <UART_fifo_interface>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 52: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 57: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 58: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 63: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 65: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 68: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <UART_baud_rate_generator(COUNT=10416)>.

Elaborating module <UART_tx>.
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v" Line 45: Assignment to AluZero ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v" Line 46: Assignment to ALUOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v" Line 56: Module instantiation should have an instance name

Elaborating module <clk_wiz_v3_6>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=128,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=128,CLKOUT1_PHASE=69.961,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v" Line 123: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainModule>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v".
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v" line 38: Output port <ALUzero> of the instance <datapath> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MainModule.v" line 38: Output port <ALUOverflow> of the instance <datapath> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MainModule> synthesized.

Synthesizing Unit <Datapath1>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Datapath1.v".
    Found 32-bit comparator equal for signal <n0008> created at line 162
    Summary:
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <Datapath1> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ControlUnit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <REGBANK_banco>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\REGBANK_banco.v".
        addr_bits = 5
        word_wide = 32
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <readData1> created at line 39.
    Found 32-bit 32-to-1 multiplexer for signal <readData2> created at line 40.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REGBANK_banco> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ALU.v".
        N = 32
    Found 33-bit subtractor for signal <operand1[31]_operand2[31]_sub_5_OUT> created at line 37.
    Found 33-bit adder for signal <operand1[31]_operand2[31]_add_3_OUT> created at line 36.
    Found 33-bit shifter logical left for signal <operand2[31]_operand1[4]_shift_left_0_OUT> created at line 33
    Found 33-bit shifter logical right for signal <operand2[31]_operand1[4]_shift_right_1_OUT> created at line 34
    Found 33-bit shifter arithmetic right for signal <operand2[31]_operand1[4]_shift_right_2_OUT> created at line 35
    Found 32-bit 12-to-1 multiplexer for signal <result> created at line 32.
    Found 1-bit 12-to-1 multiplexer for signal <overflow> created at line 32.
    Found 32-bit comparator greater for signal <operand2[31]_operand1[31]_LessThan_11_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <SigExt>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\SigExt.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SigExt> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Adder.v".
    Found 8-bit adder for signal <sum> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\IF_ID.v".
    Found 8-bit register for signal <pcNextOut>.
    Found 32-bit register for signal <instructionOut>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\EX_MEM.v".
    Found 32-bit register for signal <writeDataOut>.
    Found 32-bit register for signal <aluOutOut>.
    Found 4-bit register for signal <memWriteOut>.
    Found 2-bit register for signal <memReadWidthOut>.
    Found 5-bit register for signal <writeRegisterOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <eopOut>.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ID_EX.v".
    Found 32-bit register for signal <sigExtOut>.
    Found 32-bit register for signal <readData1Out>.
    Found 32-bit register for signal <readData2Out>.
    Found 4-bit register for signal <memWriteOut>.
    Found 4-bit register for signal <aluOperationOut>.
    Found 2-bit register for signal <memReadWidthOut>.
    Found 5-bit register for signal <rsOut>.
    Found 5-bit register for signal <rtOut>.
    Found 5-bit register for signal <rdOut>.
    Found 5-bit register for signal <saOut>.
    Found 1-bit register for signal <aluSrcOut>.
    Found 1-bit register for signal <aluShiftImmOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <regDstOut>.
    Found 1-bit register for signal <loadImmOut>.
    Found 1-bit register for signal <eopOut>.
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <MemoryLoadMask>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MemoryLoadMask.v".
    Found 32-bit 4-to-1 multiplexer for signal <dataOut> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MemoryLoadMask> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MEM_WB.v".
    Found 32-bit register for signal <aluOutOut>.
    Found 32-bit register for signal <memoryOutOut>.
    Found 5-bit register for signal <writeRegisterOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <eopOut>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <FE>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\FE.v".
    Found 8-bit register for signal <pcOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FE> synthesized.

Synthesizing Unit <HazardsUnit>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\HazardsUnit.v".
    Found 5-bit comparator equal for signal <rsID[4]_rtEX[4]_equal_1_o> created at line 50
    Found 5-bit comparator equal for signal <rtID[4]_rtEX[4]_equal_2_o> created at line 50
    Found 5-bit comparator equal for signal <rsID[4]_writeRegMEM[4]_equal_3_o> created at line 55
    Found 5-bit comparator equal for signal <rtID[4]_writeRegMEM[4]_equal_4_o> created at line 56
    Found 5-bit comparator equal for signal <writeRegEX[4]_rsID[4]_equal_5_o> created at line 58
    Found 5-bit comparator equal for signal <writeRegEX[4]_rtID[4]_equal_6_o> created at line 58
    Found 5-bit comparator equal for signal <rsEX[4]_writeRegMEM[4]_equal_9_o> created at line 61
    Found 5-bit comparator equal for signal <rsEX[4]_writeRegWB[4]_equal_10_o> created at line 64
    Found 5-bit comparator equal for signal <rtEX[4]_writeRegMEM[4]_equal_13_o> created at line 71
    Found 5-bit comparator equal for signal <rtEX[4]_writeRegWB[4]_equal_14_o> created at line 74
    Summary:
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <HazardsUnit> synthesized.

Synthesizing Unit <DebugUnit>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\DebugUnit.v".
    Found 8-bit register for signal <sendCounter>.
    Found 3-bit register for signal <current_state>.
    Found 8-bit adder for signal <sendCounter[7]_GND_17_o_add_1_OUT> created at line 99.
    Found 8x7-bit Read Only RAM for signal <_n2562>
    Found 1-bit 7-to-1 multiplexer for signal <current_state[2]_GND_17_o_Mux_136_o> created at line 112.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ledIdle>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ledStep>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ledCont>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ledSend>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pipeReset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <readFifoFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pipeEnable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writeFifoFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <notStartUartTrans>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataToUartOutFifo<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sentFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  21 Latch(s).
	inferred 369 Multiplexer(s).
Unit <DebugUnit> synthesized.

Synthesizing Unit <UART_uart>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v".
WARNING:Xst:647 - Input <writeFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" line 66: Output port <full_flag> of the instance <fifo_rx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <UART_uart> synthesized.

Synthesizing Unit <UART_baud_rate_generator_1>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\baud_rate_generator.v".
        COUNT = 651
    Found 1-bit register for signal <baud_rate>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_40_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_40_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator_1> synthesized.

Synthesizing Unit <UART_rx>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <rx_done>.
    Found 2-bit register for signal <next_state>.
    Found 4-bit register for signal <s>.
    Found 4-bit register for signal <n>.
    Found 8-bit register for signal <d_out>.
    Found 4-bit adder for signal <n[3]_GND_41_o_add_13_OUT> created at line 81.
    Found 4-bit adder for signal <s[3]_GND_41_o_add_24_OUT> created at line 101.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_rx_done_Mux_30_o> created at line 56.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_31_OUT> created at line 56.
    Found 4-bit 4-to-1 multiplexer for signal <current_state[1]_s[3]_wide_mux_32_OUT> created at line 56.
    Found 4-bit comparator greater for signal <n0005> created at line 64
    Found 4-bit comparator greater for signal <n0010> created at line 74
    Found 4-bit comparator lessequal for signal <n0012> created at line 76
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <UART_rx> synthesized.

Synthesizing Unit <UART_fifo_interface>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v".
        bits_depth = 4
    Found 16x8-bit dual-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 4-bit register for signal <read_pointer>.
    Found 4-bit register for signal <write_pointer>.
    Found 5-bit register for signal <free_space>.
    Found 4-bit adder for signal <read_pointer[3]_GND_42_o_add_3_OUT> created at line 57.
    Found 5-bit adder for signal <free_space[4]_GND_42_o_add_4_OUT> created at line 58.
    Found 4-bit adder for signal <write_pointer[3]_GND_42_o_add_10_OUT> created at line 63.
    Found 5-bit subtractor for signal <GND_42_o_GND_42_o_sub_12_OUT<4:0>> created at line 65.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <UART_fifo_interface> synthesized.

Synthesizing Unit <UART_baud_rate_generator_2>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\baud_rate_generator.v".
        COUNT = 10416
    Found 1-bit register for signal <baud_rate>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_44_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_44_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator_2> synthesized.

Synthesizing Unit <UART_tx>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\tx.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <tx_done>.
    Found 2-bit register for signal <next_state>.
    Found 3-bit register for signal <B_sent>.
    Found 8-bit register for signal <d_in>.
    Found 3-bit adder for signal <B_sent[2]_GND_45_o_add_6_OUT> created at line 88.
    Found 1-bit 8-to-1 multiplexer for signal <B_sent[2]_d_in[7]_Mux_4_o> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_tx_Mux_13_o> created at line 64.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_15_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <UART_tx> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\clk_wiz_v3_6.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 2
 3-bit adder                                           : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 3
# Registers                                            : 56
 1-bit register                                        : 18
 1024-bit register                                     : 1
 16-bit register                                       : 2
 2-bit register                                        : 6
 3-bit register                                        : 2
 32-bit register                                       : 8
 4-bit register                                        : 7
 5-bit register                                        : 7
 8-bit register                                        : 5
# Latches                                              : 21
 1-bit latch                                           : 21
# Comparators                                          : 17
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 506
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 399
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 3
 33-bit shifter arithmetic right                       : 1
 33-bit shifter logical left                           : 1
 33-bit shifter logical right                          : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/instructionROM.ngc>.
Loading core <RAM> for timing and area information for instance <ram>.
Loading core <instructionROM> for timing and area information for instance <instructionMemory>.

Synthesizing (advanced) Unit <DebugUnit>.
The following registers are absorbed into counter <sendCounter>: 1 register on signal <sendCounter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2562> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DebugUnit> synthesized (advanced).

Synthesizing (advanced) Unit <UART_baud_rate_generator_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <UART_baud_rate_generator_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator_2> synthesized (advanced).

Synthesizing (advanced) Unit <UART_fifo_interface>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_FIFO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_pointer> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <read_pointer>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UART_fifo_interface> synthesized (advanced).

Synthesizing (advanced) Unit <UART_tx>.
The following registers are absorbed into counter <B_sent>: 1 register on signal <B_sent>.
Unit <UART_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port distributed RAM                    : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 8
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Counters                                             : 6
 16-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 1400
 Flip-Flops                                            : 1400
# Comparators                                          : 17
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 502
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 397
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 33-bit shifter arithmetic right                       : 1
 33-bit shifter logical left                           : 1
 33-bit shifter logical right                          : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance _i000001/pll_base_inst in unit _i000001/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <sigExtOut_6> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_0> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_11> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_0> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_7> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_1> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_12> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_1> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_16> in Unit <ID_EX> is equivalent to the following 15 FFs/Latches, which will be removed : <sigExtOut_17> <sigExtOut_18> <sigExtOut_19> <sigExtOut_20> <sigExtOut_21> <sigExtOut_22> <sigExtOut_23> <sigExtOut_24> <sigExtOut_25> <sigExtOut_26> <sigExtOut_27> <sigExtOut_28> <sigExtOut_29> <sigExtOut_30> <sigExtOut_31> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_8> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_2> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_13> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_2> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_9> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_3> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_14> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_3> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_10> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_4> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_15> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_4> 

Optimizing unit <MainModule> ...

Optimizing unit <Datapath1> ...

Optimizing unit <REGBANK_banco> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <ID_EX> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <FE> ...

Optimizing unit <DebugUnit> ...

Optimizing unit <UART_tx> ...

Optimizing unit <UART_rx> ...

Optimizing unit <UART_fifo_interface> ...

Optimizing unit <HazardsUnit> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <datapath/debugUnit/writeFifoFlag> of sequential type is unconnected in block <MainModule>.
INFO:Xst:2261 - The FF/Latch <datapath/ex_mem/memWriteOut_3> in Unit <MainModule> is equivalent to the following FF/Latch, which will be removed : <datapath/ex_mem/memWriteOut_2> 
INFO:Xst:2261 - The FF/Latch <datapath/id_ex/memWriteOut_2> in Unit <MainModule> is equivalent to the following FF/Latch, which will be removed : <datapath/id_ex/memWriteOut_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainModule, actual ratio is 45.
FlipFlop datapath/ex_mem/regWriteOut has been replicated 1 time(s)
Latch datapath/debugUnit/sentFlag has been replicated 1 time(s) to handle iob=true attribute.
Latch datapath/debugUnit/notStartUartTrans has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1425
 Flip-Flops                                            : 1425

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3415
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 30
#      LUT2                        : 87
#      LUT3                        : 144
#      LUT4                        : 242
#      LUT5                        : 1325
#      LUT6                        : 1232
#      MUXCY                       : 132
#      MUXF7                       : 100
#      VCC                         : 3
#      XORCY                       : 112
# FlipFlops/Latches                : 1447
#      FD                          : 5
#      FDC                         : 5
#      FDCE                        : 1046
#      FDCE_1                      : 305
#      FDE                         : 31
#      FDPE                        : 1
#      FDR                         : 32
#      LD                          : 22
# RAMS                             : 5
#      RAM16X1D                    : 2
#      RAM32M                      : 1
#      RAMB8BWER                   : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 18
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 15
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1441  out of  18224     7%  
 Number of Slice LUTs:                 3073  out of   9112    33%  
    Number used as Logic:              3065  out of   9112    33%  
    Number used as Memory:                8  out of   2176     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4114
   Number with an unused Flip Flop:    2673  out of   4114    64%  
   Number with an unused LUT:          1041  out of   4114    25%  
   Number of fully used LUT-FF pairs:   400  out of   4114     9%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                                                                           | Clock buffer(FF name)                          | Load  |
-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
_i000001/pll_base_inst/CLKOUT1                                                                                         | BUFG                                           | 99    |
_i000001/pll_base_inst/CLKOUT0                                                                                         | BUFG                                           | 1331  |
datapath/debugUnit/current_state[2]_GND_30_o_Mux_163_o(datapath/debugUnit/Mmux_current_state[2]_GND_30_o_Mux_163_o11:O)| NONE(*)(datapath/debugUnit/dataToUartOutFifo_0)| 8     |
datapath/debugUnit/current_state[2]_GND_38_o_Mux_193_o(datapath/debugUnit/Mmux_current_state[2]_GND_38_o_Mux_193_o1:O) | NONE(*)(datapath/debugUnit/sentFlag)           | 2     |
datapath/debugUnit/Mram__n25622(datapath/debugUnit/Mram__n256221:O)                                                    | NONE(*)(datapath/debugUnit/pipeEnable)         | 7     |
datapath/debugUnit/current_state[2]_GND_29_o_Mux_159_o(datapath/debugUnit/Mmux_current_state[2]_GND_29_o_Mux_159_o13:O)| NONE(*)(datapath/debugUnit/notStartUartTrans)  | 2     |
datapath/debugUnit/current_state[2]_PWR_20_o_Mux_135_o(datapath/debugUnit/Mmux_current_state[2]_PWR_20_o_Mux_135_o11:O)| NONE(*)(datapath/debugUnit/next_state_2)       | 3     |
-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.912ns (Maximum Frequency: 71.880MHz)
   Minimum input arrival time before clock: 4.777ns
   Maximum output required time after clock: 4.717ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/pll_base_inst/CLKOUT1'
  Clock period: 4.691ns (frequency: 213.170MHz)
  Total number of paths / destination ports: 1357 / 201
-------------------------------------------------------------------------
Delay:               4.691ns (Levels of Logic = 2)
  Source:            datapath/debugUnit/sendCounter_0 (FF)
  Destination:       datapath/debugUnit/sendCounter_7 (FF)
  Source Clock:      _i000001/pll_base_inst/CLKOUT1 rising
  Destination Clock: _i000001/pll_base_inst/CLKOUT1 rising

  Data Path: datapath/debugUnit/sendCounter_0 to datapath/debugUnit/sendCounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            66   0.447   1.998  datapath/debugUnit/sendCounter_0 (datapath/debugUnit/sendCounter_0)
     LUT5:I0->O            5   0.203   0.715  datapath/debugUnit/Mmux__n10901551 (datapath/debugUnit/Mmux__n1090155)
     LUT6:I5->O            8   0.205   0.802  datapath/debugUnit/_n1884_inv1 (datapath/debugUnit/_n1884_inv)
     FDCE:CE                   0.322          datapath/debugUnit/sendCounter_0
    ----------------------------------------
    Total                      4.691ns (1.177ns logic, 3.514ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/pll_base_inst/CLKOUT0'
  Clock period: 13.912ns (frequency: 71.880MHz)
  Total number of paths / destination ports: 465641 / 2576
-------------------------------------------------------------------------
Delay:               6.956ns (Levels of Logic = 17)
  Source:            datapath/bank/banco_0_832 (FF)
  Destination:       datapath/if_id/instructionOut_31 (FF)
  Source Clock:      _i000001/pll_base_inst/CLKOUT0 rising
  Destination Clock: _i000001/pll_base_inst/CLKOUT0 falling

  Data Path: datapath/bank/banco_0_832 to datapath/if_id/instructionOut_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  datapath/bank/banco_0_832 (datapath/bank/banco_0_832)
     LUT6:I2->O            1   0.203   0.827  datapath/bank/Mmux_readData1_81 (datapath/bank/Mmux_readData1_81)
     LUT6:I2->O            1   0.203   0.000  datapath/bank/Mmux_readData1_3 (datapath/bank/Mmux_readData1_3)
     MUXF7:I1->O           2   0.140   0.617  datapath/bank/Mmux_readData1_2_f7 (datapath/readData1<0>)
     LUT4:I3->O            1   0.205   0.944  datapath/Mmux_branchSrcA110 (datapath/branchSrcA<0>)
     LUT6:I0->O            1   0.203   0.000  datapath/Mcompar_n0008_lut<0> (datapath/Mcompar_n0008_lut<0>)
     MUXCY:S->O            1   0.172   0.000  datapath/Mcompar_n0008_cy<0> (datapath/Mcompar_n0008_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<1> (datapath/Mcompar_n0008_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<2> (datapath/Mcompar_n0008_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<3> (datapath/Mcompar_n0008_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<4> (datapath/Mcompar_n0008_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<5> (datapath/Mcompar_n0008_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<6> (datapath/Mcompar_n0008_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<7> (datapath/Mcompar_n0008_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<8> (datapath/Mcompar_n0008_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Mcompar_n0008_cy<9> (datapath/Mcompar_n0008_cy<9>)
     MUXCY:CI->O          40   0.213   1.406  datapath/Mcompar_n0008_cy<10> (datapath/n0008)
     LUT5:I4->O            1   0.205   0.000  datapath/if_id/Mmux_instructionOut[31]_GND_10_o_mux_3_OUT110 (datapath/if_id/instructionOut[31]_GND_10_o_mux_3_OUT<0>)
     FDCE_1:D                  0.102          datapath/if_id/instructionOut_0
    ----------------------------------------
    Total                      6.956ns (2.264ns logic, 4.692ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000001/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1329 / 1329
-------------------------------------------------------------------------
Offset:              3.945ns (Levels of Logic = 1)
  Source:            resetGral (PAD)
  Destination:       datapath/if_id/instructionOut_31 (FF)
  Destination Clock: _i000001/pll_base_inst/CLKOUT0 falling

  Data Path: resetGral to datapath/if_id/instructionOut_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1358   1.222   2.293  resetGral_IBUF (resetGral_IBUF)
     FDCE_1:CLR                0.430          datapath/if_id/pcNextOut_0
    ----------------------------------------
    Total                      3.945ns (1.652ns logic, 2.293ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000001/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.777ns (Levels of Logic = 2)
  Source:            resetGral (PAD)
  Destination:       datapath/uartMod/fifo_rx/Mram_FIFO22 (RAM)
  Destination Clock: _i000001/pll_base_inst/CLKOUT1 rising

  Data Path: resetGral to datapath/uartMod/fifo_rx/Mram_FIFO22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1358   1.222   2.398  resetGral_IBUF (resetGral_IBUF)
     LUT2:I0->O            3   0.203   0.650  datapath/uartMod/fifo_rx/Mmux_BUS_000311 (datapath/uartMod/fifo_rx/BUS_0003)
     RAM32M:WE                 0.304          datapath/uartMod/fifo_rx/Mram_FIFO1
    ----------------------------------------
    Total                      4.777ns (1.729ns logic, 3.048ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.717ns (Levels of Logic = 1)
  Source:            datapath/debugUnit/sendCounter_3 (FF)
  Destination:       sendCounter<3> (PAD)
  Source Clock:      _i000001/pll_base_inst/CLKOUT1 rising

  Data Path: datapath/debugUnit/sendCounter_3 to sendCounter<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            73   0.447   1.699  datapath/debugUnit/sendCounter_3 (datapath/debugUnit/sendCounter_3)
     OBUF:I->O                 2.571          sendCounter_3_OBUF (sendCounter<3>)
    ----------------------------------------
    Total                      4.717ns (3.018ns logic, 1.699ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'datapath/debugUnit/Mram__n25622'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            datapath/debugUnit/ledIdle (LATCH)
  Destination:       ledIdle (PAD)
  Source Clock:      datapath/debugUnit/Mram__n25622 falling

  Data Path: datapath/debugUnit/ledIdle to ledIdle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  datapath/debugUnit/ledIdle (datapath/debugUnit/ledIdle)
     OBUF:I->O                 2.571          ledIdle_OBUF (ledIdle)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'datapath/debugUnit/current_state[2]_GND_38_o_Mux_193_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            datapath/debugUnit/sentFlag_1 (LATCH)
  Destination:       sentFlag (PAD)
  Source Clock:      datapath/debugUnit/current_state[2]_GND_38_o_Mux_193_o falling

  Data Path: datapath/debugUnit/sentFlag_1 to sentFlag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  datapath/debugUnit/sentFlag_1 (datapath/debugUnit/sentFlag_1)
     OBUF:I->O                 2.571          sentFlag_OBUF (sentFlag)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'datapath/debugUnit/current_state[2]_GND_29_o_Mux_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            datapath/debugUnit/notStartUartTrans_1 (LATCH)
  Destination:       notStartUartTx (PAD)
  Source Clock:      datapath/debugUnit/current_state[2]_GND_29_o_Mux_159_o falling

  Data Path: datapath/debugUnit/notStartUartTrans_1 to notStartUartTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  datapath/debugUnit/notStartUartTrans_1 (datapath/debugUnit/notStartUartTrans_1)
     OBUF:I->O                 2.571          notStartUartTx_OBUF (notStartUartTx)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000001/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT0 |    1.405|    4.270|   12.933|         |
datapath/debugUnit/Mram__n25622|         |         |    5.237|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000001/pll_base_inst/CLKOUT1
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT1                        |    4.691|         |         |         |
datapath/debugUnit/Mram__n25622                       |         |    2.584|         |         |
datapath/debugUnit/current_state[2]_GND_29_o_Mux_159_o|         |    1.385|         |         |
datapath/debugUnit/current_state[2]_GND_30_o_Mux_163_o|         |    1.179|         |         |
datapath/debugUnit/current_state[2]_PWR_20_o_Mux_135_o|         |    4.085|         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/debugUnit/Mram__n25622
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT1|         |         |    4.425|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/debugUnit/current_state[2]_GND_29_o_Mux_159_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT1|         |         |    3.833|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/debugUnit/current_state[2]_GND_30_o_Mux_163_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT0|         |         |    9.136|         |
_i000001/pll_base_inst/CLKOUT1|         |         |    9.741|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/debugUnit/current_state[2]_GND_38_o_Mux_193_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT1|         |         |    1.989|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/debugUnit/current_state[2]_PWR_20_o_Mux_135_o
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
_i000001/pll_base_inst/CLKOUT0                        |         |         |    1.648|         |
_i000001/pll_base_inst/CLKOUT1                        |         |         |    4.880|         |
datapath/debugUnit/current_state[2]_GND_38_o_Mux_193_o|         |         |    1.713|         |
------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.25 secs
 
--> 

Total memory usage is 282648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :   20 (   0 filtered)

