 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:27:50 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[15]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay_out1_reg[15]/Q (DFFX1_HVT)         2.04       2.04 f
  U1218/Y (XOR2X1_LVT)                     0.24       2.28 r
  U907/Y (NAND2X0_RVT)                     0.10       2.37 f
  U1224/Y (OAI21X1_LVT)                    0.20       2.58 r
  U1227/Y (AOI21X1_LVT)                    0.10       2.67 f
  U1235/Y (OAI21X1_LVT)                    0.14       2.81 r
  U1273/Y (AOI21X1_RVT)                    0.16       2.97 f
  U974/Y (OAI21X1_LVT)                     0.12       3.09 r
  U572/Y (INVX1_LVT)                       0.04       3.13 f
  U1465/Y (OAI21X1_RVT)                    0.24       3.36 r
  U553/Y (INVX1_LVT)                       0.04       3.40 f
  U765/Y (OAI21X1_LVT)                     0.15       3.55 r
  U502/Y (INVX0_LVT)                       0.03       3.58 f
  U1483/Y (OAI21X1_RVT)                    0.24       3.82 r
  U1488/Y (AOI21X1_LVT)                    0.11       3.92 f
  U1490/Y (XOR2X1_RVT)                     0.18       4.10 r
  U1491/Y (NAND2X0_RVT)                    0.06       4.17 f
  U1493/Y (NAND4X0_RVT)                    0.08       4.25 r
  Delay3_out1_reg[54]/D (DFFX1_HVT)        0.00       4.25 r
  data arrival time                                   4.25

  clock clk (rise edge)                    5.50       5.50
  clock network delay (ideal)              0.00       5.50
  Delay3_out1_reg[54]/CLK (DFFX1_HVT)      0.00       5.50 r
  library setup time                      -1.25       4.25
  data required time                                  4.25
  -----------------------------------------------------------
  data required time                                  4.25
  data arrival time                                  -4.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
