{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.00503,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0623573,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0949729,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.122927,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0686057,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.122927,
	"finish__timing__setup__tns": -259.98,
	"finish__timing__setup__ws": -0.313041,
	"finish__clock__skew__setup": 2.59129,
	"finish__clock__skew__hold": 0.190442,
	"finish__timing__drv__max_slew_limit": 0.0293669,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.228548,
	"finish__timing__drv__max_cap": 185,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 2002,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.232375,
	"finish__power__switching__total": 0.123348,
	"finish__power__leakage__total": 0.0304995,
	"finish__power__total": 0.386222,
	"finish__design__io": 495,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06342e+06,
	"finish__design__instance__count": 168472,
	"finish__design__instance__area": 767412,
	"finish__design__instance__count__stdcell": 168340,
	"finish__design__instance__area__stdcell": 350948,
	"finish__design__instance__count__macros": 132,
	"finish__design__instance__area__macros": 416463,
	"finish__design__instance__utilization": 0.371913,
	"finish__design__instance__utilization__stdcell": 0.21309
}