// <editor-fold defaultstate="collapsed" desc="DRV_USART Instance ${INDEX?string} Initialization Data">

static DRV_USART_CLIENT_OBJ drvUSART${INDEX?string}ClientObjPool[DRV_USART_CLIENTS_NUMBER_IDX${INDEX?string}];

<#if drv_usart.DRV_USART_COMMON_MODE == "Asynchronous">
/* USART transmit/receive transfer objects pool */
static DRV_USART_BUFFER_OBJ drvUSART${INDEX?string}BufferObjPool[DRV_USART_QUEUE_SIZE_IDX${INDEX?string}];
</#if>

static const DRV_USART_PLIB_INTERFACE drvUsart${INDEX?string}PlibAPI = {
    .readCallbackRegister = (DRV_USART_PLIB_READ_CALLBACK_REG)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_ReadCallbackRegister,
    .read_t = (DRV_USART_PLIB_READ)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_Read,
    .readIsBusy = (DRV_USART_PLIB_READ_IS_BUSY)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_ReadIsBusy,
    .readCountGet = (DRV_USART_PLIB_READ_COUNT_GET)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_ReadCountGet,
    .readAbort = (DRV_USART_PLIB_READ_ABORT)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_ReadAbort,
    .writeCallbackRegister = (DRV_USART_PLIB_WRITE_CALLBACK_REG)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_WriteCallbackRegister,
    .write_t = (DRV_USART_PLIB_WRITE)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_Write,
    .writeIsBusy = (DRV_USART_PLIB_WRITE_IS_BUSY)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_WriteIsBusy,
    .writeCountGet = (DRV_USART_PLIB_WRITE_COUNT_GET)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_WriteCountGet,
    .errorGet = (DRV_USART_PLIB_ERROR_GET)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_ErrorGet,
    .serialSetup = (DRV_USART_PLIB_SERIAL_SETUP)${.vars["${DRV_USART_PLIB?lower_case}"].USART_PLIB_API_PREFIX}_SerialSetup
};

<@compress single_line=true>
static const uint32_t drvUsart${INDEX?string}remapDataWidth[] = {
    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_5_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_5_BIT_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_6_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_6_BIT_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_7_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_7_BIT_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_8_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_8_BIT_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_9_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_9_BIT_MASK}
    <#else>
        0xFFFFFFFFU
    </#if>
};
</@compress>

<@compress single_line=true>
static const uint32_t drvUsart${INDEX?string}remapParity[] = {
    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_NONE_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_NONE_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_EVEN_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_EVEN_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_ODD_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_ODD_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_MARK_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_MARK_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_SPACE_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_SPACE_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_MULTIDROP_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_MULTIDROP_MASK}
    <#else>
        0xFFFFFFFFU
    </#if>
};
</@compress>

<@compress single_line=true>
static const uint32_t drvUsart${INDEX?string}remapStopBits[] = {

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_STOP_1_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_STOP_1_BIT_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_STOP_1_5_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_STOP_1_5_BIT_MASK},
    <#else>
        0xFFFFFFFFU,
    </#if>

    <#if .vars["${DRV_USART_PLIB?lower_case}"].USART_STOP_2_BIT_MASK?has_content>
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_STOP_2_BIT_MASK}
    <#else>
        0xFFFFFFFFU
    </#if>
};
</@compress>

<@compress single_line=true>
static const uint32_t drvUsart${INDEX?string}remapError[] = {
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_OVERRUN_ERROR_VALUE},
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_PARITY_ERROR_VALUE},
        ${.vars["${DRV_USART_PLIB?lower_case}"].USART_FRAMING_ERROR_VALUE}
};
</@compress>

<#if drv_usart.DRV_USART_COMMON_MODE == "Asynchronous">
    <#if core.DMA_ENABLE?has_content && drv_usart.DRV_USART_SYS_DMA_ENABLE == true>
        <#assign DMA_PLIB = "core.DMA_INSTANCE_NAME">
        <#assign DMA_PLIB_MULTI_IRQn = "core." + DMA_PLIB?eval + "_MULTI_IRQn">
        <#if DMA_PLIB_MULTI_IRQn?eval??>
            <#assign DMA_TX_CHANNEL = "DRV_USART_TX_DMA_CHANNEL">
            <#assign DMA_TX_CHANNEL_INDEX = "core." + DMA_PLIB?eval + "_CHANNEL" + DMA_TX_CHANNEL?eval + "_INT_SRC">
            <#assign DMA_RX_CHANNEL = "DRV_USART_RX_DMA_CHANNEL">
            <#assign DMA_RX_CHANNEL_INDEX = "core." + DMA_PLIB?eval + "_CHANNEL" + DMA_RX_CHANNEL?eval + "_INT_SRC">
        </#if>
    </#if>
    <#assign USART_PLIB = "DRV_USART_PLIB">
    <#assign USART_PLIB_MULTI_IRQn = "core." + USART_PLIB?eval + "_MULTI_IRQn">
    <#assign USART_PLIB_SINGLE_IRQn = "core." + USART_PLIB?eval + "_SINGLE_IRQn">
    <#if USART_PLIB_MULTI_IRQn?eval??>
        <#assign USART_PLIB_TX_COMPLETE_INDEX = "core." + USART_PLIB?eval + "_USART_TX_COMPLETE_INT_SRC">
        <#assign USART_PLIB_TX_READY_INDEX = "core." + USART_PLIB?eval + "_USART_TX_READY_INT_SRC">
        <#assign USART_PLIB_RX_INDEX = "core." + USART_PLIB?eval + "_USART_RX_INT_SRC">
        <#assign USART_PLIB_ERROR_INDEX = "core." + USART_PLIB?eval + "_USART_ERROR_INT_SRC">
    </#if>

static const DRV_USART_INTERRUPT_SOURCES drvUSART${INDEX?string}InterruptSources =
{
    <#if .vars["${DRV_USART_PLIB?lower_case}"].MULTI_IRQn?has_content>
        <#lt>    /* Peripheral has more than one interrupt vector */
        <#lt>    .isSingleIntSrc                        = false,

        <#lt>    /* Peripheral interrupt lines */
        <#lt>   .intSources.multi.usartTxCompleteInt   = (int32_t)${.vars["${DRV_USART_PLIB?lower_case}"].USART_TX_COMPLETE_INT_SRC},
        <#lt>   .intSources.multi.usartTxReadyInt      = (int32_t)${.vars["${DRV_USART_PLIB?lower_case}"].USART_TX_READY_INT_SRC},
        <#lt>   .intSources.multi.usartRxCompleteInt   = (int32_t)${.vars["${DRV_USART_PLIB?lower_case}"].USART_RX_INT_SRC},
        <#lt>   .intSources.multi.usartErrorInt        = (int32_t)${.vars["${DRV_USART_PLIB?lower_case}"].USART_ERROR_INT_SRC},        
    <#else>
        <#if USART_PLIB_MULTI_IRQn?eval??>
            <#lt>    /* Peripheral has more than one interrupt vector */
            <#lt>    .isSingleIntSrc                        = false,

            <#lt>    /* Peripheral interrupt lines */
            <#if USART_PLIB_TX_COMPLETE_INDEX?eval??>
                <#lt>    .intSources.multi.usartTxCompleteInt   = (int32_t)${USART_PLIB_TX_COMPLETE_INDEX?eval},
            <#else>
                <#lt>    .intSources.multi.usartTxCompleteInt   = -1,
            </#if>
            <#if USART_PLIB_TX_READY_INDEX?eval??>
                <#lt>    .intSources.multi.usartTxReadyInt      = (int32_t)${USART_PLIB_TX_READY_INDEX?eval},
            <#else>
                <#lt>    .intSources.multi.usartTxReadyInt      = -1,
            </#if>
            <#if USART_PLIB_RX_INDEX?eval??>
                <#lt>    .intSources.multi.usartRxCompleteInt   = (int32_t)${USART_PLIB_RX_INDEX?eval},
            <#else>
                <#lt>    .intSources.multi.usartTxReadyInt      = -1,
            </#if>
            <#if USART_PLIB_ERROR_INDEX?eval??>
                <#lt>    .intSources.multi.usartErrorInt        = (int32_t)${USART_PLIB_ERROR_INDEX?eval},
            <#else>
                <#lt>    .intSources.multi.usartErrorInt        = -1,
            </#if>
        <#else>
            <#lt>    /* Peripheral has single interrupt vector */
            <#lt>    .isSingleIntSrc                        = true,

            <#lt>    /* Peripheral interrupt line */
            <#if .vars["${DRV_USART_PLIB?lower_case}"].SINGLE_IRQn?has_content>
                <#lt>    .intSources.usartInterrupt             = (int32_t)${.vars["${DRV_USART_PLIB?lower_case}"].SINGLE_IRQn},
            <#elseif USART_PLIB_SINGLE_IRQn?eval??>
                <#lt>    .intSources.usartInterrupt             = (int32_t)${USART_PLIB_SINGLE_IRQn?eval},
            <#else>
                <#lt>    .intSources.usartInterrupt             = (int32_t)${DRV_USART_PLIB}_IRQn,
            </#if>
        </#if>
    </#if>
    <#if core.DMA_ENABLE?has_content && drv_usart.DRV_USART_SYS_DMA_ENABLE == true>
        <#if DMA_PLIB_MULTI_IRQn?eval??>
            <#if DRV_USART_TX_DMA == true>
                <#lt>    /* DMA Tx interrupt line */
                <#lt>    .intSources.multi.dmaTxChannelInt      = (int32_t)${DMA_TX_CHANNEL_INDEX?eval},
            </#if>
            <#if DRV_USART_RX_DMA == true>
                <#lt>    /* DMA Rx interrupt line */
                <#lt>    .intSources.multi.dmaRxChannelInt      = (int32_t)${DMA_RX_CHANNEL_INDEX?eval},
            </#if>
        <#else>
            <#if DRV_USART_TX_DMA == true || DRV_USART_RX_DMA == true>
                <#lt>    /* DMA interrupt line */
                <#lt>    .intSources.dmaInterrupt               = (int32_t)${core.DMA_INSTANCE_NAME}_IRQn,
            </#if>
        </#if>
    </#if>
};
</#if>

static const DRV_USART_INIT drvUsart${INDEX?string}InitData =
{
    .usartPlib = &drvUsart${INDEX?string}PlibAPI,

    /* USART Number of clients */
    .numClients = DRV_USART_CLIENTS_NUMBER_IDX${INDEX?string},

    /* USART Client Objects Pool */
    .clientObjPool = (uintptr_t)&drvUSART${INDEX?string}ClientObjPool[0],

<#if core.DMA_ENABLE?has_content && drv_usart.DRV_USART_SYS_DMA_ENABLE == true>
    <#if DRV_USART_TX_DMA == true>
        <#lt>    .dmaChannelTransmit = DRV_USART_XMIT_DMA_CH_IDX${INDEX?string},

        <#lt>    .usartTransmitAddress = (void *)${.vars["${DRV_USART_PLIB?lower_case}"].TRANSMIT_DATA_REGISTER},

    <#else>
        <#lt>    .dmaChannelTransmit = SYS_DMA_CHANNEL_NONE,

    </#if>
    <#if DRV_USART_RX_DMA == true>
        <#lt>    .dmaChannelReceive = DRV_USART_RCV_DMA_CH_IDX${INDEX?string},

        <#lt>    .usartReceiveAddress = (void *)${.vars["${DRV_USART_PLIB?lower_case}"].RECEIVE_DATA_REGISTER},

    <#else>
        <#lt>    .dmaChannelReceive = SYS_DMA_CHANNEL_NONE,

    </#if>
</#if>
<#if drv_usart.DRV_USART_COMMON_MODE == "Asynchronous">
    /* Combined size of transmit and receive buffer objects */
    .bufferObjPoolSize = DRV_USART_QUEUE_SIZE_IDX${INDEX?string},

    /* USART transmit and receive buffer buffer objects pool */
    .bufferObjPool = (uintptr_t)&drvUSART${INDEX?string}BufferObjPool[0],

    .interruptSources = &drvUSART${INDEX?string}InterruptSources,
</#if>

    .remapDataWidth = drvUsart${INDEX?string}remapDataWidth,

    .remapParity = drvUsart${INDEX?string}remapParity,

    .remapStopBits = drvUsart${INDEX?string}remapStopBits,

    .remapError = drvUsart${INDEX?string}remapError,

    .dataWidth = ${.vars["${DRV_USART_PLIB?lower_case}"].USART_DATA_BITS},
};

// </editor-fold>