#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Nov 27 15:40:06 2017
# Process ID: 11172
# Current directory: C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11988 C:\Users\RyanP\Documents\GitHub\Hercu-NES\Code\Vivado Simulation\Vivado_Simulation_old_verr\Vivado_Simulation_old_verr.xpr
# Log file: C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/vivado.log
# Journal file: C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr'
INFO: [Project 1-313] Project file moved from 'C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Vivado_Simulation_old_verr.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 850.070 ; gain = 125.629
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module NesCpu
INFO: [VRFC 10-311] analyzing module NesProgRom
INFO: [VRFC 10-311] analyzing module ANDY
INFO: [VRFC 10-311] analyzing module ORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto d7c8e9770a8d456dab8cf67869488177 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ANDY
Compiling module xil_defaultlib.NesCpu
Compiling module xil_defaultlib.NesProgRom
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado -notrace
couldn't read file "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 27 15:40:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../FAKEROM.hex referenced on C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv at line 458 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 859.652 ; gain = 0.000
add_wave {{/testbench/theTestBoi/clkNE}} {{/testbench/theTestBoi/clkPE}} {{/testbench/theTestBoi/count}} {{/testbench/theTestBoi/data}} {{/testbench/theTestBoi/oldData}} {{/testbench/theTestBoi/olderData}} {{/testbench/theTestBoi/stage}} {{/testbench/theTestBoi/instruction}} {{/testbench/theTestBoi/programCounterPC}} {{/testbench/theTestBoi/accumulatorAC}} {{/testbench/theTestBoi/Xregister}} {{/testbench/theTestBoi/Yregister}} {{/testbench/theTestBoi/statusRegisterSR}} {{/testbench/theTestBoi/stackPointerSP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
WARNING: File ../../../../FAKEROM.hex referenced on C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv at line 458 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
WARNING: File ../../../../FAKEROM.hex referenced on C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv at line 458 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 15:43:16 2017...
