
embarcados_aula_freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010534  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001288  08010718  08010718  00011718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080119a0  080119a0  000135e8  2**0
                  CONTENTS
  4 .ARM          00000008  080119a0  080119a0  000129a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080119a8  080119a8  000135e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080119a8  080119a8  000129a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080119ac  080119ac  000129ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005e8  20000000  080119b0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000073c4  200005e8  08011f98  000135e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200079ac  08011f98  000139ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000135e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c350  00000000  00000000  00013618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b1c  00000000  00000000  0003f968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fb0  00000000  00000000  00045488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017d3  00000000  00000000  00047438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000246af  00000000  00000000  00048c0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025723  00000000  00000000  0006d2ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ece45  00000000  00000000  000929dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0017f822  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000990c  00000000  00000000  0017f8dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001891e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002a3a  00000000  00000000  0018925c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000138  00000000  00000000  0018bc96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200005e8 	.word	0x200005e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	080106fc 	.word	0x080106fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200005ec 	.word	0x200005ec
 800021c:	080106fc 	.word	0x080106fc

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b96a 	b.w	8000fa4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	460c      	mov	r4, r1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d14e      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf4:	4694      	mov	ip, r2
 8000cf6:	458c      	cmp	ip, r1
 8000cf8:	4686      	mov	lr, r0
 8000cfa:	fab2 f282 	clz	r2, r2
 8000cfe:	d962      	bls.n	8000dc6 <__udivmoddi4+0xde>
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0320 	rsb	r3, r2, #32
 8000d06:	4091      	lsls	r1, r2
 8000d08:	fa20 f303 	lsr.w	r3, r0, r3
 8000d0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d10:	4319      	orrs	r1, r3
 8000d12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f f68c 	uxth.w	r6, ip
 8000d1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d26:	fb07 1114 	mls	r1, r7, r4, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb04 f106 	mul.w	r1, r4, r6
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d3e:	f080 8112 	bcs.w	8000f66 <__udivmoddi4+0x27e>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 810f 	bls.w	8000f66 <__udivmoddi4+0x27e>
 8000d48:	3c02      	subs	r4, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	fa1f f38e 	uxth.w	r3, lr
 8000d52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d56:	fb07 1110 	mls	r1, r7, r0, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f606 	mul.w	r6, r0, r6
 8000d62:	429e      	cmp	r6, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x94>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6e:	f080 80fc 	bcs.w	8000f6a <__udivmoddi4+0x282>
 8000d72:	429e      	cmp	r6, r3
 8000d74:	f240 80f9 	bls.w	8000f6a <__udivmoddi4+0x282>
 8000d78:	4463      	add	r3, ip
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	1b9b      	subs	r3, r3, r6
 8000d7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d82:	2100      	movs	r1, #0
 8000d84:	b11d      	cbz	r5, 8000d8e <__udivmoddi4+0xa6>
 8000d86:	40d3      	lsrs	r3, r2
 8000d88:	2200      	movs	r2, #0
 8000d8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d905      	bls.n	8000da2 <__udivmoddi4+0xba>
 8000d96:	b10d      	cbz	r5, 8000d9c <__udivmoddi4+0xb4>
 8000d98:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e7f5      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d146      	bne.n	8000e38 <__udivmoddi4+0x150>
 8000daa:	42a3      	cmp	r3, r4
 8000dac:	d302      	bcc.n	8000db4 <__udivmoddi4+0xcc>
 8000dae:	4290      	cmp	r0, r2
 8000db0:	f0c0 80f0 	bcc.w	8000f94 <__udivmoddi4+0x2ac>
 8000db4:	1a86      	subs	r6, r0, r2
 8000db6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dba:	2001      	movs	r0, #1
 8000dbc:	2d00      	cmp	r5, #0
 8000dbe:	d0e6      	beq.n	8000d8e <__udivmoddi4+0xa6>
 8000dc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc4:	e7e3      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000dc6:	2a00      	cmp	r2, #0
 8000dc8:	f040 8090 	bne.w	8000eec <__udivmoddi4+0x204>
 8000dcc:	eba1 040c 	sub.w	r4, r1, ip
 8000dd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd4:	fa1f f78c 	uxth.w	r7, ip
 8000dd8:	2101      	movs	r1, #1
 8000dda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de2:	fb08 4416 	mls	r4, r8, r6, r4
 8000de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dea:	fb07 f006 	mul.w	r0, r7, r6
 8000dee:	4298      	cmp	r0, r3
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x11c>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x11a>
 8000dfc:	4298      	cmp	r0, r3
 8000dfe:	f200 80cd 	bhi.w	8000f9c <__udivmoddi4+0x2b4>
 8000e02:	4626      	mov	r6, r4
 8000e04:	1a1c      	subs	r4, r3, r0
 8000e06:	fa1f f38e 	uxth.w	r3, lr
 8000e0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e16:	fb00 f707 	mul.w	r7, r0, r7
 8000e1a:	429f      	cmp	r7, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x148>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x146>
 8000e28:	429f      	cmp	r7, r3
 8000e2a:	f200 80b0 	bhi.w	8000f8e <__udivmoddi4+0x2a6>
 8000e2e:	4620      	mov	r0, r4
 8000e30:	1bdb      	subs	r3, r3, r7
 8000e32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e36:	e7a5      	b.n	8000d84 <__udivmoddi4+0x9c>
 8000e38:	f1c1 0620 	rsb	r6, r1, #32
 8000e3c:	408b      	lsls	r3, r1
 8000e3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e42:	431f      	orrs	r7, r3
 8000e44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e48:	fa04 f301 	lsl.w	r3, r4, r1
 8000e4c:	ea43 030c 	orr.w	r3, r3, ip
 8000e50:	40f4      	lsrs	r4, r6
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	0c38      	lsrs	r0, r7, #16
 8000e58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e60:	fa1f fc87 	uxth.w	ip, r7
 8000e64:	fb00 441e 	mls	r4, r0, lr, r4
 8000e68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e70:	45a1      	cmp	r9, r4
 8000e72:	fa02 f201 	lsl.w	r2, r2, r1
 8000e76:	d90a      	bls.n	8000e8e <__udivmoddi4+0x1a6>
 8000e78:	193c      	adds	r4, r7, r4
 8000e7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e7e:	f080 8084 	bcs.w	8000f8a <__udivmoddi4+0x2a2>
 8000e82:	45a1      	cmp	r9, r4
 8000e84:	f240 8081 	bls.w	8000f8a <__udivmoddi4+0x2a2>
 8000e88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8c:	443c      	add	r4, r7
 8000e8e:	eba4 0409 	sub.w	r4, r4, r9
 8000e92:	fa1f f983 	uxth.w	r9, r3
 8000e96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea6:	45a4      	cmp	ip, r4
 8000ea8:	d907      	bls.n	8000eba <__udivmoddi4+0x1d2>
 8000eaa:	193c      	adds	r4, r7, r4
 8000eac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eb0:	d267      	bcs.n	8000f82 <__udivmoddi4+0x29a>
 8000eb2:	45a4      	cmp	ip, r4
 8000eb4:	d965      	bls.n	8000f82 <__udivmoddi4+0x29a>
 8000eb6:	3b02      	subs	r3, #2
 8000eb8:	443c      	add	r4, r7
 8000eba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ebe:	fba0 9302 	umull	r9, r3, r0, r2
 8000ec2:	eba4 040c 	sub.w	r4, r4, ip
 8000ec6:	429c      	cmp	r4, r3
 8000ec8:	46ce      	mov	lr, r9
 8000eca:	469c      	mov	ip, r3
 8000ecc:	d351      	bcc.n	8000f72 <__udivmoddi4+0x28a>
 8000ece:	d04e      	beq.n	8000f6e <__udivmoddi4+0x286>
 8000ed0:	b155      	cbz	r5, 8000ee8 <__udivmoddi4+0x200>
 8000ed2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ed6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eda:	fa04 f606 	lsl.w	r6, r4, r6
 8000ede:	40cb      	lsrs	r3, r1
 8000ee0:	431e      	orrs	r6, r3
 8000ee2:	40cc      	lsrs	r4, r1
 8000ee4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee8:	2100      	movs	r1, #0
 8000eea:	e750      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000eec:	f1c2 0320 	rsb	r3, r2, #32
 8000ef0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef8:	fa24 f303 	lsr.w	r3, r4, r3
 8000efc:	4094      	lsls	r4, r2
 8000efe:	430c      	orrs	r4, r1
 8000f00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f08:	fa1f f78c 	uxth.w	r7, ip
 8000f0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f10:	fb08 3110 	mls	r1, r8, r0, r3
 8000f14:	0c23      	lsrs	r3, r4, #16
 8000f16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f1a:	fb00 f107 	mul.w	r1, r0, r7
 8000f1e:	4299      	cmp	r1, r3
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x24c>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f2a:	d22c      	bcs.n	8000f86 <__udivmoddi4+0x29e>
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d92a      	bls.n	8000f86 <__udivmoddi4+0x29e>
 8000f30:	3802      	subs	r0, #2
 8000f32:	4463      	add	r3, ip
 8000f34:	1a5b      	subs	r3, r3, r1
 8000f36:	b2a4      	uxth	r4, r4
 8000f38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f44:	fb01 f307 	mul.w	r3, r1, r7
 8000f48:	42a3      	cmp	r3, r4
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x276>
 8000f4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f54:	d213      	bcs.n	8000f7e <__udivmoddi4+0x296>
 8000f56:	42a3      	cmp	r3, r4
 8000f58:	d911      	bls.n	8000f7e <__udivmoddi4+0x296>
 8000f5a:	3902      	subs	r1, #2
 8000f5c:	4464      	add	r4, ip
 8000f5e:	1ae4      	subs	r4, r4, r3
 8000f60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f64:	e739      	b.n	8000dda <__udivmoddi4+0xf2>
 8000f66:	4604      	mov	r4, r0
 8000f68:	e6f0      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e706      	b.n	8000d7c <__udivmoddi4+0x94>
 8000f6e:	45c8      	cmp	r8, r9
 8000f70:	d2ae      	bcs.n	8000ed0 <__udivmoddi4+0x1e8>
 8000f72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f7a:	3801      	subs	r0, #1
 8000f7c:	e7a8      	b.n	8000ed0 <__udivmoddi4+0x1e8>
 8000f7e:	4631      	mov	r1, r6
 8000f80:	e7ed      	b.n	8000f5e <__udivmoddi4+0x276>
 8000f82:	4603      	mov	r3, r0
 8000f84:	e799      	b.n	8000eba <__udivmoddi4+0x1d2>
 8000f86:	4630      	mov	r0, r6
 8000f88:	e7d4      	b.n	8000f34 <__udivmoddi4+0x24c>
 8000f8a:	46d6      	mov	lr, sl
 8000f8c:	e77f      	b.n	8000e8e <__udivmoddi4+0x1a6>
 8000f8e:	4463      	add	r3, ip
 8000f90:	3802      	subs	r0, #2
 8000f92:	e74d      	b.n	8000e30 <__udivmoddi4+0x148>
 8000f94:	4606      	mov	r6, r0
 8000f96:	4623      	mov	r3, r4
 8000f98:	4608      	mov	r0, r1
 8000f9a:	e70f      	b.n	8000dbc <__udivmoddi4+0xd4>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	e730      	b.n	8000e04 <__udivmoddi4+0x11c>
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <FreeRTOS_CLIRegisterCommand>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
    {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFAIL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
        CLI_Definition_List_Item_t * pxNewListItem;

        /* Check the parameter is not NULL. */
        configASSERT( pxCommandToRegister != NULL );
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10b      	bne.n	8000fd2 <FreeRTOS_CLIRegisterCommand+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fbe:	f383 8811 	msr	BASEPRI, r3
 8000fc2:	f3bf 8f6f 	isb	sy
 8000fc6:	f3bf 8f4f 	dsb	sy
 8000fca:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	e7fd      	b.n	8000fce <FreeRTOS_CLIRegisterCommand+0x26>

        /* Create a new list item that will reference the command being registered. */
        pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8000fd2:	2008      	movs	r0, #8
 8000fd4:	f00b f922 	bl	800c21c <pvPortMalloc>
 8000fd8:	6138      	str	r0, [r7, #16]
        configASSERT( pxNewListItem != NULL );
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d10b      	bne.n	8000ff8 <FreeRTOS_CLIRegisterCommand+0x50>
	__asm volatile
 8000fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fe4:	f383 8811 	msr	BASEPRI, r3
 8000fe8:	f3bf 8f6f 	isb	sy
 8000fec:	f3bf 8f4f 	dsb	sy
 8000ff0:	60bb      	str	r3, [r7, #8]
}
 8000ff2:	bf00      	nop
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <FreeRTOS_CLIRegisterCommand+0x4c>

        if( pxNewListItem != NULL )
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d005      	beq.n	800100a <FreeRTOS_CLIRegisterCommand+0x62>
        {
            prvRegisterCommand( pxCommandToRegister, pxNewListItem );
 8000ffe:	6939      	ldr	r1, [r7, #16]
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 f8e7 	bl	80011d4 <prvRegisterCommand>
            xReturn = pdPASS;
 8001006:	2301      	movs	r3, #1
 8001008:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 800100a:	697b      	ldr	r3, [r7, #20]
    }
 800100c:	4618      	mov	r0, r3
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput,
                                       char * pcWriteBuffer,
                                       size_t xWriteBufferLen )
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn = pdTRUE;
 8001020:	2301      	movs	r3, #1
 8001022:	61fb      	str	r3, [r7, #28]
    size_t xCommandStringLength;

    /* Note:  This function is not re-entrant.  It must not be called from more
     * thank one task. */

    if( pxCommand == NULL )
 8001024:	4b3a      	ldr	r3, [pc, #232]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d141      	bne.n	80010b0 <FreeRTOS_CLIProcessCommand+0x9c>
    {
        /* Search for the command string in the list of registered commands. */
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 800102c:	4b38      	ldr	r3, [pc, #224]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 800102e:	4a39      	ldr	r2, [pc, #228]	@ (8001114 <FreeRTOS_CLIProcessCommand+0x100>)
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	e037      	b.n	80010a4 <FreeRTOS_CLIProcessCommand+0x90>
        {
            pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 8001034:	4b36      	ldr	r3, [pc, #216]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	61bb      	str	r3, [r7, #24]
            xCommandStringLength = strlen( pcRegisteredCommandString );
 800103e:	69b8      	ldr	r0, [r7, #24]
 8001040:	f7ff f94e 	bl	80002e0 <strlen>
 8001044:	6178      	str	r0, [r7, #20]

            /* To ensure the string lengths match exactly, so as not to pick up
             * a sub-string of a longer command, check the byte after the expected
             * end of the string is either the end of the string or a space before
             * a parameter. */
            if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	69b9      	ldr	r1, [r7, #24]
 800104a:	68f8      	ldr	r0, [r7, #12]
 800104c:	f00d f873 	bl	800e136 <strncmp>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d121      	bne.n	800109a <FreeRTOS_CLIProcessCommand+0x86>
            {
                if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4413      	add	r3, r2
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b20      	cmp	r3, #32
 8001060:	d005      	beq.n	800106e <FreeRTOS_CLIProcessCommand+0x5a>
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	4413      	add	r3, r2
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d115      	bne.n	800109a <FreeRTOS_CLIProcessCommand+0x86>
                {
                    /* The command has been found.  Check it has the expected
                     * number of parameters.  If cExpectedNumberOfParameters is -1,
                     * then there could be a variable number of parameters and no
                     * check is made. */
                    if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 800106e:	4b28      	ldr	r3, [pc, #160]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001078:	2b00      	cmp	r3, #0
 800107a:	db18      	blt.n	80010ae <FreeRTOS_CLIProcessCommand+0x9a>
                    {
                        if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f000 f911 	bl	80012a4 <prvGetNumberOfParameters>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	4b22      	ldr	r3, [pc, #136]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001090:	429a      	cmp	r2, r3
 8001092:	d00c      	beq.n	80010ae <FreeRTOS_CLIProcessCommand+0x9a>
                        {
                            xReturn = pdFALSE;
 8001094:	2300      	movs	r3, #0
 8001096:	61fb      	str	r3, [r7, #28]
                        }
                    }

                    break;
 8001098:	e009      	b.n	80010ae <FreeRTOS_CLIProcessCommand+0x9a>
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 800109a:	4b1d      	ldr	r3, [pc, #116]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d1c3      	bne.n	8001034 <FreeRTOS_CLIProcessCommand+0x20>
 80010ac:	e000      	b.n	80010b0 <FreeRTOS_CLIProcessCommand+0x9c>
                    break;
 80010ae:	bf00      	nop
                }
            }
        }
    }

    if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 80010b0:	4b17      	ldr	r3, [pc, #92]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d00b      	beq.n	80010d0 <FreeRTOS_CLIProcessCommand+0xbc>
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d108      	bne.n	80010d0 <FreeRTOS_CLIProcessCommand+0xbc>
    {
        /* The command was found, but the number of parameters with the command
         * was incorrect. */
        strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	4915      	ldr	r1, [pc, #84]	@ (8001118 <FreeRTOS_CLIProcessCommand+0x104>)
 80010c2:	68b8      	ldr	r0, [r7, #8]
 80010c4:	f00d f849 	bl	800e15a <strncpy>
        pxCommand = NULL;
 80010c8:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	e01a      	b.n	8001106 <FreeRTOS_CLIProcessCommand+0xf2>
    }
    else if( pxCommand != NULL )
 80010d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d00f      	beq.n	80010f8 <FreeRTOS_CLIProcessCommand+0xe4>
    {
        /* Call the callback function that is registered to this command. */
        xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 80010d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	68b8      	ldr	r0, [r7, #8]
 80010e6:	4798      	blx	r3
 80010e8:	61f8      	str	r0, [r7, #28]

        /* If xReturn is pdFALSE, then no further strings will be returned
         * after this one, and	pxCommand can be reset to NULL ready to search
         * for the next entered command. */
        if( xReturn == pdFALSE )
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d10a      	bne.n	8001106 <FreeRTOS_CLIProcessCommand+0xf2>
        {
            pxCommand = NULL;
 80010f0:	4b07      	ldr	r3, [pc, #28]	@ (8001110 <FreeRTOS_CLIProcessCommand+0xfc>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	e006      	b.n	8001106 <FreeRTOS_CLIProcessCommand+0xf2>
        }
    }
    else
    {
        /* pxCommand was NULL, the command was not found. */
        strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	4908      	ldr	r1, [pc, #32]	@ (800111c <FreeRTOS_CLIProcessCommand+0x108>)
 80010fc:	68b8      	ldr	r0, [r7, #8]
 80010fe:	f00d f82c 	bl	800e15a <strncpy>
        xReturn = pdFALSE;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8001106:	69fb      	ldr	r3, [r7, #28]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3720      	adds	r7, #32
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000604 	.word	0x20000604
 8001114:	20000000 	.word	0x20000000
 8001118:	08010750 	.word	0x08010750
 800111c:	080107a8 	.word	0x080107a8

08001120 <FreeRTOS_CLIGetParameter>:
/*-----------------------------------------------------------*/

const char * FreeRTOS_CLIGetParameter( const char * pcCommandString,
                                       UBaseType_t uxWantedParameter,
                                       BaseType_t * pxParameterStringLength )
{
 8001120:	b480      	push	{r7}
 8001122:	b087      	sub	sp, #28
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
    UBaseType_t uxParametersFound = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
    const char * pcReturn = NULL;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]

    *pxParameterStringLength = 0;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]

    while( uxParametersFound < uxWantedParameter )
 800113a:	e03b      	b.n	80011b4 <FreeRTOS_CLIGetParameter+0x94>
    {
        /* Index the character pointer past the current word.  If this is the start
         * of the command string then the first word is the command itself. */
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
        {
            pcCommandString++;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	3301      	adds	r3, #1
 8001140:	60fb      	str	r3, [r7, #12]
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d007      	beq.n	800115a <FreeRTOS_CLIGetParameter+0x3a>
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b20      	cmp	r3, #32
 8001150:	d1f4      	bne.n	800113c <FreeRTOS_CLIGetParameter+0x1c>
        }

        /* Find the start of the next string. */
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 8001152:	e002      	b.n	800115a <FreeRTOS_CLIGetParameter+0x3a>
        {
            pcCommandString++;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	3301      	adds	r3, #1
 8001158:	60fb      	str	r3, [r7, #12]
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <FreeRTOS_CLIGetParameter+0x4a>
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b20      	cmp	r3, #32
 8001168:	d0f4      	beq.n	8001154 <FreeRTOS_CLIGetParameter+0x34>
        }

        /* Was a string found? */
        if( *pcCommandString != 0x00 )
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d025      	beq.n	80011be <FreeRTOS_CLIGetParameter+0x9e>
        {
            /* Is this the start of the required parameter? */
            uxParametersFound++;
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	3301      	adds	r3, #1
 8001176:	617b      	str	r3, [r7, #20]

            if( uxParametersFound == uxWantedParameter )
 8001178:	697a      	ldr	r2, [r7, #20]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	429a      	cmp	r2, r3
 800117e:	d119      	bne.n	80011b4 <FreeRTOS_CLIGetParameter+0x94>
            {
                /* How long is the parameter? */
                pcReturn = pcCommandString;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	613b      	str	r3, [r7, #16]

                while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001184:	e007      	b.n	8001196 <FreeRTOS_CLIGetParameter+0x76>
                {
                    ( *pxParameterStringLength )++;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	1c5a      	adds	r2, r3, #1
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	601a      	str	r2, [r3, #0]
                    pcCommandString++;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3301      	adds	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
                while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <FreeRTOS_CLIGetParameter+0x86>
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b20      	cmp	r3, #32
 80011a4:	d1ef      	bne.n	8001186 <FreeRTOS_CLIGetParameter+0x66>
                }

                if( *pxParameterStringLength == 0 )
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d109      	bne.n	80011c2 <FreeRTOS_CLIGetParameter+0xa2>
                {
                    pcReturn = NULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
                }

                break;
 80011b2:	e006      	b.n	80011c2 <FreeRTOS_CLIGetParameter+0xa2>
    while( uxParametersFound < uxWantedParameter )
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d3c2      	bcc.n	8001142 <FreeRTOS_CLIGetParameter+0x22>
 80011bc:	e002      	b.n	80011c4 <FreeRTOS_CLIGetParameter+0xa4>
            }
        }
        else
        {
            break;
 80011be:	bf00      	nop
 80011c0:	e000      	b.n	80011c4 <FreeRTOS_CLIGetParameter+0xa4>
                break;
 80011c2:	bf00      	nop
        }
    }

    return pcReturn;
 80011c4:	693b      	ldr	r3, [r7, #16]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	371c      	adds	r7, #28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
	...

080011d4 <prvRegisterCommand>:
/*-----------------------------------------------------------*/

static void prvRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister,
                                CLI_Definition_List_Item_t * pxCliDefinitionListItemBuffer )
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
    static CLI_Definition_List_Item_t * pxLastCommandInList = &xRegisteredCommands;

    /* Check the parameters are not NULL. */
    configASSERT( pxCommandToRegister != NULL );
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d10b      	bne.n	80011fc <prvRegisterCommand+0x28>
	__asm volatile
 80011e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e8:	f383 8811 	msr	BASEPRI, r3
 80011ec:	f3bf 8f6f 	isb	sy
 80011f0:	f3bf 8f4f 	dsb	sy
 80011f4:	60fb      	str	r3, [r7, #12]
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <prvRegisterCommand+0x24>
    configASSERT( pxCliDefinitionListItemBuffer != NULL );
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10b      	bne.n	800121a <prvRegisterCommand+0x46>
	__asm volatile
 8001202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001206:	f383 8811 	msr	BASEPRI, r3
 800120a:	f3bf 8f6f 	isb	sy
 800120e:	f3bf 8f4f 	dsb	sy
 8001212:	60bb      	str	r3, [r7, #8]
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	e7fd      	b.n	8001216 <prvRegisterCommand+0x42>

    taskENTER_CRITICAL();
 800121a:	f00a fedd 	bl	800bfd8 <vPortEnterCritical>
    {
        /* Reference the command being registered from the newly created
         * list item. */
        pxCliDefinitionListItemBuffer->pxCommandLineDefinition = pxCommandToRegister;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	601a      	str	r2, [r3, #0]

        /* The new list item will get added to the end of the list, so
         * pxNext has nowhere to point. */
        pxCliDefinitionListItemBuffer->pxNext = NULL;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	2200      	movs	r2, #0
 8001228:	605a      	str	r2, [r3, #4]

        /* Add the newly created list item to the end of the already existing
         * list. */
        pxLastCommandInList->pxNext = pxCliDefinitionListItemBuffer;
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <prvRegisterCommand+0x70>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	605a      	str	r2, [r3, #4]

        /* Set the end of list marker to the new list item. */
        pxLastCommandInList = pxCliDefinitionListItemBuffer;
 8001232:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <prvRegisterCommand+0x70>)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	6013      	str	r3, [r2, #0]
    }
    taskEXIT_CRITICAL();
 8001238:	f00a ff00 	bl	800c03c <vPortExitCritical>
}
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000008 	.word	0x20000008

08001248 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char * pcWriteBuffer,
                                  size_t xWriteBufferLen,
                                  const char * pcCommandString )
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn;

    ( void ) pcCommandString;

    if( pxCommand == NULL )
 8001254:	4b11      	ldr	r3, [pc, #68]	@ (800129c <prvHelpCommand+0x54>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d102      	bne.n	8001262 <prvHelpCommand+0x1a>
    {
        /* Reset the pxCommand pointer back to the start of the list. */
        pxCommand = &xRegisteredCommands;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <prvHelpCommand+0x54>)
 800125e:	4a10      	ldr	r2, [pc, #64]	@ (80012a0 <prvHelpCommand+0x58>)
 8001260:	601a      	str	r2, [r3, #0]
    }

    /* Return the next command help string, before moving the pointer on to
     * the next command in the list. */
    strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <prvHelpCommand+0x54>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	4619      	mov	r1, r3
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f00c ff73 	bl	800e15a <strncpy>
    pxCommand = pxCommand->pxNext;
 8001274:	4b09      	ldr	r3, [pc, #36]	@ (800129c <prvHelpCommand+0x54>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	4a08      	ldr	r2, [pc, #32]	@ (800129c <prvHelpCommand+0x54>)
 800127c:	6013      	str	r3, [r2, #0]

    if( pxCommand == NULL )
 800127e:	4b07      	ldr	r3, [pc, #28]	@ (800129c <prvHelpCommand+0x54>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d102      	bne.n	800128c <prvHelpCommand+0x44>
    {
        /* There are no more commands in the list, so there will be no more
         *  strings to return after this one and pdFALSE should be returned. */
        xReturn = pdFALSE;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	e001      	b.n	8001290 <prvHelpCommand+0x48>
    }
    else
    {
        xReturn = pdTRUE;
 800128c:	2301      	movs	r3, #1
 800128e:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8001290:	697b      	ldr	r3, [r7, #20]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000608 	.word	0x20000608
 80012a0:	20000000 	.word	0x20000000

080012a4 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char * pcCommandString )
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    int8_t cParameters = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]
    BaseType_t xLastCharacterWasSpace = pdFALSE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60bb      	str	r3, [r7, #8]

    /* Count the number of space delimited words in pcCommandString. */
    while( *pcCommandString != 0x00 )
 80012b4:	e014      	b.n	80012e0 <prvGetNumberOfParameters+0x3c>
    {
        if( ( *pcCommandString ) == ' ' )
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b20      	cmp	r3, #32
 80012bc:	d10b      	bne.n	80012d6 <prvGetNumberOfParameters+0x32>
        {
            if( xLastCharacterWasSpace != pdTRUE )
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d00a      	beq.n	80012da <prvGetNumberOfParameters+0x36>
            {
                cParameters++;
 80012c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	3301      	adds	r3, #1
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	73fb      	strb	r3, [r7, #15]
                xLastCharacterWasSpace = pdTRUE;
 80012d0:	2301      	movs	r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	e001      	b.n	80012da <prvGetNumberOfParameters+0x36>
            }
        }
        else
        {
            xLastCharacterWasSpace = pdFALSE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60bb      	str	r3, [r7, #8]
        }

        pcCommandString++;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	3301      	adds	r3, #1
 80012de:	607b      	str	r3, [r7, #4]
    while( *pcCommandString != 0x00 )
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1e6      	bne.n	80012b6 <prvGetNumberOfParameters+0x12>
    }

    /* If the command string ended with spaces, then there will have been too
     * many parameters counted. */
    if( xLastCharacterWasSpace == pdTRUE )
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d105      	bne.n	80012fa <prvGetNumberOfParameters+0x56>
    {
        cParameters--;
 80012ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	3b01      	subs	r3, #1
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	73fb      	strb	r3, [r7, #15]
    }

    /* The value returned is one less than the number of space delimited words,
     * as the first word should be the command itself. */
    return cParameters;
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
	...

0800130c <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
extern TIM_HandleTypeDef htim4;
void configureTimerForRunTimeStats(void) {
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
    /* Inicia a contagem do timer */
    HAL_TIM_Base_Start_IT(&htim4);
 8001310:	4802      	ldr	r0, [pc, #8]	@ (800131c <configureTimerForRunTimeStats+0x10>)
 8001312:	f004 ff5f 	bl	80061d4 <HAL_TIM_Base_Start_IT>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200008dc 	.word	0x200008dc

08001320 <getRunTimeCounterValue>:

unsigned int ulHighFrequencyTimerTicks = 0;
unsigned long getRunTimeCounterValue(void) {
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
    /* Contagem de ticks do timer */
    return ulHighFrequencyTimerTicks;
 8001324:	4b03      	ldr	r3, [pc, #12]	@ (8001334 <getRunTimeCounterValue+0x14>)
 8001326:	681b      	ldr	r3, [r3, #0]
}
 8001328:	4618      	mov	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	2000060c 	.word	0x2000060c

08001338 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

char uart_data;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
    char data = huart->Instance->RDR;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134a:	b2db      	uxtb	r3, r3
 800134c:	72fb      	strb	r3, [r7, #11]
    xQueueSendFromISR(uart_rx_q, &data, &pxHigherPriorityTaskWoken);
 800134e:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <HAL_UART_RxCpltCallback+0x48>)
 8001350:	6818      	ldr	r0, [r3, #0]
 8001352:	f107 020c 	add.w	r2, r7, #12
 8001356:	f107 010b 	add.w	r1, r7, #11
 800135a:	2300      	movs	r3, #0
 800135c:	f008 f8e6 	bl	800952c <xQueueGenericSendFromISR>
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d007      	beq.n	8001376 <HAL_UART_RxCpltCallback+0x3e>
 8001366:	4b07      	ldr	r3, [pc, #28]	@ (8001384 <HAL_UART_RxCpltCallback+0x4c>)
 8001368:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	f3bf 8f4f 	dsb	sy
 8001372:	f3bf 8f6f 	isb	sy
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	2000093c 	.word	0x2000093c
 8001384:	e000ed04 	.word	0xe000ed04

08001388 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(sem_tx_uart, &pxHigherPriorityTaskWoken);
 8001394:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <HAL_UART_TxCpltCallback+0x3c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f107 020c 	add.w	r2, r7, #12
 800139c:	4611      	mov	r1, r2
 800139e:	4618      	mov	r0, r3
 80013a0:	f008 f962 	bl	8009668 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d007      	beq.n	80013ba <HAL_UART_TxCpltCallback+0x32>
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <HAL_UART_TxCpltCallback+0x40>)
 80013ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	f3bf 8f4f 	dsb	sy
 80013b6:	f3bf 8f6f 	isb	sy
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000934 	.word	0x20000934
 80013c8:	e000ed04 	.word	0xe000ed04

080013cc <get_char_from_uart>:

// Antiga UART_RX_RTOS - Retorna os dados recebidos pela UART
BaseType_t get_char_from_uart(char *pData, TickType_t timeout) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
    return xQueueReceive(uart_rx_q, pData, timeout);
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <get_char_from_uart+0x24>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	683a      	ldr	r2, [r7, #0]
 80013dc:	6879      	ldr	r1, [r7, #4]
 80013de:	4618      	mov	r0, r3
 80013e0:	f008 f9d2 	bl	8009788 <xQueueReceive>
 80013e4:	4603      	mov	r3, r0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	2000093c 	.word	0x2000093c

080013f4 <print_string>:

void print_string(char *string, TickType_t timeout) {
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
    if (xSemaphoreTake(mutex_uart, timeout) == pdTRUE) {
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <print_string+0x4c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6839      	ldr	r1, [r7, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f008 faa1 	bl	800994c <xQueueSemaphoreTake>
 800140a:	4603      	mov	r3, r0
 800140c:	2b01      	cmp	r3, #1
 800140e:	d112      	bne.n	8001436 <print_string+0x42>
        (void)xMessageBufferSend(message_buffer, string, strlen(string),
 8001410:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <print_string+0x50>)
 8001412:	681c      	ldr	r4, [r3, #0]
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7fe ff63 	bl	80002e0 <strlen>
 800141a:	4602      	mov	r2, r0
 800141c:	f04f 33ff 	mov.w	r3, #4294967295
 8001420:	6879      	ldr	r1, [r7, #4]
 8001422:	4620      	mov	r0, r4
 8001424:	f008 fd5c 	bl	8009ee0 <xStreamBufferSend>
                                 portMAX_DELAY);
        xSemaphoreGive(mutex_uart);
 8001428:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <print_string+0x4c>)
 800142a:	6818      	ldr	r0, [r3, #0]
 800142c:	2300      	movs	r3, #0
 800142e:	2200      	movs	r2, #0
 8001430:	2100      	movs	r1, #0
 8001432:	f007 ff79 	bl	8009328 <xQueueGenericSend>
    }
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	bd90      	pop	{r4, r7, pc}
 800143e:	bf00      	nop
 8001440:	2000092c 	.word	0x2000092c
 8001444:	20000930 	.word	0x20000930

08001448 <print_char>:

void print_char(char string, TickType_t timeout) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(mutex_uart, timeout) == pdTRUE) {
 8001454:	4b0d      	ldr	r3, [pc, #52]	@ (800148c <print_char+0x44>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6839      	ldr	r1, [r7, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	f008 fa76 	bl	800994c <xQueueSemaphoreTake>
 8001460:	4603      	mov	r3, r0
 8001462:	2b01      	cmp	r3, #1
 8001464:	d10e      	bne.n	8001484 <print_char+0x3c>
        (void)xMessageBufferSend(message_buffer, &string, 1, portMAX_DELAY);
 8001466:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <print_char+0x48>)
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	1df9      	adds	r1, r7, #7
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	2201      	movs	r2, #1
 8001472:	f008 fd35 	bl	8009ee0 <xStreamBufferSend>
        xSemaphoreGive(mutex_uart);
 8001476:	4b05      	ldr	r3, [pc, #20]	@ (800148c <print_char+0x44>)
 8001478:	6818      	ldr	r0, [r3, #0]
 800147a:	2300      	movs	r3, #0
 800147c:	2200      	movs	r2, #0
 800147e:	2100      	movs	r1, #0
 8001480:	f007 ff52 	bl	8009328 <xQueueGenericSend>
    }
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000092c 	.word	0x2000092c
 8001490:	20000930 	.word	0x20000930

08001494 <print_task>:

#define BUFFER_SIZE 512

static void print_task(void *params) {
 8001494:	b580      	push	{r7, lr}
 8001496:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 800149a:	af00      	add	r7, sp, #0
 800149c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80014a0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80014a4:	6018      	str	r0, [r3, #0]
    char buffer[BUFFER_SIZE];

    while (1) {
        size_t size = xMessageBufferReceive(message_buffer, buffer, BUFFER_SIZE,
 80014a6:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <print_task+0x54>)
 80014a8:	6818      	ldr	r0, [r3, #0]
 80014aa:	f107 010c 	add.w	r1, r7, #12
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014b6:	f008 fe09 	bl	800a0cc <xStreamBufferReceive>
 80014ba:	f8c7 020c 	str.w	r0, [r7, #524]	@ 0x20c
                                            portMAX_DELAY);
        if (size) {
 80014be:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0ef      	beq.n	80014a6 <print_task+0x12>
            HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)buffer, size);
 80014c6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	4619      	mov	r1, r3
 80014d2:	4806      	ldr	r0, [pc, #24]	@ (80014ec <print_task+0x58>)
 80014d4:	f005 fbf6 	bl	8006cc4 <HAL_UART_Transmit_DMA>
            xSemaphoreTake(sem_tx_uart, portMAX_DELAY);
 80014d8:	4b05      	ldr	r3, [pc, #20]	@ (80014f0 <print_task+0x5c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f04f 31ff 	mov.w	r1, #4294967295
 80014e0:	4618      	mov	r0, r3
 80014e2:	f008 fa33 	bl	800994c <xQueueSemaphoreTake>
    while (1) {
 80014e6:	e7de      	b.n	80014a6 <print_task+0x12>
 80014e8:	20000930 	.word	0x20000930
 80014ec:	20000750 	.word	0x20000750
 80014f0:	20000934 	.word	0x20000934
 80014f4:	00000000 	.word	0x00000000

080014f8 <adc_task>:
        }
    }
}

void adc_task(void *param) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	f5ad 6d62 	sub.w	sp, sp, #3616	@ 0xe20
 80014fe:	af02      	add	r7, sp, #8
 8001500:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001504:	f6a3 6314 	subw	r3, r3, #3604	@ 0xe14
 8001508:	6018      	str	r0, [r3, #0]
    uint16_t adcBuffer[256];
    float ReIm[256 * 2];
    float mod[256];
    // uint32_t count = 0;

    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcBuffer, 256);
 800150a:	f507 6341 	add.w	r3, r7, #3088	@ 0xc10
 800150e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001512:	4619      	mov	r1, r3
 8001514:	485a      	ldr	r0, [pc, #360]	@ (8001680 <adc_task+0x188>)
 8001516:	f001 fdad 	bl	8003074 <HAL_ADC_Start_DMA>
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,
 800151a:	2300      	movs	r3, #0
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001522:	4a58      	ldr	r2, [pc, #352]	@ (8001684 <adc_task+0x18c>)
 8001524:	2100      	movs	r1, #0
 8001526:	4858      	ldr	r0, [pc, #352]	@ (8001688 <adc_task+0x190>)
 8001528:	f002 fd42 	bl	8003fb0 <HAL_DAC_Start_DMA>
                      (const uint32_t *)sin_wave_3rd_harmonic, 256,
                      DAC_ALIGN_12B_R);

    HAL_TIM_Base_Start(&htim2);
 800152c:	4857      	ldr	r0, [pc, #348]	@ (800168c <adc_task+0x194>)
 800152e:	f004 fdc7 	bl	80060c0 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim3);
 8001532:	4857      	ldr	r0, [pc, #348]	@ (8001690 <adc_task+0x198>)
 8001534:	f004 fdc4 	bl	80060c0 <HAL_TIM_Base_Start>

    while (1) {
        xSemaphoreTake(sem_adc, portMAX_DELAY);
 8001538:	4b56      	ldr	r3, [pc, #344]	@ (8001694 <adc_task+0x19c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f04f 31ff 	mov.w	r1, #4294967295
 8001540:	4618      	mov	r0, r3
 8001542:	f008 fa03 	bl	800994c <xQueueSemaphoreTake>

        // volatile TickType_t start = xTaskGetTickCount();

        int k = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	f8c7 3e14 	str.w	r3, [r7, #3604]	@ 0xe14
        for (int i = 0; i < 256; i++) {
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 3e10 	str.w	r3, [r7, #3600]	@ 0xe10
 8001552:	e02f      	b.n	80015b4 <adc_task+0xbc>
            ReIm[k] = (float)adcBuffer[i] * 0.0008056640625f;
 8001554:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001558:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800155c:	f8d7 2e10 	ldr.w	r2, [r7, #3600]	@ 0xe10
 8001560:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800156c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001698 <adc_task+0x1a0>
 8001570:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001574:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001578:	f6a3 2208 	subw	r2, r3, #2568	@ 0xa08
 800157c:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	edc3 7a00 	vstr	s15, [r3]
            ReIm[k + 1] = 0.0;
 8001588:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 800158c:	3301      	adds	r3, #1
 800158e:	f607 6218 	addw	r2, r7, #3608	@ 0xe18
 8001592:	f6a2 2208 	subw	r2, r2, #2568	@ 0xa08
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
            k += 2;
 80015a0:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 80015a4:	3302      	adds	r3, #2
 80015a6:	f8c7 3e14 	str.w	r3, [r7, #3604]	@ 0xe14
        for (int i = 0; i < 256; i++) {
 80015aa:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	@ 0xe10
 80015ae:	3301      	adds	r3, #1
 80015b0:	f8c7 3e10 	str.w	r3, [r7, #3600]	@ 0xe10
 80015b4:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	@ 0xe10
 80015b8:	2bff      	cmp	r3, #255	@ 0xff
 80015ba:	ddcb      	ble.n	8001554 <adc_task+0x5c>
        }

        arm_cfft_f32(&arm_cfft_sR_f32_len256, ReIm, 0, 1);
 80015bc:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80015c0:	2301      	movs	r3, #1
 80015c2:	2200      	movs	r2, #0
 80015c4:	4835      	ldr	r0, [pc, #212]	@ (800169c <adc_task+0x1a4>)
 80015c6:	f00b fb3d 	bl	800cc44 <arm_cfft_f32>
        arm_cmplx_mag_f32(ReIm, mod, 256);
 80015ca:	f107 0110 	add.w	r1, r7, #16
 80015ce:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80015d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015d6:	4618      	mov	r0, r3
 80015d8:	f00b fbcc 	bl	800cd74 <arm_cmplx_mag_f32>
        arm_scale_f32(mod, 0.0078125, mod, 128);
 80015dc:	f107 0110 	add.w	r1, r7, #16
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	2280      	movs	r2, #128	@ 0x80
 80015e6:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 80016a0 <adc_task+0x1a8>
 80015ea:	4618      	mov	r0, r3
 80015ec:	f00b fce6 	bl	800cfbc <arm_scale_f32>
        mod[0] = mod[0] * 0.5;
 80015f0:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80015f4:	f6a3 6308 	subw	r3, r3, #3592	@ 0xe08
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001604:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001608:	f6a3 6308 	subw	r3, r3, #3592	@ 0xe08
 800160c:	edc3 7a00 	vstr	s15, [r3]

        volatile float fund_phase = atan2f(ReIm[3], ReIm[2]) * 180 /
 8001610:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001614:	f6a3 2308 	subw	r3, r3, #2568	@ 0xa08
 8001618:	edd3 7a03 	vldr	s15, [r3, #12]
 800161c:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001620:	f6a3 2308 	subw	r3, r3, #2568	@ 0xa08
 8001624:	ed93 7a02 	vldr	s14, [r3, #8]
 8001628:	eef0 0a47 	vmov.f32	s1, s14
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	f00e fec4 	bl	80103bc <atan2f>
 8001634:	eef0 7a40 	vmov.f32	s15, s0
 8001638:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80016a4 <adc_task+0x1ac>
 800163c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001640:	ee17 0a90 	vmov	r0, s15
 8001644:	f7fe ffb8 	bl	80005b8 <__aeabi_f2d>
 8001648:	a30b      	add	r3, pc, #44	@ (adr r3, 8001678 <adc_task+0x180>)
 800164a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164e:	f7ff f935 	bl	80008bc <__aeabi_ddiv>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	f7ff fadd 	bl	8000c18 <__aeabi_d2f>
 800165e:	4602      	mov	r2, r0
 8001660:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8001664:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8001668:	601a      	str	r2, [r3, #0]
                                    M_PI;  // Fase R da harmonica fundamental
        (void)fund_phase;
 800166a:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 800166e:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8001672:	681b      	ldr	r3, [r3, #0]
    while (1) {
 8001674:	e760      	b.n	8001538 <adc_task+0x40>
 8001676:	bf00      	nop
 8001678:	54442d18 	.word	0x54442d18
 800167c:	400921fb 	.word	0x400921fb
 8001680:	20000610 	.word	0x20000610
 8001684:	2000020c 	.word	0x2000020c
 8001688:	200006dc 	.word	0x200006dc
 800168c:	20000844 	.word	0x20000844
 8001690:	20000890 	.word	0x20000890
 8001694:	20000938 	.word	0x20000938
 8001698:	3a533333 	.word	0x3a533333
 800169c:	08010a78 	.word	0x08010a78
 80016a0:	3c000000 	.word	0x3c000000
 80016a4:	43340000 	.word	0x43340000

080016a8 <HAL_ADC_ConvCpltCallback>:
        // volatile TickType_t stop = xTaskGetTickCount();
        //(void)fund_phase;
    }
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(sem_adc, &pxHigherPriorityTaskWoken);
 80016b4:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <HAL_ADC_ConvCpltCallback+0x3c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f107 020c 	add.w	r2, r7, #12
 80016bc:	4611      	mov	r1, r2
 80016be:	4618      	mov	r0, r3
 80016c0:	f007 ffd2 	bl	8009668 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d007      	beq.n	80016da <HAL_ADC_ConvCpltCallback+0x32>
 80016ca:	4b07      	ldr	r3, [pc, #28]	@ (80016e8 <HAL_ADC_ConvCpltCallback+0x40>)
 80016cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	f3bf 8f4f 	dsb	sy
 80016d6:	f3bf 8f6f 	isb	sy
}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000938 	.word	0x20000938
 80016e8:	e000ed04 	.word	0xe000ed04

080016ec <HAL_DAC_ConvCpltCallbackCh1>:

volatile int dac_counter = 0;
volatile int flag = 0;
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hadc) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af02      	add	r7, sp, #8
 80016f2:	6078      	str	r0, [r7, #4]
#if 1
    dac_counter++;
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	3301      	adds	r3, #1
 80016fa:	4a1a      	ldr	r2, [pc, #104]	@ (8001764 <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 80016fc:	6013      	str	r3, [r2, #0]
    if (dac_counter >= 120) {
 80016fe:	4b19      	ldr	r3, [pc, #100]	@ (8001764 <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b77      	cmp	r3, #119	@ 0x77
 8001704:	dd29      	ble.n	800175a <HAL_DAC_ConvCpltCallbackCh1+0x6e>
        dac_counter = 0;
 8001706:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
        HAL_TIM_Base_Stop(&htim2);
 800170c:	4816      	ldr	r0, [pc, #88]	@ (8001768 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 800170e:	f004 fd39 	bl	8006184 <HAL_TIM_Base_Stop>
        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001712:	2100      	movs	r1, #0
 8001714:	4815      	ldr	r0, [pc, #84]	@ (800176c <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 8001716:	f002 fd1f 	bl	8004158 <HAL_DAC_Stop_DMA>

        if (flag == 0) {
 800171a:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d10c      	bne.n	800173c <HAL_DAC_ConvCpltCallbackCh1+0x50>
            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,
 8001722:	2300      	movs	r3, #0
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800172a:	4a12      	ldr	r2, [pc, #72]	@ (8001774 <HAL_DAC_ConvCpltCallbackCh1+0x88>)
 800172c:	2100      	movs	r1, #0
 800172e:	480f      	ldr	r0, [pc, #60]	@ (800176c <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 8001730:	f002 fc3e 	bl	8003fb0 <HAL_DAC_Start_DMA>
                              (uint32_t *)sin_wave_3rd_harmonic, 256,
                              DAC_ALIGN_12B_R);
            flag = 1;
 8001734:	4b0e      	ldr	r3, [pc, #56]	@ (8001770 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 8001736:	2201      	movs	r2, #1
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	e00b      	b.n	8001754 <HAL_DAC_ConvCpltCallbackCh1+0x68>
        } else {
            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)sin_wave, 256,
 800173c:	2300      	movs	r3, #0
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001744:	4a0c      	ldr	r2, [pc, #48]	@ (8001778 <HAL_DAC_ConvCpltCallbackCh1+0x8c>)
 8001746:	2100      	movs	r1, #0
 8001748:	4808      	ldr	r0, [pc, #32]	@ (800176c <HAL_DAC_ConvCpltCallbackCh1+0x80>)
 800174a:	f002 fc31 	bl	8003fb0 <HAL_DAC_Start_DMA>
                              DAC_ALIGN_12B_R);
            flag = 0;
 800174e:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <HAL_DAC_ConvCpltCallbackCh1+0x84>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
        }
        HAL_TIM_Base_Start(&htim2);
 8001754:	4804      	ldr	r0, [pc, #16]	@ (8001768 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 8001756:	f004 fcb3 	bl	80060c0 <HAL_TIM_Base_Start>
    }
#endif
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000948 	.word	0x20000948
 8001768:	20000844 	.word	0x20000844
 800176c:	200006dc 	.word	0x200006dc
 8001770:	2000094c 	.word	0x2000094c
 8001774:	2000020c 	.word	0x2000020c
 8001778:	2000000c 	.word	0x2000000c

0800177c <getInstalledTasksFunction>:

/* ---------------- Get Installed Tasks ---------------- */

static BaseType_t getInstalledTasksFunction(char *pcWriteBuffer,
                                            size_t xWriteBufferLen,
                                            const char *pcCommandString) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
    (void)xWriteBufferLen;
    vTaskList(pcWriteBuffer);
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f00a f819 	bl	800b7c0 <vTaskList>
    return pdFALSE;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <getRuntimeStatsFunction>:

/* ---------------- Get Runtime Info ---------------- */

static BaseType_t getRuntimeStatsFunction(char *pcWriteBuffer,
                                          size_t xWriteBufferLen,
                                          const char *pcCommandString) {
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
    static const char *pcHeader =
        "Task            Runtime\r\n--------------------------------\r\n";
    vTaskGetRunTimeStats(pcWriteBuffer);
 80017a4:	68f8      	ldr	r0, [r7, #12]
 80017a6:	f00a f8a1 	bl	800b8ec <vTaskGetRunTimeStats>
    snprintf(pcWriteBuffer + strlen(pcWriteBuffer),
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f7fe fd98 	bl	80002e0 <strlen>
 80017b0:	4602      	mov	r2, r0
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	189c      	adds	r4, r3, r2
             xWriteBufferLen - strlen(pcWriteBuffer), "%s", pcHeader);
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f7fe fd92 	bl	80002e0 <strlen>
 80017bc:	4602      	mov	r2, r0
    snprintf(pcWriteBuffer + strlen(pcWriteBuffer),
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	1a99      	subs	r1, r3, r2
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <getRuntimeStatsFunction+0x40>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a05      	ldr	r2, [pc, #20]	@ (80017dc <getRuntimeStatsFunction+0x44>)
 80017c8:	4620      	mov	r0, r4
 80017ca:	f00c fc15 	bl	800dff8 <sniprintf>
    return pdFALSE;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd90      	pop	{r4, r7, pc}
 80017d8:	2000040c 	.word	0x2000040c
 80017dc:	0801081c 	.word	0x0801081c

080017e0 <changeWaveFunction>:
/* ---------------- Change Sin Wave ---------------- */
uint16_t sin_wave[256];
uint16_t sin_wave_3rd_harmonic[256];
static BaseType_t changeWaveFunction(char *pcWriteBuffer,
                                     size_t xWriteBufferLen,
                                     const char *pcCommandString) {
 80017e0:	b5b0      	push	{r4, r5, r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af02      	add	r7, sp, #8
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
    BaseType_t parameter_lenght;
    const char *parameter =
        FreeRTOS_CLIGetParameter(pcCommandString, 1, &parameter_lenght);
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	461a      	mov	r2, r3
 80017f2:	2101      	movs	r1, #1
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff fc93 	bl	8001120 <FreeRTOS_CLIGetParameter>
 80017fa:	6178      	str	r0, [r7, #20]

    if (!strcmp(parameter, "sine")) {
 80017fc:	4931      	ldr	r1, [pc, #196]	@ (80018c4 <changeWaveFunction+0xe4>)
 80017fe:	6978      	ldr	r0, [r7, #20]
 8001800:	f7fe fd0e 	bl	8000220 <strcmp>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d11e      	bne.n	8001848 <changeWaveFunction+0x68>
        HAL_TIM_Base_Stop(&htim2);
 800180a:	482f      	ldr	r0, [pc, #188]	@ (80018c8 <changeWaveFunction+0xe8>)
 800180c:	f004 fcba 	bl	8006184 <HAL_TIM_Base_Stop>
        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001810:	2100      	movs	r1, #0
 8001812:	482e      	ldr	r0, [pc, #184]	@ (80018cc <changeWaveFunction+0xec>)
 8001814:	f002 fca0 	bl	8004158 <HAL_DAC_Stop_DMA>
        HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)sin_wave, 256,
 8001818:	2300      	movs	r3, #0
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001820:	4a2b      	ldr	r2, [pc, #172]	@ (80018d0 <changeWaveFunction+0xf0>)
 8001822:	2100      	movs	r1, #0
 8001824:	4829      	ldr	r0, [pc, #164]	@ (80018cc <changeWaveFunction+0xec>)
 8001826:	f002 fbc3 	bl	8003fb0 <HAL_DAC_Start_DMA>
                          DAC_ALIGN_12B_R);
        HAL_TIM_Base_Start(&htim2);
 800182a:	4827      	ldr	r0, [pc, #156]	@ (80018c8 <changeWaveFunction+0xe8>)
 800182c:	f004 fc48 	bl	80060c0 <HAL_TIM_Base_Start>
        strcpy(pcWriteBuffer, "Sine Signal set\n\r");
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4a28      	ldr	r2, [pc, #160]	@ (80018d4 <changeWaveFunction+0xf4>)
 8001834:	461d      	mov	r5, r3
 8001836:	4614      	mov	r4, r2
 8001838:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800183a:	6028      	str	r0, [r5, #0]
 800183c:	6069      	str	r1, [r5, #4]
 800183e:	60aa      	str	r2, [r5, #8]
 8001840:	60eb      	str	r3, [r5, #12]
 8001842:	8823      	ldrh	r3, [r4, #0]
 8001844:	822b      	strh	r3, [r5, #16]
 8001846:	e037      	b.n	80018b8 <changeWaveFunction+0xd8>
    } else if (!strcmp(parameter, "sine3rd")) {
 8001848:	4923      	ldr	r1, [pc, #140]	@ (80018d8 <changeWaveFunction+0xf8>)
 800184a:	6978      	ldr	r0, [r7, #20]
 800184c:	f7fe fce8 	bl	8000220 <strcmp>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d120      	bne.n	8001898 <changeWaveFunction+0xb8>
        HAL_TIM_Base_Stop(&htim2);
 8001856:	481c      	ldr	r0, [pc, #112]	@ (80018c8 <changeWaveFunction+0xe8>)
 8001858:	f004 fc94 	bl	8006184 <HAL_TIM_Base_Stop>
        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800185c:	2100      	movs	r1, #0
 800185e:	481b      	ldr	r0, [pc, #108]	@ (80018cc <changeWaveFunction+0xec>)
 8001860:	f002 fc7a 	bl	8004158 <HAL_DAC_Stop_DMA>
        HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1,
 8001864:	2300      	movs	r3, #0
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800186c:	4a1b      	ldr	r2, [pc, #108]	@ (80018dc <changeWaveFunction+0xfc>)
 800186e:	2100      	movs	r1, #0
 8001870:	4816      	ldr	r0, [pc, #88]	@ (80018cc <changeWaveFunction+0xec>)
 8001872:	f002 fb9d 	bl	8003fb0 <HAL_DAC_Start_DMA>
                          (uint32_t *)sin_wave_3rd_harmonic, 256,
                          DAC_ALIGN_12B_R);
        HAL_TIM_Base_Start(&htim2);
 8001876:	4814      	ldr	r0, [pc, #80]	@ (80018c8 <changeWaveFunction+0xe8>)
 8001878:	f004 fc22 	bl	80060c0 <HAL_TIM_Base_Start>
        strcpy(pcWriteBuffer, "Sine3rd Signal set\n\r");
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4a18      	ldr	r2, [pc, #96]	@ (80018e0 <changeWaveFunction+0x100>)
 8001880:	461d      	mov	r5, r3
 8001882:	4614      	mov	r4, r2
 8001884:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001886:	6028      	str	r0, [r5, #0]
 8001888:	6069      	str	r1, [r5, #4]
 800188a:	60aa      	str	r2, [r5, #8]
 800188c:	60eb      	str	r3, [r5, #12]
 800188e:	6820      	ldr	r0, [r4, #0]
 8001890:	6128      	str	r0, [r5, #16]
 8001892:	7923      	ldrb	r3, [r4, #4]
 8001894:	752b      	strb	r3, [r5, #20]
 8001896:	e00f      	b.n	80018b8 <changeWaveFunction+0xd8>
    } else {
        strcpy(pcWriteBuffer, "Invalid wave signal!\n\r");
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4a12      	ldr	r2, [pc, #72]	@ (80018e4 <changeWaveFunction+0x104>)
 800189c:	461c      	mov	r4, r3
 800189e:	4615      	mov	r5, r2
 80018a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018a2:	6020      	str	r0, [r4, #0]
 80018a4:	6061      	str	r1, [r4, #4]
 80018a6:	60a2      	str	r2, [r4, #8]
 80018a8:	60e3      	str	r3, [r4, #12]
 80018aa:	6828      	ldr	r0, [r5, #0]
 80018ac:	6120      	str	r0, [r4, #16]
 80018ae:	88ab      	ldrh	r3, [r5, #4]
 80018b0:	79aa      	ldrb	r2, [r5, #6]
 80018b2:	82a3      	strh	r3, [r4, #20]
 80018b4:	4613      	mov	r3, r2
 80018b6:	75a3      	strb	r3, [r4, #22]
    }
    return pdFALSE;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bdb0      	pop	{r4, r5, r7, pc}
 80018c2:	bf00      	nop
 80018c4:	0801084c 	.word	0x0801084c
 80018c8:	20000844 	.word	0x20000844
 80018cc:	200006dc 	.word	0x200006dc
 80018d0:	2000000c 	.word	0x2000000c
 80018d4:	08010854 	.word	0x08010854
 80018d8:	08010868 	.word	0x08010868
 80018dc:	2000020c 	.word	0x2000020c
 80018e0:	08010870 	.word	0x08010870
 80018e4:	08010888 	.word	0x08010888

080018e8 <clearTerminalFunction>:

/* ---------------- Clear Terminal ---------------- */

static BaseType_t clearTerminalFunction(char *pcWriteBuffer,
                                        size_t xWriteBufferLen,
                                        const char *pcCommandString) {
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
    strcpy(pcWriteBuffer, "\033[H\033[J\n\r");
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4907      	ldr	r1, [pc, #28]	@ (8001914 <clearTerminalFunction+0x2c>)
 80018f8:	461a      	mov	r2, r3
 80018fa:	460b      	mov	r3, r1
 80018fc:	cb03      	ldmia	r3!, {r0, r1}
 80018fe:	6010      	str	r0, [r2, #0]
 8001900:	6051      	str	r1, [r2, #4]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	7213      	strb	r3, [r2, #8]
    return pdFALSE;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	080108e8 	.word	0x080108e8

08001918 <terminal_task>:
/* ---------------- Terminal Task ---------------- */

#define MAX_INPUT_LENGTH 50
#define MAX_OUTPUT_LENGTH 512

void terminal_task(void *params) {
 8001918:	b580      	push	{r7, lr}
 800191a:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 800191e:	af00      	add	r7, sp, #0
 8001920:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001924:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001928:	6018      	str	r0, [r3, #0]
    int8_t cRxedChar, cInputIndex = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
    BaseType_t xMoreDataToFollow;

    /* Buffers de entrada e saída */
    int8_t pcInputString[MAX_INPUT_LENGTH];
    int8_t pcOutputString[MAX_OUTPUT_LENGTH];
    memset(pcInputString, 0x00, MAX_INPUT_LENGTH);
 8001930:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8001934:	2232      	movs	r2, #50	@ 0x32
 8001936:	2100      	movs	r1, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f00c fbf4 	bl	800e126 <memset>

    FreeRTOS_CLIRegisterCommand(&xGetInstalledTasksCommand);
 800193e:	4847      	ldr	r0, [pc, #284]	@ (8001a5c <terminal_task+0x144>)
 8001940:	f7ff fb32 	bl	8000fa8 <FreeRTOS_CLIRegisterCommand>
    FreeRTOS_CLIRegisterCommand(&xGetRuntimeCommand);
 8001944:	4846      	ldr	r0, [pc, #280]	@ (8001a60 <terminal_task+0x148>)
 8001946:	f7ff fb2f 	bl	8000fa8 <FreeRTOS_CLIRegisterCommand>
    FreeRTOS_CLIRegisterCommand(&xChangeWaveCommand);
 800194a:	4846      	ldr	r0, [pc, #280]	@ (8001a64 <terminal_task+0x14c>)
 800194c:	f7ff fb2c 	bl	8000fa8 <FreeRTOS_CLIRegisterCommand>
    FreeRTOS_CLIRegisterCommand(&xClearTerminalCommand);
 8001950:	4845      	ldr	r0, [pc, #276]	@ (8001a68 <terminal_task+0x150>)
 8001952:	f7ff fb29 	bl	8000fa8 <FreeRTOS_CLIRegisterCommand>

    print_string("----- FreeRTOS Terminal -----\r\n\n", portMAX_DELAY);
 8001956:	f04f 31ff 	mov.w	r1, #4294967295
 800195a:	4844      	ldr	r0, [pc, #272]	@ (8001a6c <terminal_task+0x154>)
 800195c:	f7ff fd4a 	bl	80013f4 <print_string>

    /* Recepção de 1byte pela uart */
    HAL_UART_Receive_IT(&hlpuart1, (uint8_t *)&uart_data, 1);
 8001960:	2201      	movs	r2, #1
 8001962:	4943      	ldr	r1, [pc, #268]	@ (8001a70 <terminal_task+0x158>)
 8001964:	4843      	ldr	r0, [pc, #268]	@ (8001a74 <terminal_task+0x15c>)
 8001966:	f005 f961 	bl	8006c2c <HAL_UART_Receive_IT>
    hlpuart1.RxISR = HAL_UART_RxCpltCallback;
 800196a:	4b42      	ldr	r3, [pc, #264]	@ (8001a74 <terminal_task+0x15c>)
 800196c:	4a42      	ldr	r2, [pc, #264]	@ (8001a78 <terminal_task+0x160>)
 800196e:	675a      	str	r2, [r3, #116]	@ 0x74

    while (1) {
        // Espera indefinidamente por um caractere
        get_char_from_uart(&cRxedChar, portMAX_DELAY);
 8001970:	f207 233f 	addw	r3, r7, #575	@ 0x23f
 8001974:	f04f 31ff 	mov.w	r1, #4294967295
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fd27 	bl	80013cc <get_char_from_uart>

        if (cRxedChar == '\r') {
 800197e:	f997 323f 	ldrsb.w	r3, [r7, #575]	@ 0x23f
 8001982:	2b0d      	cmp	r3, #13
 8001984:	d125      	bne.n	80019d2 <terminal_task+0xba>
            /* Tecla "Enter" seja pressionada */
            print_string("\r\n", portMAX_DELAY);
 8001986:	f04f 31ff 	mov.w	r1, #4294967295
 800198a:	483c      	ldr	r0, [pc, #240]	@ (8001a7c <terminal_task+0x164>)
 800198c:	f7ff fd32 	bl	80013f4 <print_string>

            /* Execução do comando inserido ao pressionar enter: */
            do {
                xMoreDataToFollow = FreeRTOS_CLIProcessCommand(
 8001990:	f107 010c 	add.w	r1, r7, #12
 8001994:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8001998:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fb39 	bl	8001014 <FreeRTOS_CLIProcessCommand>
 80019a2:	f8c7 0240 	str.w	r0, [r7, #576]	@ 0x240
                    pcInputString,    /* string do comando.*/
                    pcOutputString,   /* buffer de saída. */
                    MAX_OUTPUT_LENGTH /* Tamanho do buffer de saída. */
                );

                print_string(pcOutputString, portMAX_DELAY);
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	f04f 31ff 	mov.w	r1, #4294967295
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fd20 	bl	80013f4 <print_string>
            } while (xMoreDataToFollow != pdFALSE);
 80019b4:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1e9      	bne.n	8001990 <terminal_task+0x78>

            /* Limpa a string de entrada */
            cInputIndex = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
            memset(pcInputString, 0x00, MAX_INPUT_LENGTH);
 80019c2:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80019c6:	2232      	movs	r2, #50	@ 0x32
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f00c fbab 	bl	800e126 <memset>
 80019d0:	e7ce      	b.n	8001970 <terminal_task+0x58>

        } else {
            if (cRxedChar == '\n') {
 80019d2:	f997 323f 	ldrsb.w	r3, [r7, #575]	@ 0x23f
 80019d6:	2b0a      	cmp	r3, #10
 80019d8:	d0ca      	beq.n	8001970 <terminal_task+0x58>
                // Ignora o \n
            } else if (cRxedChar == '\b' || cRxedChar == 127) {
 80019da:	f997 323f 	ldrsb.w	r3, [r7, #575]	@ 0x23f
 80019de:	2b08      	cmp	r3, #8
 80019e0:	d003      	beq.n	80019ea <terminal_task+0xd2>
 80019e2:	f997 323f 	ldrsb.w	r3, [r7, #575]	@ 0x23f
 80019e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80019e8:	d11b      	bne.n	8001a22 <terminal_task+0x10a>
                /* Tratamento do backspace */
                if (cInputIndex > 0) {
 80019ea:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	dd33      	ble.n	8001a5a <terminal_task+0x142>
                    cInputIndex--;
 80019f2:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	3b01      	subs	r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
                    pcInputString[cInputIndex] = '\0';
 8001a00:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 8001a04:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8001a08:	443b      	add	r3, r7
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    print_char(cRxedChar, portMAX_DELAY);
 8001a10:	f997 323f 	ldrsb.w	r3, [r7, #575]	@ 0x23f
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	f04f 31ff 	mov.w	r1, #4294967295
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fd14 	bl	8001448 <print_char>
                if (cInputIndex > 0) {
 8001a20:	e01b      	b.n	8001a5a <terminal_task+0x142>
                }
            } else {
                // Adiciona o caractere na string de entrada
                if (cInputIndex < MAX_INPUT_LENGTH) {
 8001a22:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 8001a26:	2b31      	cmp	r3, #49	@ 0x31
 8001a28:	dc0f      	bgt.n	8001a4a <terminal_task+0x132>
                    pcInputString[cInputIndex] = cRxedChar;
 8001a2a:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 8001a2e:	f997 223f 	ldrsb.w	r2, [r7, #575]	@ 0x23f
 8001a32:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8001a36:	443b      	add	r3, r7
 8001a38:	f803 2c3c 	strb.w	r2, [r3, #-60]
                    cInputIndex++;
 8001a3c:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	3301      	adds	r3, #1
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
                }
                print_char(cRxedChar, portMAX_DELAY);
 8001a4a:	f997 323f 	ldrsb.w	r3, [r7, #575]	@ 0x23f
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff fcf7 	bl	8001448 <print_char>
        get_char_from_uart(&cRxedChar, portMAX_DELAY);
 8001a5a:	e789      	b.n	8001970 <terminal_task+0x58>
 8001a5c:	080109f8 	.word	0x080109f8
 8001a60:	08010a08 	.word	0x08010a08
 8001a64:	08010a18 	.word	0x08010a18
 8001a68:	08010a28 	.word	0x08010a28
 8001a6c:	0801091c 	.word	0x0801091c
 8001a70:	20000944 	.word	0x20000944
 8001a74:	20000750 	.word	0x20000750
 8001a78:	08001339 	.word	0x08001339
 8001a7c:	08010940 	.word	0x08010940

08001a80 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001a80:	b5b0      	push	{r4, r5, r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af02      	add	r7, sp, #8
    /* MCU
     * Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the
     * Systick. */
    HAL_Init();
 8001a86:	f000 ff1c 	bl	80028c2 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001a8a:	f000 f88f 	bl	8001bac <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001a8e:	f000 fafb 	bl	8002088 <MX_GPIO_Init>
    MX_DMA_Init();
 8001a92:	f000 fab3 	bl	8001ffc <MX_DMA_Init>
    MX_ADC1_Init();
 8001a96:	f000 f8c9 	bl	8001c2c <MX_ADC1_Init>
    MX_TIM3_Init();
 8001a9a:	f000 fa13 	bl	8001ec4 <MX_TIM3_Init>
    MX_DAC1_Init();
 8001a9e:	f000 f93f 	bl	8001d20 <MX_DAC1_Init>
    MX_TIM2_Init();
 8001aa2:	f000 f9c1 	bl	8001e28 <MX_TIM2_Init>
    MX_LPUART1_UART_Init();
 8001aa6:	f000 f975 	bl	8001d94 <MX_LPUART1_UART_Init>
    MX_TIM4_Init();
 8001aaa:	f000 fa59 	bl	8001f60 <MX_TIM4_Init>
    /* USER CODE BEGIN 2 */

    /* USER CODE END 2 */

    /* USER CODE BEGIN RTOS_MUTEX */
    mutex_uart = xSemaphoreCreateMutex();
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f007 fc22 	bl	80092f8 <xQueueCreateMutex>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	4a2f      	ldr	r2, [pc, #188]	@ (8001b74 <main+0xf4>)
 8001ab8:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_MUTEX */

    /* USER CODE BEGIN RTOS_SEMAPHORES */
    /* add semaphores, ... */

    sem_tx_uart = xSemaphoreCreateBinary();
 8001aba:	2203      	movs	r2, #3
 8001abc:	2100      	movs	r1, #0
 8001abe:	2001      	movs	r0, #1
 8001ac0:	f007 fba6 	bl	8009210 <xQueueGenericCreate>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4a2c      	ldr	r2, [pc, #176]	@ (8001b78 <main+0xf8>)
 8001ac8:	6013      	str	r3, [r2, #0]
    sem_adc = xSemaphoreCreateBinary();
 8001aca:	2203      	movs	r2, #3
 8001acc:	2100      	movs	r1, #0
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f007 fb9e 	bl	8009210 <xQueueGenericCreate>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	4a29      	ldr	r2, [pc, #164]	@ (8001b7c <main+0xfc>)
 8001ad8:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_TIMERS */

    /* USER CODE BEGIN RTOS_QUEUES */
    /* add queues, ... */

    message_buffer = xMessageBufferCreate(BUFFER_SIZE);
 8001ada:	2201      	movs	r2, #1
 8001adc:	2100      	movs	r1, #0
 8001ade:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ae2:	f008 f96b 	bl	8009dbc <xStreamBufferGenericCreate>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	4a25      	ldr	r2, [pc, #148]	@ (8001b80 <main+0x100>)
 8001aea:	6013      	str	r3, [r2, #0]
    uart_rx_q = xQueueCreate(32, sizeof(char));
 8001aec:	2200      	movs	r2, #0
 8001aee:	2101      	movs	r1, #1
 8001af0:	2020      	movs	r0, #32
 8001af2:	f007 fb8d 	bl	8009210 <xQueueGenericCreate>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4a22      	ldr	r2, [pc, #136]	@ (8001b84 <main+0x104>)
 8001afa:	6013      	str	r3, [r2, #0]
    button_rx_q = xQueueCreate(128, sizeof(uint8_t));
 8001afc:	2200      	movs	r2, #0
 8001afe:	2101      	movs	r1, #1
 8001b00:	2080      	movs	r0, #128	@ 0x80
 8001b02:	f007 fb85 	bl	8009210 <xQueueGenericCreate>
 8001b06:	4603      	mov	r3, r0
 8001b08:	4a1f      	ldr	r2, [pc, #124]	@ (8001b88 <main+0x108>)
 8001b0a:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* definition and creation of defaultTask */
    osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <main+0x10c>)
 8001b0e:	1d3c      	adds	r4, r7, #4
 8001b10:	461d      	mov	r5, r3
 8001b12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b16:	682b      	ldr	r3, [r5, #0]
 8001b18:	6023      	str	r3, [r4, #0]
    defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f007 fa1d 	bl	8008f5e <osThreadCreate>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4a1a      	ldr	r2, [pc, #104]	@ (8001b90 <main+0x110>)
 8001b28:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */

    (void)xTaskCreate(terminal_task, "Console", 512, NULL, 3, NULL);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	2303      	movs	r3, #3
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2300      	movs	r3, #0
 8001b34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b38:	4916      	ldr	r1, [pc, #88]	@ (8001b94 <main+0x114>)
 8001b3a:	4817      	ldr	r0, [pc, #92]	@ (8001b98 <main+0x118>)
 8001b3c:	f008 fcd6 	bl	800a4ec <xTaskCreate>
    (void)xTaskCreate(print_task, "Print Task", 512, NULL, 2, NULL);
 8001b40:	2300      	movs	r3, #0
 8001b42:	9301      	str	r3, [sp, #4]
 8001b44:	2302      	movs	r3, #2
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2300      	movs	r3, #0
 8001b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b4e:	4913      	ldr	r1, [pc, #76]	@ (8001b9c <main+0x11c>)
 8001b50:	4813      	ldr	r0, [pc, #76]	@ (8001ba0 <main+0x120>)
 8001b52:	f008 fccb 	bl	800a4ec <xTaskCreate>
    //    (void)xTaskCreate(keyboard_task, "Keyboard Task", 256, NULL, 2, NULL);
    (void)xTaskCreate(adc_task, "ADC", 2048, NULL, 6, NULL);
 8001b56:	2300      	movs	r3, #0
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2306      	movs	r3, #6
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b64:	490f      	ldr	r1, [pc, #60]	@ (8001ba4 <main+0x124>)
 8001b66:	4810      	ldr	r0, [pc, #64]	@ (8001ba8 <main+0x128>)
 8001b68:	f008 fcc0 	bl	800a4ec <xTaskCreate>

    /* USER CODE END RTOS_THREADS */

    /* Start scheduler */
    osKernelStart();
 8001b6c:	f007 f9f0 	bl	8008f50 <osKernelStart>

    /* We should never get here as control is now taken by the scheduler */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <main+0xf0>
 8001b74:	2000092c 	.word	0x2000092c
 8001b78:	20000934 	.word	0x20000934
 8001b7c:	20000938 	.word	0x20000938
 8001b80:	20000930 	.word	0x20000930
 8001b84:	2000093c 	.word	0x2000093c
 8001b88:	20000940 	.word	0x20000940
 8001b8c:	08010968 	.word	0x08010968
 8001b90:	20000928 	.word	0x20000928
 8001b94:	08010944 	.word	0x08010944
 8001b98:	08001919 	.word	0x08001919
 8001b9c:	0801094c 	.word	0x0801094c
 8001ba0:	08001495 	.word	0x08001495
 8001ba4:	08010958 	.word	0x08010958
 8001ba8:	080014f9 	.word	0x080014f9

08001bac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b094      	sub	sp, #80	@ 0x50
 8001bb0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bb2:	f107 0318 	add.w	r3, r7, #24
 8001bb6:	2238      	movs	r2, #56	@ 0x38
 8001bb8:	2100      	movs	r1, #0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f00c fab3 	bl	800e126 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	60da      	str	r2, [r3, #12]
 8001bcc:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bd2:	f003 fa19 	bl	8005008 <HAL_PWREx_ControlVoltageScaling>

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bde:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001be0:	2340      	movs	r3, #64	@ 0x40
 8001be2:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001be8:	f107 0318 	add.w	r3, r7, #24
 8001bec:	4618      	mov	r0, r3
 8001bee:	f003 fabf 	bl	8005170 <HAL_RCC_OscConfig>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <SystemClock_Config+0x50>
        Error_Handler();
 8001bf8:	f000 faa6 	bl	8002148 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001bfc:	230f      	movs	r3, #15
 8001bfe:	607b      	str	r3, [r7, #4]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c00:	2301      	movs	r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	2100      	movs	r1, #0
 8001c14:	4618      	mov	r0, r3
 8001c16:	f003 fdbd 	bl	8005794 <HAL_RCC_ClockConfig>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <SystemClock_Config+0x78>
        Error_Handler();
 8001c20:	f000 fa92 	bl	8002148 <Error_Handler>
    }
}
 8001c24:	bf00      	nop
 8001c26:	3750      	adds	r7, #80	@ 0x50
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08c      	sub	sp, #48	@ 0x30
 8001c30:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_MultiModeTypeDef multimode = {0};
 8001c32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	2220      	movs	r2, #32
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f00c fa6e 	bl	800e126 <memset>

    /* USER CODE END ADC1_Init 1 */

    /** Common config
     */
    hadc1.Instance = ADC1;
 8001c4a:	4b33      	ldr	r3, [pc, #204]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c4c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c50:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c52:	4b31      	ldr	r3, [pc, #196]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c58:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c60:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
    hadc1.Init.GainCompensation = 0;
 8001c66:	4b2c      	ldr	r3, [pc, #176]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	615a      	str	r2, [r3, #20]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c72:	4b29      	ldr	r3, [pc, #164]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c74:	2204      	movs	r2, #4
 8001c76:	619a      	str	r2, [r3, #24]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c78:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	771a      	strb	r2, [r3, #28]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001c7e:	4b26      	ldr	r3, [pc, #152]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	775a      	strb	r2, [r3, #29]
    hadc1.Init.NbrOfConversion = 1;
 8001c84:	4b24      	ldr	r3, [pc, #144]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	621a      	str	r2, [r3, #32]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c8a:	4b23      	ldr	r3, [pc, #140]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8001c92:	4b21      	ldr	r3, [pc, #132]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c94:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8001c98:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001c9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ca0:	631a      	str	r2, [r3, #48]	@ 0x30
    hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001caa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	63da      	str	r2, [r3, #60]	@ 0x3c
    hadc1.Init.OversamplingMode = DISABLE;
 8001cb0:	4b19      	ldr	r3, [pc, #100]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001cb8:	4817      	ldr	r0, [pc, #92]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001cba:	f001 f857 	bl	8002d6c <HAL_ADC_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_ADC1_Init+0x9c>
        Error_Handler();
 8001cc4:	f000 fa40 	bl	8002148 <Error_Handler>
    }

    /** Configure the ADC multi-mode
     */
    multimode.Mode = ADC_MODE_INDEPENDENT;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8001ccc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4811      	ldr	r0, [pc, #68]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001cd4:	f001 ffc6 	bl	8003c64 <HAL_ADCEx_MultiModeConfigChannel>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_ADC1_Init+0xb6>
        Error_Handler();
 8001cde:	f000 fa33 	bl	8002148 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_1;
 8001ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d1c <MX_ADC1_Init+0xf0>)
 8001ce4:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ce6:	2306      	movs	r3, #6
 8001ce8:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cee:	237f      	movs	r3, #127	@ 0x7f
 8001cf0:	613b      	str	r3, [r7, #16]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cf2:	2304      	movs	r3, #4
 8001cf4:	617b      	str	r3, [r7, #20]
    sConfig.Offset = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	@ (8001d18 <MX_ADC1_Init+0xec>)
 8001d00:	f001 fa80 	bl	8003204 <HAL_ADC_ConfigChannel>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_ADC1_Init+0xe2>
        Error_Handler();
 8001d0a:	f000 fa1d 	bl	8002148 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */
}
 8001d0e:	bf00      	nop
 8001d10:	3730      	adds	r7, #48	@ 0x30
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000610 	.word	0x20000610
 8001d1c:	04300002 	.word	0x04300002

08001d20 <MX_DAC1_Init>:
/**
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DAC1_Init 0 */

    /* USER CODE END DAC1_Init 0 */

    DAC_ChannelConfTypeDef sConfig = {0};
 8001d26:	463b      	mov	r3, r7
 8001d28:	2230      	movs	r2, #48	@ 0x30
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f00c f9fa 	bl	800e126 <memset>

    /* USER CODE END DAC1_Init 1 */

    /** DAC Initialization
     */
    hdac1.Instance = DAC1;
 8001d32:	4b16      	ldr	r3, [pc, #88]	@ (8001d8c <MX_DAC1_Init+0x6c>)
 8001d34:	4a16      	ldr	r2, [pc, #88]	@ (8001d90 <MX_DAC1_Init+0x70>)
 8001d36:	601a      	str	r2, [r3, #0]
    if (HAL_DAC_Init(&hdac1) != HAL_OK) {
 8001d38:	4814      	ldr	r0, [pc, #80]	@ (8001d8c <MX_DAC1_Init+0x6c>)
 8001d3a:	f002 f917 	bl	8003f6c <HAL_DAC_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_DAC1_Init+0x28>
        Error_Handler();
 8001d44:	f000 fa00 	bl	8002148 <Error_Handler>
    }

    /** DAC channel OUT1 config
     */
    sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	603b      	str	r3, [r7, #0]
    sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	713b      	strb	r3, [r7, #4]
    sConfig.DAC_SignedFormat = DISABLE;
 8001d50:	2300      	movs	r3, #0
 8001d52:	717b      	strb	r3, [r7, #5]
    sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001d54:	2300      	movs	r3, #0
 8001d56:	60bb      	str	r3, [r7, #8]
    sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001d58:	2312      	movs	r3, #18
 8001d5a:	60fb      	str	r3, [r7, #12]
    sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
    sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8001d64:	2304      	movs	r3, #4
 8001d66:	61bb      	str	r3, [r7, #24]
    sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	61fb      	str	r3, [r7, #28]
    if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	2200      	movs	r2, #0
 8001d70:	4619      	mov	r1, r3
 8001d72:	4806      	ldr	r0, [pc, #24]	@ (8001d8c <MX_DAC1_Init+0x6c>)
 8001d74:	f002 fa52 	bl	800421c <HAL_DAC_ConfigChannel>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_DAC1_Init+0x62>
        Error_Handler();
 8001d7e:	f000 f9e3 	bl	8002148 <Error_Handler>
    }
    /* USER CODE BEGIN DAC1_Init 2 */

    /* USER CODE END DAC1_Init 2 */
}
 8001d82:	bf00      	nop
 8001d84:	3730      	adds	r7, #48	@ 0x30
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200006dc 	.word	0x200006dc
 8001d90:	50000800 	.word	0x50000800

08001d94 <MX_LPUART1_UART_Init>:
/**
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
    /* USER CODE END LPUART1_Init 0 */

    /* USER CODE BEGIN LPUART1_Init 1 */

    /* USER CODE END LPUART1_Init 1 */
    hlpuart1.Instance = LPUART1;
 8001d98:	4b21      	ldr	r3, [pc, #132]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001d9a:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <MX_LPUART1_UART_Init+0x90>)
 8001d9c:	601a      	str	r2, [r3, #0]
    hlpuart1.Init.BaudRate = 115200;
 8001d9e:	4b20      	ldr	r3, [pc, #128]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001da0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da4:	605a      	str	r2, [r3, #4]
    hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
    hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b1c      	ldr	r3, [pc, #112]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
    hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
    hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b19      	ldr	r3, [pc, #100]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
    hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
    hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dc4:	4b16      	ldr	r3, [pc, #88]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	621a      	str	r2, [r3, #32]
    hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dca:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	625a      	str	r2, [r3, #36]	@ 0x24
    hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dd0:	4b13      	ldr	r3, [pc, #76]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 8001dd6:	4812      	ldr	r0, [pc, #72]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dd8:	f004 fed8 	bl	8006b8c <HAL_UART_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_LPUART1_UART_Init+0x52>
        Error_Handler();
 8001de2:	f000 f9b1 	bl	8002148 <Error_Handler>
    }
    if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) !=
 8001de6:	2100      	movs	r1, #0
 8001de8:	480d      	ldr	r0, [pc, #52]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dea:	f006 ffce 	bl	8008d8a <HAL_UARTEx_SetTxFifoThreshold>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_LPUART1_UART_Init+0x64>
        HAL_OK) {
        Error_Handler();
 8001df4:	f000 f9a8 	bl	8002148 <Error_Handler>
    }
    if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) !=
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4809      	ldr	r0, [pc, #36]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001dfc:	f007 f803 	bl	8008e06 <HAL_UARTEx_SetRxFifoThreshold>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_LPUART1_UART_Init+0x76>
        HAL_OK) {
        Error_Handler();
 8001e06:	f000 f99f 	bl	8002148 <Error_Handler>
    }
    if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 8001e0a:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <MX_LPUART1_UART_Init+0x8c>)
 8001e0c:	f006 ff84 	bl	8008d18 <HAL_UARTEx_DisableFifoMode>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_LPUART1_UART_Init+0x86>
        Error_Handler();
 8001e16:	f000 f997 	bl	8002148 <Error_Handler>
    }
    /* USER CODE BEGIN LPUART1_Init 2 */

    /* USER CODE END LPUART1_Init 2 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000750 	.word	0x20000750
 8001e24:	40008000 	.word	0x40008000

08001e28 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b088      	sub	sp, #32
 8001e2c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e2e:	f107 0310 	add.w	r3, r7, #16
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e3c:	1d3b      	adds	r3, r7, #4
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	605a      	str	r2, [r3, #4]
 8001e44:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 8001e46:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e4c:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 0;
 8001e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e54:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 11067;
 8001e5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e5c:	f642 323b 	movw	r2, #11067	@ 0x2b3b
 8001e60:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e62:	4b17      	ldr	r3, [pc, #92]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e68:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e6a:	2280      	movs	r2, #128	@ 0x80
 8001e6c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001e6e:	4814      	ldr	r0, [pc, #80]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e70:	f004 f8ce 	bl	8006010 <HAL_TIM_Base_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM2_Init+0x56>
        Error_Handler();
 8001e7a:	f000 f965 	bl	8002148 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e82:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001e84:	f107 0310 	add.w	r3, r7, #16
 8001e88:	4619      	mov	r1, r3
 8001e8a:	480d      	ldr	r0, [pc, #52]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001e8c:	f004 fb5c 	bl	8006548 <HAL_TIM_ConfigClockSource>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_TIM2_Init+0x72>
        Error_Handler();
 8001e96:	f000 f957 	bl	8002148 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e9a:	2320      	movs	r3, #32
 8001e9c:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) !=
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4806      	ldr	r0, [pc, #24]	@ (8001ec0 <MX_TIM2_Init+0x98>)
 8001ea8:	f004 fda8 	bl	80069fc <HAL_TIMEx_MasterConfigSynchronization>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM2_Init+0x8e>
        HAL_OK) {
        Error_Handler();
 8001eb2:	f000 f949 	bl	8002148 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
}
 8001eb6:	bf00      	nop
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000844 	.word	0x20000844

08001ec4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eca:	f107 0310 	add.w	r3, r7, #16
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8001f5c <MX_TIM3_Init+0x98>)
 8001ee6:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eee:	4b1a      	ldr	r3, [pc, #104]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 11067;
 8001ef4:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001ef6:	f642 323b 	movw	r2, #11067	@ 0x2b3b
 8001efa:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efc:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f02:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001f04:	2280      	movs	r2, #128	@ 0x80
 8001f06:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001f08:	4813      	ldr	r0, [pc, #76]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001f0a:	f004 f881 	bl	8006010 <HAL_TIM_Base_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_TIM3_Init+0x54>
        Error_Handler();
 8001f14:	f000 f918 	bl	8002148 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f1c:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001f1e:	f107 0310 	add.w	r3, r7, #16
 8001f22:	4619      	mov	r1, r3
 8001f24:	480c      	ldr	r0, [pc, #48]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001f26:	f004 fb0f 	bl	8006548 <HAL_TIM_ConfigClockSource>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_TIM3_Init+0x70>
        Error_Handler();
 8001f30:	f000 f90a 	bl	8002148 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f34:	2320      	movs	r3, #32
 8001f36:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) !=
 8001f3c:	1d3b      	adds	r3, r7, #4
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <MX_TIM3_Init+0x94>)
 8001f42:	f004 fd5b 	bl	80069fc <HAL_TIMEx_MasterConfigSynchronization>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_TIM3_Init+0x8c>
        HAL_OK) {
        Error_Handler();
 8001f4c:	f000 f8fc 	bl	8002148 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */
}
 8001f50:	bf00      	nop
 8001f52:	3720      	adds	r7, #32
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000890 	.word	0x20000890
 8001f5c:	40000400 	.word	0x40000400

08001f60 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM4_Init 0 */

    /* USER CODE END TIM4_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f66:	f107 0310 	add.w	r3, r7, #16
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	605a      	str	r2, [r3, #4]
 8001f70:	609a      	str	r2, [r3, #8]
 8001f72:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM4_Init 1 */

    /* USER CODE END TIM4_Init 1 */
    htim4.Instance = TIM4;
 8001f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001f80:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff8 <MX_TIM4_Init+0x98>)
 8001f82:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 0;
 8001f84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 16999;
 8001f90:	4b18      	ldr	r3, [pc, #96]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001f92:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001f96:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001fa0:	2280      	movs	r2, #128	@ 0x80
 8001fa2:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001fa4:	4813      	ldr	r0, [pc, #76]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001fa6:	f004 f833 	bl	8006010 <HAL_TIM_Base_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_TIM4_Init+0x54>
        Error_Handler();
 8001fb0:	f000 f8ca 	bl	8002148 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb8:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001fba:	f107 0310 	add.w	r3, r7, #16
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	480c      	ldr	r0, [pc, #48]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001fc2:	f004 fac1 	bl	8006548 <HAL_TIM_ConfigClockSource>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM4_Init+0x70>
        Error_Handler();
 8001fcc:	f000 f8bc 	bl	8002148 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001fd0:	2320      	movs	r3, #32
 8001fd2:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) !=
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4805      	ldr	r0, [pc, #20]	@ (8001ff4 <MX_TIM4_Init+0x94>)
 8001fde:	f004 fd0d 	bl	80069fc <HAL_TIMEx_MasterConfigSynchronization>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM4_Init+0x8c>
        HAL_OK) {
        Error_Handler();
 8001fe8:	f000 f8ae 	bl	8002148 <Error_Handler>
    }
    /* USER CODE BEGIN TIM4_Init 2 */

    /* USER CODE END TIM4_Init 2 */
}
 8001fec:	bf00      	nop
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	200008dc 	.word	0x200008dc
 8001ff8:	40000800 	.word	0x40000800

08001ffc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002002:	4b20      	ldr	r3, [pc, #128]	@ (8002084 <MX_DMA_Init+0x88>)
 8002004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002006:	4a1f      	ldr	r2, [pc, #124]	@ (8002084 <MX_DMA_Init+0x88>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	6493      	str	r3, [r2, #72]	@ 0x48
 800200e:	4b1d      	ldr	r3, [pc, #116]	@ (8002084 <MX_DMA_Init+0x88>)
 8002010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_DMA1_CLK_ENABLE();
 800201a:	4b1a      	ldr	r3, [pc, #104]	@ (8002084 <MX_DMA_Init+0x88>)
 800201c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800201e:	4a19      	ldr	r2, [pc, #100]	@ (8002084 <MX_DMA_Init+0x88>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6493      	str	r3, [r2, #72]	@ 0x48
 8002026:	4b17      	ldr	r3, [pc, #92]	@ (8002084 <MX_DMA_Init+0x88>)
 8002028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA2_CLK_ENABLE();
 8002032:	4b14      	ldr	r3, [pc, #80]	@ (8002084 <MX_DMA_Init+0x88>)
 8002034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002036:	4a13      	ldr	r2, [pc, #76]	@ (8002084 <MX_DMA_Init+0x88>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	6493      	str	r3, [r2, #72]	@ 0x48
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <MX_DMA_Init+0x88>)
 8002040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA1_Channel1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2105      	movs	r1, #5
 800204e:	200b      	movs	r0, #11
 8002050:	f001 ff64 	bl	8003f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002054:	200b      	movs	r0, #11
 8002056:	f001 ff7b 	bl	8003f50 <HAL_NVIC_EnableIRQ>
    /* DMA1_Channel2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2105      	movs	r1, #5
 800205e:	200c      	movs	r0, #12
 8002060:	f001 ff5c 	bl	8003f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002064:	200c      	movs	r0, #12
 8002066:	f001 ff73 	bl	8003f50 <HAL_NVIC_EnableIRQ>
    /* DMA2_Channel2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2105      	movs	r1, #5
 800206e:	2039      	movs	r0, #57	@ 0x39
 8002070:	f001 ff54 	bl	8003f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002074:	2039      	movs	r0, #57	@ 0x39
 8002076:	f001 ff6b 	bl	8003f50 <HAL_NVIC_EnableIRQ>
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000

08002088 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
 800209c:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800209e:	4b14      	ldr	r3, [pc, #80]	@ (80020f0 <MX_GPIO_Init+0x68>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	4a13      	ldr	r2, [pc, #76]	@ (80020f0 <MX_GPIO_Init+0x68>)
 80020a4:	f043 0304 	orr.w	r3, r3, #4
 80020a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020aa:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <MX_GPIO_Init+0x68>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <MX_GPIO_Init+0x68>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	4a0d      	ldr	r2, [pc, #52]	@ (80020f0 <MX_GPIO_Init+0x68>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c2:	4b0b      	ldr	r3, [pc, #44]	@ (80020f0 <MX_GPIO_Init+0x68>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	607b      	str	r3, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : B1_button_Pin */
    GPIO_InitStruct.Pin = B1_button_Pin;
 80020ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020d4:	2300      	movs	r3, #0
 80020d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(B1_button_GPIO_Port, &GPIO_InitStruct);
 80020dc:	f107 030c 	add.w	r3, r7, #12
 80020e0:	4619      	mov	r1, r3
 80020e2:	4804      	ldr	r0, [pc, #16]	@ (80020f4 <MX_GPIO_Init+0x6c>)
 80020e4:	f002 fe0e 	bl	8004d04 <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 80020e8:	bf00      	nop
 80020ea:	3720      	adds	r7, #32
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40021000 	.word	0x40021000
 80020f4:	48000800 	.word	0x48000800

080020f8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8002100:	2001      	movs	r0, #1
 8002102:	f006 ff53 	bl	8008fac <osDelay>
 8002106:	e7fb      	b.n	8002100 <StartDefaultTask+0x8>

08002108 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM1) {
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a09      	ldr	r2, [pc, #36]	@ (800213c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d101      	bne.n	800211e <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 800211a:	f000 fbeb 	bl	80028f4 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */
    if (htim->Instance == TIM4) {
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a07      	ldr	r2, [pc, #28]	@ (8002140 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d104      	bne.n	8002132 <HAL_TIM_PeriodElapsedCallback+0x2a>
        ulHighFrequencyTimerTicks++;
 8002128:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	3301      	adds	r3, #1
 800212e:	4a05      	ldr	r2, [pc, #20]	@ (8002144 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002130:	6013      	str	r3, [r2, #0]
    }

    /* USER CODE END Callback 1 */
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40012c00 	.word	0x40012c00
 8002140:	40000800 	.word	0x40000800
 8002144:	2000060c 	.word	0x2000060c

08002148 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800214c:	b672      	cpsid	i
}
 800214e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 8002150:	bf00      	nop
 8002152:	e7fd      	b.n	8002150 <Error_Handler+0x8>

08002154 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800215a:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <HAL_MspInit+0x50>)
 800215c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215e:	4a11      	ldr	r2, [pc, #68]	@ (80021a4 <HAL_MspInit+0x50>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6613      	str	r3, [r2, #96]	@ 0x60
 8002166:	4b0f      	ldr	r3, [pc, #60]	@ (80021a4 <HAL_MspInit+0x50>)
 8002168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	607b      	str	r3, [r7, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002172:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <HAL_MspInit+0x50>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	4a0b      	ldr	r2, [pc, #44]	@ (80021a4 <HAL_MspInit+0x50>)
 8002178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800217c:	6593      	str	r3, [r2, #88]	@ 0x58
 800217e:	4b09      	ldr	r3, [pc, #36]	@ (80021a4 <HAL_MspInit+0x50>)
 8002180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002186:	603b      	str	r3, [r7, #0]
 8002188:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	210f      	movs	r1, #15
 800218e:	f06f 0001 	mvn.w	r0, #1
 8002192:	f001 fec3 	bl	8003f1c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002196:	f002 ffdb 	bl	8005150 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b09a      	sub	sp, #104	@ 0x68
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c0:	f107 0310 	add.w	r3, r7, #16
 80021c4:	2244      	movs	r2, #68	@ 0x44
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f00b ffac 	bl	800e126 <memset>
  if(hadc->Instance==ADC1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021d6:	d15f      	bne.n	8002298 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80021d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021dc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80021de:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80021e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021e4:	f107 0310 	add.w	r3, r7, #16
 80021e8:	4618      	mov	r0, r3
 80021ea:	f003 fd21 	bl	8005c30 <HAL_RCCEx_PeriphCLKConfig>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80021f4:	f7ff ffa8 	bl	8002148 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80021f8:	4b29      	ldr	r3, [pc, #164]	@ (80022a0 <HAL_ADC_MspInit+0xf8>)
 80021fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fc:	4a28      	ldr	r2, [pc, #160]	@ (80022a0 <HAL_ADC_MspInit+0xf8>)
 80021fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002202:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002204:	4b26      	ldr	r3, [pc, #152]	@ (80022a0 <HAL_ADC_MspInit+0xf8>)
 8002206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002208:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002210:	4b23      	ldr	r3, [pc, #140]	@ (80022a0 <HAL_ADC_MspInit+0xf8>)
 8002212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002214:	4a22      	ldr	r2, [pc, #136]	@ (80022a0 <HAL_ADC_MspInit+0xf8>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800221c:	4b20      	ldr	r3, [pc, #128]	@ (80022a0 <HAL_ADC_MspInit+0xf8>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002228:	2301      	movs	r3, #1
 800222a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800222c:	2303      	movs	r3, #3
 800222e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002234:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002238:	4619      	mov	r1, r3
 800223a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800223e:	f002 fd61 	bl	8004d04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002242:	4b18      	ldr	r3, [pc, #96]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002244:	4a18      	ldr	r2, [pc, #96]	@ (80022a8 <HAL_ADC_MspInit+0x100>)
 8002246:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002248:	4b16      	ldr	r3, [pc, #88]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 800224a:	2205      	movs	r2, #5
 800224c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002250:	2200      	movs	r2, #0
 8002252:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002254:	4b13      	ldr	r3, [pc, #76]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800225a:	4b12      	ldr	r3, [pc, #72]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 800225c:	2280      	movs	r2, #128	@ 0x80
 800225e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002260:	4b10      	ldr	r3, [pc, #64]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002262:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002266:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002268:	4b0e      	ldr	r3, [pc, #56]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 800226a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800226e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002270:	4b0c      	ldr	r3, [pc, #48]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002272:	2220      	movs	r2, #32
 8002274:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002276:	4b0b      	ldr	r3, [pc, #44]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002278:	2200      	movs	r2, #0
 800227a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800227c:	4809      	ldr	r0, [pc, #36]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 800227e:	f002 fa0f 	bl	80046a0 <HAL_DMA_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8002288:	f7ff ff5e 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a05      	ldr	r2, [pc, #20]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002290:	655a      	str	r2, [r3, #84]	@ 0x54
 8002292:	4a04      	ldr	r2, [pc, #16]	@ (80022a4 <HAL_ADC_MspInit+0xfc>)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002298:	bf00      	nop
 800229a:	3768      	adds	r7, #104	@ 0x68
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40021000 	.word	0x40021000
 80022a4:	2000067c 	.word	0x2000067c
 80022a8:	40020008 	.word	0x40020008

080022ac <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	@ 0x28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 0314 	add.w	r3, r7, #20
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a2b      	ldr	r2, [pc, #172]	@ (8002378 <HAL_DAC_MspInit+0xcc>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d14f      	bne.n	800236e <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80022ce:	4b2b      	ldr	r3, [pc, #172]	@ (800237c <HAL_DAC_MspInit+0xd0>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d2:	4a2a      	ldr	r2, [pc, #168]	@ (800237c <HAL_DAC_MspInit+0xd0>)
 80022d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022da:	4b28      	ldr	r3, [pc, #160]	@ (800237c <HAL_DAC_MspInit+0xd0>)
 80022dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e6:	4b25      	ldr	r3, [pc, #148]	@ (800237c <HAL_DAC_MspInit+0xd0>)
 80022e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ea:	4a24      	ldr	r2, [pc, #144]	@ (800237c <HAL_DAC_MspInit+0xd0>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022f2:	4b22      	ldr	r3, [pc, #136]	@ (800237c <HAL_DAC_MspInit+0xd0>)
 80022f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80022fe:	2310      	movs	r3, #16
 8002300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002302:	2303      	movs	r3, #3
 8002304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	4619      	mov	r1, r3
 8002310:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002314:	f002 fcf6 	bl	8004d04 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA2_Channel2;
 8002318:	4b19      	ldr	r3, [pc, #100]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 800231a:	4a1a      	ldr	r2, [pc, #104]	@ (8002384 <HAL_DAC_MspInit+0xd8>)
 800231c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800231e:	4b18      	ldr	r3, [pc, #96]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002320:	2206      	movs	r2, #6
 8002322:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002324:	4b16      	ldr	r3, [pc, #88]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002326:	2210      	movs	r2, #16
 8002328:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800232a:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 800232c:	2200      	movs	r2, #0
 800232e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002330:	4b13      	ldr	r3, [pc, #76]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002332:	2280      	movs	r2, #128	@ 0x80
 8002334:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002336:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002338:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800233c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800233e:	4b10      	ldr	r3, [pc, #64]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002340:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002344:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002346:	4b0e      	ldr	r3, [pc, #56]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002348:	2220      	movs	r2, #32
 800234a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800234c:	4b0c      	ldr	r3, [pc, #48]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 800234e:	2200      	movs	r2, #0
 8002350:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002352:	480b      	ldr	r0, [pc, #44]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002354:	f002 f9a4 	bl	80046a0 <HAL_DMA_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800235e:	f7ff fef3 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a06      	ldr	r2, [pc, #24]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	4a05      	ldr	r2, [pc, #20]	@ (8002380 <HAL_DAC_MspInit+0xd4>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800236e:	bf00      	nop
 8002370:	3728      	adds	r7, #40	@ 0x28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	50000800 	.word	0x50000800
 800237c:	40021000 	.word	0x40021000
 8002380:	200006f0 	.word	0x200006f0
 8002384:	4002041c 	.word	0x4002041c

08002388 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b09a      	sub	sp, #104	@ 0x68
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	2244      	movs	r2, #68	@ 0x44
 80023a6:	2100      	movs	r1, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	f00b febc 	bl	800e126 <memset>
  if(huart->Instance==LPUART1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a37      	ldr	r2, [pc, #220]	@ (8002490 <HAL_UART_MspInit+0x108>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d167      	bne.n	8002488 <HAL_UART_MspInit+0x100>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80023b8:	2320      	movs	r3, #32
 80023ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80023bc:	2300      	movs	r3, #0
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023c0:	f107 0310 	add.w	r3, r7, #16
 80023c4:	4618      	mov	r0, r3
 80023c6:	f003 fc33 	bl	8005c30 <HAL_RCCEx_PeriphCLKConfig>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80023d0:	f7ff feba 	bl	8002148 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80023d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002494 <HAL_UART_MspInit+0x10c>)
 80023d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002494 <HAL_UART_MspInit+0x10c>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80023e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002494 <HAL_UART_MspInit+0x10c>)
 80023e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ec:	4b29      	ldr	r3, [pc, #164]	@ (8002494 <HAL_UART_MspInit+0x10c>)
 80023ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f0:	4a28      	ldr	r2, [pc, #160]	@ (8002494 <HAL_UART_MspInit+0x10c>)
 80023f2:	f043 0301 	orr.w	r3, r3, #1
 80023f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023f8:	4b26      	ldr	r3, [pc, #152]	@ (8002494 <HAL_UART_MspInit+0x10c>)
 80023fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002404:	230c      	movs	r3, #12
 8002406:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002408:	2302      	movs	r3, #2
 800240a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002410:	2300      	movs	r3, #0
 8002412:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002414:	230c      	movs	r3, #12
 8002416:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002418:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800241c:	4619      	mov	r1, r3
 800241e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002422:	f002 fc6f 	bl	8004d04 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8002426:	4b1c      	ldr	r3, [pc, #112]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002428:	4a1c      	ldr	r2, [pc, #112]	@ (800249c <HAL_UART_MspInit+0x114>)
 800242a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800242c:	4b1a      	ldr	r3, [pc, #104]	@ (8002498 <HAL_UART_MspInit+0x110>)
 800242e:	2223      	movs	r2, #35	@ 0x23
 8002430:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002432:	4b19      	ldr	r3, [pc, #100]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002434:	2210      	movs	r2, #16
 8002436:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002438:	4b17      	ldr	r3, [pc, #92]	@ (8002498 <HAL_UART_MspInit+0x110>)
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800243e:	4b16      	ldr	r3, [pc, #88]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002440:	2280      	movs	r2, #128	@ 0x80
 8002442:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002444:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002446:	2200      	movs	r2, #0
 8002448:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800244a:	4b13      	ldr	r3, [pc, #76]	@ (8002498 <HAL_UART_MspInit+0x110>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8002450:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002456:	4b10      	ldr	r3, [pc, #64]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002458:	2200      	movs	r2, #0
 800245a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800245c:	480e      	ldr	r0, [pc, #56]	@ (8002498 <HAL_UART_MspInit+0x110>)
 800245e:	f002 f91f 	bl	80046a0 <HAL_DMA_Init>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8002468:	f7ff fe6e 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a0a      	ldr	r2, [pc, #40]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002470:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002472:	4a09      	ldr	r2, [pc, #36]	@ (8002498 <HAL_UART_MspInit+0x110>)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8002478:	2200      	movs	r2, #0
 800247a:	2105      	movs	r1, #5
 800247c:	205b      	movs	r0, #91	@ 0x5b
 800247e:	f001 fd4d 	bl	8003f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002482:	205b      	movs	r0, #91	@ 0x5b
 8002484:	f001 fd64 	bl	8003f50 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002488:	bf00      	nop
 800248a:	3768      	adds	r7, #104	@ 0x68
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40008000 	.word	0x40008000
 8002494:	40021000 	.word	0x40021000
 8002498:	200007e4 	.word	0x200007e4
 800249c:	4002001c 	.word	0x4002001c

080024a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024b0:	d10c      	bne.n	80024cc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024b2:	4b1e      	ldr	r3, [pc, #120]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b6:	4a1d      	ldr	r2, [pc, #116]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80024be:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024ca:	e02a      	b.n	8002522 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a17      	ldr	r2, [pc, #92]	@ (8002530 <HAL_TIM_Base_MspInit+0x90>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d10c      	bne.n	80024f0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024d6:	4b15      	ldr	r3, [pc, #84]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024da:	4a14      	ldr	r2, [pc, #80]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80024e2:	4b12      	ldr	r3, [pc, #72]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]
}
 80024ee:	e018      	b.n	8002522 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002534 <HAL_TIM_Base_MspInit+0x94>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d113      	bne.n	8002522 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024fa:	4b0c      	ldr	r3, [pc, #48]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	4a0b      	ldr	r2, [pc, #44]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 8002500:	f043 0304 	orr.w	r3, r3, #4
 8002504:	6593      	str	r3, [r2, #88]	@ 0x58
 8002506:	4b09      	ldr	r3, [pc, #36]	@ (800252c <HAL_TIM_Base_MspInit+0x8c>)
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250a:	f003 0304 	and.w	r3, r3, #4
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002512:	2200      	movs	r2, #0
 8002514:	2105      	movs	r1, #5
 8002516:	201e      	movs	r0, #30
 8002518:	f001 fd00 	bl	8003f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800251c:	201e      	movs	r0, #30
 800251e:	f001 fd17 	bl	8003f50 <HAL_NVIC_EnableIRQ>
}
 8002522:	bf00      	nop
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40021000 	.word	0x40021000
 8002530:	40000400 	.word	0x40000400
 8002534:	40000800 	.word	0x40000800

08002538 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08c      	sub	sp, #48	@ 0x30
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002540:	2300      	movs	r3, #0
 8002542:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002544:	2300      	movs	r3, #0
 8002546:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002548:	4b2c      	ldr	r3, [pc, #176]	@ (80025fc <HAL_InitTick+0xc4>)
 800254a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254c:	4a2b      	ldr	r2, [pc, #172]	@ (80025fc <HAL_InitTick+0xc4>)
 800254e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002552:	6613      	str	r3, [r2, #96]	@ 0x60
 8002554:	4b29      	ldr	r3, [pc, #164]	@ (80025fc <HAL_InitTick+0xc4>)
 8002556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002560:	f107 020c 	add.w	r2, r7, #12
 8002564:	f107 0310 	add.w	r3, r7, #16
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f003 fae8 	bl	8005b40 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002570:	f003 fad0 	bl	8005b14 <HAL_RCC_GetPCLK2Freq>
 8002574:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002578:	4a21      	ldr	r2, [pc, #132]	@ (8002600 <HAL_InitTick+0xc8>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	0c9b      	lsrs	r3, r3, #18
 8002580:	3b01      	subs	r3, #1
 8002582:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002584:	4b1f      	ldr	r3, [pc, #124]	@ (8002604 <HAL_InitTick+0xcc>)
 8002586:	4a20      	ldr	r2, [pc, #128]	@ (8002608 <HAL_InitTick+0xd0>)
 8002588:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800258a:	4b1e      	ldr	r3, [pc, #120]	@ (8002604 <HAL_InitTick+0xcc>)
 800258c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002590:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002592:	4a1c      	ldr	r2, [pc, #112]	@ (8002604 <HAL_InitTick+0xcc>)
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002598:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <HAL_InitTick+0xcc>)
 800259a:	2200      	movs	r2, #0
 800259c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259e:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <HAL_InitTick+0xcc>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 80025a4:	4817      	ldr	r0, [pc, #92]	@ (8002604 <HAL_InitTick+0xcc>)
 80025a6:	f003 fd33 	bl	8006010 <HAL_TIM_Base_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80025b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d11b      	bne.n	80025f0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80025b8:	4812      	ldr	r0, [pc, #72]	@ (8002604 <HAL_InitTick+0xcc>)
 80025ba:	f003 fe0b 	bl	80061d4 <HAL_TIM_Base_Start_IT>
 80025be:	4603      	mov	r3, r0
 80025c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80025c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d111      	bne.n	80025f0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80025cc:	2019      	movs	r0, #25
 80025ce:	f001 fcbf 	bl	8003f50 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b0f      	cmp	r3, #15
 80025d6:	d808      	bhi.n	80025ea <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80025d8:	2200      	movs	r2, #0
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	2019      	movs	r0, #25
 80025de:	f001 fc9d 	bl	8003f1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025e2:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <HAL_InitTick+0xd4>)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	e002      	b.n	80025f0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80025f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3730      	adds	r7, #48	@ 0x30
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000
 8002600:	431bde83 	.word	0x431bde83
 8002604:	20000950 	.word	0x20000950
 8002608:	40012c00 	.word	0x40012c00
 800260c:	20000414 	.word	0x20000414

08002610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <NMI_Handler+0x4>

08002618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <HardFault_Handler+0x4>

08002620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <MemManage_Handler+0x4>

08002628 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <BusFault_Handler+0x4>

08002630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <UsageFault_Handler+0x4>

08002638 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800264c:	4802      	ldr	r0, [pc, #8]	@ (8002658 <DMA1_Channel1_IRQHandler+0x10>)
 800264e:	f002 fa0a 	bl	8004a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	2000067c 	.word	0x2000067c

0800265c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002660:	4802      	ldr	r0, [pc, #8]	@ (800266c <DMA1_Channel2_IRQHandler+0x10>)
 8002662:	f002 fa00 	bl	8004a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	200007e4 	.word	0x200007e4

08002670 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002674:	4802      	ldr	r0, [pc, #8]	@ (8002680 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002676:	f003 fe17 	bl	80062a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000950 	.word	0x20000950

08002684 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002688:	4802      	ldr	r0, [pc, #8]	@ (8002694 <TIM4_IRQHandler+0x10>)
 800268a:	f003 fe0d 	bl	80062a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	200008dc 	.word	0x200008dc

08002698 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800269c:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <DMA2_Channel2_IRQHandler+0x10>)
 800269e:	f002 f9e2 	bl	8004a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200006f0 	.word	0x200006f0

080026ac <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80026b0:	4802      	ldr	r0, [pc, #8]	@ (80026bc <LPUART1_IRQHandler+0x10>)
 80026b2:	f004 fb87 	bl	8006dc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000750 	.word	0x20000750

080026c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return 1;
 80026c4:	2301      	movs	r3, #1
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_kill>:

int _kill(int pid, int sig)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026da:	f00b fdf1 	bl	800e2c0 <__errno>
 80026de:	4603      	mov	r3, r0
 80026e0:	2216      	movs	r2, #22
 80026e2:	601a      	str	r2, [r3, #0]
  return -1;
 80026e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <_exit>:

void _exit (int status)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026f8:	f04f 31ff 	mov.w	r1, #4294967295
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7ff ffe7 	bl	80026d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002702:	bf00      	nop
 8002704:	e7fd      	b.n	8002702 <_exit+0x12>

08002706 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b086      	sub	sp, #24
 800270a:	af00      	add	r7, sp, #0
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	e00a      	b.n	800272e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002718:	f3af 8000 	nop.w
 800271c:	4601      	mov	r1, r0
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	60ba      	str	r2, [r7, #8]
 8002724:	b2ca      	uxtb	r2, r1
 8002726:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	3301      	adds	r3, #1
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	429a      	cmp	r2, r3
 8002734:	dbf0      	blt.n	8002718 <_read+0x12>
  }

  return len;
 8002736:	687b      	ldr	r3, [r7, #4]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	e009      	b.n	8002766 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	1c5a      	adds	r2, r3, #1
 8002756:	60ba      	str	r2, [r7, #8]
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	4618      	mov	r0, r3
 800275c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	3301      	adds	r3, #1
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	429a      	cmp	r2, r3
 800276c:	dbf1      	blt.n	8002752 <_write+0x12>
  }
  return len;
 800276e:	687b      	ldr	r3, [r7, #4]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <_close>:

int _close(int file)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002780:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002784:	4618      	mov	r0, r3
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027a0:	605a      	str	r2, [r3, #4]
  return 0;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <_isatty>:

int _isatty(int file)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027b8:	2301      	movs	r3, #1
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b085      	sub	sp, #20
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	60f8      	str	r0, [r7, #12]
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027e8:	4a14      	ldr	r2, [pc, #80]	@ (800283c <_sbrk+0x5c>)
 80027ea:	4b15      	ldr	r3, [pc, #84]	@ (8002840 <_sbrk+0x60>)
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027f4:	4b13      	ldr	r3, [pc, #76]	@ (8002844 <_sbrk+0x64>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d102      	bne.n	8002802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027fc:	4b11      	ldr	r3, [pc, #68]	@ (8002844 <_sbrk+0x64>)
 80027fe:	4a12      	ldr	r2, [pc, #72]	@ (8002848 <_sbrk+0x68>)
 8002800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002802:	4b10      	ldr	r3, [pc, #64]	@ (8002844 <_sbrk+0x64>)
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4413      	add	r3, r2
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	429a      	cmp	r2, r3
 800280e:	d207      	bcs.n	8002820 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002810:	f00b fd56 	bl	800e2c0 <__errno>
 8002814:	4603      	mov	r3, r0
 8002816:	220c      	movs	r2, #12
 8002818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800281a:	f04f 33ff 	mov.w	r3, #4294967295
 800281e:	e009      	b.n	8002834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <_sbrk+0x64>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002826:	4b07      	ldr	r3, [pc, #28]	@ (8002844 <_sbrk+0x64>)
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4413      	add	r3, r2
 800282e:	4a05      	ldr	r2, [pc, #20]	@ (8002844 <_sbrk+0x64>)
 8002830:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002832:	68fb      	ldr	r3, [r7, #12]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3718      	adds	r7, #24
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20008000 	.word	0x20008000
 8002840:	00000400 	.word	0x00000400
 8002844:	2000099c 	.word	0x2000099c
 8002848:	200079b0 	.word	0x200079b0

0800284c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002850:	4b06      	ldr	r3, [pc, #24]	@ (800286c <SystemInit+0x20>)
 8002852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002856:	4a05      	ldr	r2, [pc, #20]	@ (800286c <SystemInit+0x20>)
 8002858:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800285c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	e000ed00 	.word	0xe000ed00

08002870 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002870:	480d      	ldr	r0, [pc, #52]	@ (80028a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002872:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002874:	f7ff ffea 	bl	800284c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002878:	480c      	ldr	r0, [pc, #48]	@ (80028ac <LoopForever+0x6>)
  ldr r1, =_edata
 800287a:	490d      	ldr	r1, [pc, #52]	@ (80028b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800287c:	4a0d      	ldr	r2, [pc, #52]	@ (80028b4 <LoopForever+0xe>)
  movs r3, #0
 800287e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002880:	e002      	b.n	8002888 <LoopCopyDataInit>

08002882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002886:	3304      	adds	r3, #4

08002888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800288a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800288c:	d3f9      	bcc.n	8002882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800288e:	4a0a      	ldr	r2, [pc, #40]	@ (80028b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002890:	4c0a      	ldr	r4, [pc, #40]	@ (80028bc <LoopForever+0x16>)
  movs r3, #0
 8002892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002894:	e001      	b.n	800289a <LoopFillZerobss>

08002896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002898:	3204      	adds	r2, #4

0800289a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800289a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800289c:	d3fb      	bcc.n	8002896 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800289e:	f00b fd15 	bl	800e2cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028a2:	f7ff f8ed 	bl	8001a80 <main>

080028a6 <LoopForever>:

LoopForever:
    b LoopForever
 80028a6:	e7fe      	b.n	80028a6 <LoopForever>
  ldr   r0, =_estack
 80028a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80028ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028b0:	200005e8 	.word	0x200005e8
  ldr r2, =_sidata
 80028b4:	080119b0 	.word	0x080119b0
  ldr r2, =_sbss
 80028b8:	200005e8 	.word	0x200005e8
  ldr r4, =_ebss
 80028bc:	200079ac 	.word	0x200079ac

080028c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80028c0:	e7fe      	b.n	80028c0 <ADC1_2_IRQHandler>

080028c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028cc:	2003      	movs	r0, #3
 80028ce:	f001 fb1a 	bl	8003f06 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028d2:	200f      	movs	r0, #15
 80028d4:	f7ff fe30 	bl	8002538 <HAL_InitTick>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d002      	beq.n	80028e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	71fb      	strb	r3, [r7, #7]
 80028e2:	e001      	b.n	80028e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028e4:	f7ff fc36 	bl	8002154 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028e8:	79fb      	ldrb	r3, [r7, #7]

}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
	...

080028f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f8:	4b05      	ldr	r3, [pc, #20]	@ (8002910 <HAL_IncTick+0x1c>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	4b05      	ldr	r3, [pc, #20]	@ (8002914 <HAL_IncTick+0x20>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4413      	add	r3, r2
 8002902:	4a03      	ldr	r2, [pc, #12]	@ (8002910 <HAL_IncTick+0x1c>)
 8002904:	6013      	str	r3, [r2, #0]
}
 8002906:	bf00      	nop
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	200009a0 	.word	0x200009a0
 8002914:	20000418 	.word	0x20000418

08002918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return uwTick;
 800291c:	4b03      	ldr	r3, [pc, #12]	@ (800292c <HAL_GetTick+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	200009a0 	.word	0x200009a0

08002930 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	431a      	orrs	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	609a      	str	r2, [r3, #8]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	431a      	orrs	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	609a      	str	r2, [r3, #8]
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800298c:	4618      	mov	r0, r3
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002998:	b480      	push	{r7}
 800299a:	b087      	sub	sp, #28
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
 80029a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3360      	adds	r3, #96	@ 0x60
 80029aa:	461a      	mov	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4413      	add	r3, r2
 80029b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <LL_ADC_SetOffset+0x44>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	430a      	orrs	r2, r1
 80029c6:	4313      	orrs	r3, r2
 80029c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029d0:	bf00      	nop
 80029d2:	371c      	adds	r7, #28
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	03fff000 	.word	0x03fff000

080029e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3360      	adds	r3, #96	@ 0x60
 80029ee:	461a      	mov	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4413      	add	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b087      	sub	sp, #28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3360      	adds	r3, #96	@ 0x60
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	431a      	orrs	r2, r3
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a36:	bf00      	nop
 8002a38:	371c      	adds	r7, #28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b087      	sub	sp, #28
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	3360      	adds	r3, #96	@ 0x60
 8002a52:	461a      	mov	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	431a      	orrs	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002a6c:	bf00      	nop
 8002a6e:	371c      	adds	r7, #28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	3360      	adds	r3, #96	@ 0x60
 8002a88:	461a      	mov	r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002aa2:	bf00      	nop
 8002aa4:	371c      	adds	r7, #28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
 8002ab6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	615a      	str	r2, [r3, #20]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b087      	sub	sp, #28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	3330      	adds	r3, #48	@ 0x30
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	0a1b      	lsrs	r3, r3, #8
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	f003 030c 	and.w	r3, r3, #12
 8002b16:	4413      	add	r3, r2
 8002b18:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	f003 031f 	and.w	r3, r3, #31
 8002b24:	211f      	movs	r1, #31
 8002b26:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	0e9b      	lsrs	r3, r3, #26
 8002b32:	f003 011f 	and.w	r1, r3, #31
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	f003 031f 	and.w	r3, r3, #31
 8002b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b40:	431a      	orrs	r2, r3
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b46:	bf00      	nop
 8002b48:	371c      	adds	r7, #28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b087      	sub	sp, #28
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	60f8      	str	r0, [r7, #12]
 8002b5a:	60b9      	str	r1, [r7, #8]
 8002b5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3314      	adds	r3, #20
 8002b62:	461a      	mov	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	0e5b      	lsrs	r3, r3, #25
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	4413      	add	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	0d1b      	lsrs	r3, r3, #20
 8002b7a:	f003 031f 	and.w	r3, r3, #31
 8002b7e:	2107      	movs	r1, #7
 8002b80:	fa01 f303 	lsl.w	r3, r1, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	401a      	ands	r2, r3
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	0d1b      	lsrs	r3, r3, #20
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	6879      	ldr	r1, [r7, #4]
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	431a      	orrs	r2, r3
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b9c:	bf00      	nop
 8002b9e:	371c      	adds	r7, #28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f003 0318 	and.w	r3, r3, #24
 8002bca:	4908      	ldr	r1, [pc, #32]	@ (8002bec <LL_ADC_SetChannelSingleDiff+0x44>)
 8002bcc:	40d9      	lsrs	r1, r3
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	400b      	ands	r3, r1
 8002bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002bde:	bf00      	nop
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	0007ffff 	.word	0x0007ffff

08002bf0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 031f 	and.w	r3, r3, #31
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002c1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6093      	str	r3, [r2, #8]
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c44:	d101      	bne.n	8002c4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002c68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c6c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c94:	d101      	bne.n	8002c9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cbc:	f043 0201 	orr.w	r2, r3, #1
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <LL_ADC_IsEnabled+0x18>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <LL_ADC_IsEnabled+0x1a>
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d06:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d0a:	f043 0204 	orr.w	r2, r3, #4
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d101      	bne.n	8002d36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b08      	cmp	r3, #8
 8002d56:	d101      	bne.n	8002d5c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e000      	b.n	8002d5e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
	...

08002d6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d6c:	b590      	push	{r4, r7, lr}
 8002d6e:	b089      	sub	sp, #36	@ 0x24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e167      	b.n	8003056 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d109      	bne.n	8002da8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7ff fa07 	bl	80021a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff ff3f 	bl	8002c30 <LL_ADC_IsDeepPowerDownEnabled>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d004      	beq.n	8002dc2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff25 	bl	8002c0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ff5a 	bl	8002c80 <LL_ADC_IsInternalRegulatorEnabled>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d115      	bne.n	8002dfe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff ff3e 	bl	8002c58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ddc:	4ba0      	ldr	r3, [pc, #640]	@ (8003060 <HAL_ADC_Init+0x2f4>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	099b      	lsrs	r3, r3, #6
 8002de2:	4aa0      	ldr	r2, [pc, #640]	@ (8003064 <HAL_ADC_Init+0x2f8>)
 8002de4:	fba2 2303 	umull	r2, r3, r2, r3
 8002de8:	099b      	lsrs	r3, r3, #6
 8002dea:	3301      	adds	r3, #1
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002df0:	e002      	b.n	8002df8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	3b01      	subs	r3, #1
 8002df6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f9      	bne.n	8002df2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff ff3c 	bl	8002c80 <LL_ADC_IsInternalRegulatorEnabled>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d10d      	bne.n	8002e2a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e12:	f043 0210 	orr.w	r2, r3, #16
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1e:	f043 0201 	orr.w	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff ff75 	bl	8002d1e <LL_ADC_REG_IsConversionOngoing>
 8002e34:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	f003 0310 	and.w	r3, r3, #16
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f040 8100 	bne.w	8003044 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f040 80fc 	bne.w	8003044 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e50:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e54:	f043 0202 	orr.w	r2, r3, #2
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff ff35 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d111      	bne.n	8002e90 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e6c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002e70:	f7ff ff2e 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e74:	4604      	mov	r4, r0
 8002e76:	487c      	ldr	r0, [pc, #496]	@ (8003068 <HAL_ADC_Init+0x2fc>)
 8002e78:	f7ff ff2a 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	4323      	orrs	r3, r4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d105      	bne.n	8002e90 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4878      	ldr	r0, [pc, #480]	@ (800306c <HAL_ADC_Init+0x300>)
 8002e8c:	f7ff fd50 	bl	8002930 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	7f5b      	ldrb	r3, [r3, #29]
 8002e94:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e9a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ea0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002ea6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002eae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d106      	bne.n	8002ecc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	045b      	lsls	r3, r3, #17
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d009      	beq.n	8002ee8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	4b60      	ldr	r3, [pc, #384]	@ (8003070 <HAL_ADC_Init+0x304>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	69b9      	ldr	r1, [r7, #24]
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff ff14 	bl	8002d44 <LL_ADC_INJ_IsConversionOngoing>
 8002f1c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d16d      	bne.n	8003000 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d16a      	bne.n	8003000 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f2e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f36:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f46:	f023 0302 	bic.w	r3, r3, #2
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6812      	ldr	r2, [r2, #0]
 8002f4e:	69b9      	ldr	r1, [r7, #24]
 8002f50:	430b      	orrs	r3, r1
 8002f52:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d017      	beq.n	8002f8c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002f6a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002f74:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002f78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6911      	ldr	r1, [r2, #16]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	430b      	orrs	r3, r1
 8002f86:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002f8a:	e013      	b.n	8002fb4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	691a      	ldr	r2, [r3, #16]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002f9a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002fac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fb0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d118      	bne.n	8002ff0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002fc8:	f023 0304 	bic.w	r3, r3, #4
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002fd4:	4311      	orrs	r1, r2
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f042 0201 	orr.w	r2, r2, #1
 8002fec:	611a      	str	r2, [r3, #16]
 8002fee:	e007      	b.n	8003000 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691a      	ldr	r2, [r3, #16]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0201 	bic.w	r2, r2, #1
 8002ffe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d10c      	bne.n	8003022 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	f023 010f 	bic.w	r1, r3, #15
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	1e5a      	subs	r2, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003020:	e007      	b.n	8003032 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 020f 	bic.w	r2, r2, #15
 8003030:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003036:	f023 0303 	bic.w	r3, r3, #3
 800303a:	f043 0201 	orr.w	r2, r3, #1
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003042:	e007      	b.n	8003054 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003048:	f043 0210 	orr.w	r2, r3, #16
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003054:	7ffb      	ldrb	r3, [r7, #31]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3724      	adds	r7, #36	@ 0x24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd90      	pop	{r4, r7, pc}
 800305e:	bf00      	nop
 8003060:	20000410 	.word	0x20000410
 8003064:	053e2d63 	.word	0x053e2d63
 8003068:	50000100 	.word	0x50000100
 800306c:	50000300 	.word	0x50000300
 8003070:	fff04007 	.word	0xfff04007

08003074 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003080:	4851      	ldr	r0, [pc, #324]	@ (80031c8 <HAL_ADC_Start_DMA+0x154>)
 8003082:	f7ff fdb5 	bl	8002bf0 <LL_ADC_GetMultimode>
 8003086:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fe46 	bl	8002d1e <LL_ADC_REG_IsConversionOngoing>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	f040 808f 	bne.w	80031b8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d101      	bne.n	80030a8 <HAL_ADC_Start_DMA+0x34>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e08a      	b.n	80031be <HAL_ADC_Start_DMA+0x14a>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d005      	beq.n	80030c2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	2b05      	cmp	r3, #5
 80030ba:	d002      	beq.n	80030c2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	2b09      	cmp	r3, #9
 80030c0:	d173      	bne.n	80031aa <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 fc8e 	bl	80039e4 <ADC_Enable>
 80030c8:	4603      	mov	r3, r0
 80030ca:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80030cc:	7dfb      	ldrb	r3, [r7, #23]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d166      	bne.n	80031a0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030da:	f023 0301 	bic.w	r3, r3, #1
 80030de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a38      	ldr	r2, [pc, #224]	@ (80031cc <HAL_ADC_Start_DMA+0x158>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d002      	beq.n	80030f6 <HAL_ADC_Start_DMA+0x82>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	e001      	b.n	80030fa <HAL_ADC_Start_DMA+0x86>
 80030f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	4293      	cmp	r3, r2
 8003100:	d002      	beq.n	8003108 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d105      	bne.n	8003114 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003118:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d006      	beq.n	800312e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003124:	f023 0206 	bic.w	r2, r3, #6
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	661a      	str	r2, [r3, #96]	@ 0x60
 800312c:	e002      	b.n	8003134 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003138:	4a25      	ldr	r2, [pc, #148]	@ (80031d0 <HAL_ADC_Start_DMA+0x15c>)
 800313a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003140:	4a24      	ldr	r2, [pc, #144]	@ (80031d4 <HAL_ADC_Start_DMA+0x160>)
 8003142:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003148:	4a23      	ldr	r2, [pc, #140]	@ (80031d8 <HAL_ADC_Start_DMA+0x164>)
 800314a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	221c      	movs	r2, #28
 8003152:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0210 	orr.w	r2, r2, #16
 800316a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	3340      	adds	r3, #64	@ 0x40
 8003186:	4619      	mov	r1, r3
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f001 fb30 	bl	80047f0 <HAL_DMA_Start_IT>
 8003190:	4603      	mov	r3, r0
 8003192:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fdac 	bl	8002cf6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800319e:	e00d      	b.n	80031bc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80031a8:	e008      	b.n	80031bc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80031b6:	e001      	b.n	80031bc <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
 80031ba:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80031bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	50000300 	.word	0x50000300
 80031cc:	50000100 	.word	0x50000100
 80031d0:	08003af1 	.word	0x08003af1
 80031d4:	08003bc9 	.word	0x08003bc9
 80031d8:	08003be5 	.word	0x08003be5

080031dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b0b6      	sub	sp, #216	@ 0xd8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003214:	2300      	movs	r3, #0
 8003216:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_ADC_ConfigChannel+0x22>
 8003222:	2302      	movs	r3, #2
 8003224:	e3c8      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x7b4>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f7ff fd73 	bl	8002d1e <LL_ADC_REG_IsConversionOngoing>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	f040 83ad 	bne.w	800399a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	6859      	ldr	r1, [r3, #4]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	461a      	mov	r2, r3
 800324e:	f7ff fc54 	bl	8002afa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fd61 	bl	8002d1e <LL_ADC_REG_IsConversionOngoing>
 800325c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff fd6d 	bl	8002d44 <LL_ADC_INJ_IsConversionOngoing>
 800326a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800326e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003272:	2b00      	cmp	r3, #0
 8003274:	f040 81d9 	bne.w	800362a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003278:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800327c:	2b00      	cmp	r3, #0
 800327e:	f040 81d4 	bne.w	800362a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800328a:	d10f      	bne.n	80032ac <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2200      	movs	r2, #0
 8003296:	4619      	mov	r1, r3
 8003298:	f7ff fc5b 	bl	8002b52 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff fc02 	bl	8002aae <LL_ADC_SetSamplingTimeCommonConfig>
 80032aa:	e00e      	b.n	80032ca <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6818      	ldr	r0, [r3, #0]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	6819      	ldr	r1, [r3, #0]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	461a      	mov	r2, r3
 80032ba:	f7ff fc4a 	bl	8002b52 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2100      	movs	r1, #0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff fbf2 	bl	8002aae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	695a      	ldr	r2, [r3, #20]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	08db      	lsrs	r3, r3, #3
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	2b04      	cmp	r3, #4
 80032ea:	d022      	beq.n	8003332 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6818      	ldr	r0, [r3, #0]
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	6919      	ldr	r1, [r3, #16]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032fc:	f7ff fb4c 	bl	8002998 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6818      	ldr	r0, [r3, #0]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	6919      	ldr	r1, [r3, #16]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	461a      	mov	r2, r3
 800330e:	f7ff fb98 	bl	8002a42 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800331e:	2b01      	cmp	r3, #1
 8003320:	d102      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x124>
 8003322:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003326:	e000      	b.n	800332a <HAL_ADC_ConfigChannel+0x126>
 8003328:	2300      	movs	r3, #0
 800332a:	461a      	mov	r2, r3
 800332c:	f7ff fba4 	bl	8002a78 <LL_ADC_SetOffsetSaturation>
 8003330:	e17b      	b.n	800362a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2100      	movs	r1, #0
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fb51 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 800333e:	4603      	mov	r3, r0
 8003340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10a      	bne.n	800335e <HAL_ADC_ConfigChannel+0x15a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff fb46 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 8003354:	4603      	mov	r3, r0
 8003356:	0e9b      	lsrs	r3, r3, #26
 8003358:	f003 021f 	and.w	r2, r3, #31
 800335c:	e01e      	b.n	800339c <HAL_ADC_ConfigChannel+0x198>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff fb3b 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 800336a:	4603      	mov	r3, r0
 800336c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003370:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003374:	fa93 f3a3 	rbit	r3, r3
 8003378:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800337c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003380:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003384:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800338c:	2320      	movs	r3, #32
 800338e:	e004      	b.n	800339a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003390:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003394:	fab3 f383 	clz	r3, r3
 8003398:	b2db      	uxtb	r3, r3
 800339a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d105      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x1b0>
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	0e9b      	lsrs	r3, r3, #26
 80033ae:	f003 031f 	and.w	r3, r3, #31
 80033b2:	e018      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x1e2>
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033c0:	fa93 f3a3 	rbit	r3, r3
 80033c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80033c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80033d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80033d8:	2320      	movs	r3, #32
 80033da:	e004      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80033dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033e0:	fab3 f383 	clz	r3, r3
 80033e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d106      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2200      	movs	r2, #0
 80033f0:	2100      	movs	r1, #0
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fb0a 	bl	8002a0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2101      	movs	r1, #1
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff faee 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 8003404:	4603      	mov	r3, r0
 8003406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10a      	bne.n	8003424 <HAL_ADC_ConfigChannel+0x220>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2101      	movs	r1, #1
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff fae3 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 800341a:	4603      	mov	r3, r0
 800341c:	0e9b      	lsrs	r3, r3, #26
 800341e:	f003 021f 	and.w	r2, r3, #31
 8003422:	e01e      	b.n	8003462 <HAL_ADC_ConfigChannel+0x25e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2101      	movs	r1, #1
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fad8 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 8003430:	4603      	mov	r3, r0
 8003432:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800343a:	fa93 f3a3 	rbit	r3, r3
 800343e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003442:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003446:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800344a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003452:	2320      	movs	r3, #32
 8003454:	e004      	b.n	8003460 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003456:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800345a:	fab3 f383 	clz	r3, r3
 800345e:	b2db      	uxtb	r3, r3
 8003460:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800346a:	2b00      	cmp	r3, #0
 800346c:	d105      	bne.n	800347a <HAL_ADC_ConfigChannel+0x276>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	0e9b      	lsrs	r3, r3, #26
 8003474:	f003 031f 	and.w	r3, r3, #31
 8003478:	e018      	b.n	80034ac <HAL_ADC_ConfigChannel+0x2a8>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003482:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003486:	fa93 f3a3 	rbit	r3, r3
 800348a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800348e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003492:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003496:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800349e:	2320      	movs	r3, #32
 80034a0:	e004      	b.n	80034ac <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80034a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034a6:	fab3 f383 	clz	r3, r3
 80034aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d106      	bne.n	80034be <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2200      	movs	r2, #0
 80034b6:	2101      	movs	r1, #1
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff faa7 	bl	8002a0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2102      	movs	r1, #2
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff fa8b 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 80034ca:	4603      	mov	r3, r0
 80034cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10a      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x2e6>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2102      	movs	r1, #2
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff fa80 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 80034e0:	4603      	mov	r3, r0
 80034e2:	0e9b      	lsrs	r3, r3, #26
 80034e4:	f003 021f 	and.w	r2, r3, #31
 80034e8:	e01e      	b.n	8003528 <HAL_ADC_ConfigChannel+0x324>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2102      	movs	r1, #2
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff fa75 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 80034f6:	4603      	mov	r3, r0
 80034f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003508:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800350c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003510:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003518:	2320      	movs	r3, #32
 800351a:	e004      	b.n	8003526 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800351c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003520:	fab3 f383 	clz	r3, r3
 8003524:	b2db      	uxtb	r3, r3
 8003526:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003530:	2b00      	cmp	r3, #0
 8003532:	d105      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x33c>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	0e9b      	lsrs	r3, r3, #26
 800353a:	f003 031f 	and.w	r3, r3, #31
 800353e:	e016      	b.n	800356e <HAL_ADC_ConfigChannel+0x36a>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003548:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800354c:	fa93 f3a3 	rbit	r3, r3
 8003550:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003552:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003554:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003558:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003560:	2320      	movs	r3, #32
 8003562:	e004      	b.n	800356e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003564:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003568:	fab3 f383 	clz	r3, r3
 800356c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800356e:	429a      	cmp	r2, r3
 8003570:	d106      	bne.n	8003580 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2200      	movs	r2, #0
 8003578:	2102      	movs	r1, #2
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fa46 	bl	8002a0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2103      	movs	r1, #3
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff fa2a 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 800358c:	4603      	mov	r3, r0
 800358e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10a      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x3a8>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2103      	movs	r1, #3
 800359c:	4618      	mov	r0, r3
 800359e:	f7ff fa1f 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 80035a2:	4603      	mov	r3, r0
 80035a4:	0e9b      	lsrs	r3, r3, #26
 80035a6:	f003 021f 	and.w	r2, r3, #31
 80035aa:	e017      	b.n	80035dc <HAL_ADC_ConfigChannel+0x3d8>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2103      	movs	r1, #3
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7ff fa14 	bl	80029e0 <LL_ADC_GetOffsetChannel>
 80035b8:	4603      	mov	r3, r0
 80035ba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035be:	fa93 f3a3 	rbit	r3, r3
 80035c2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80035c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035c6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80035c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80035ce:	2320      	movs	r3, #32
 80035d0:	e003      	b.n	80035da <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80035d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035d4:	fab3 f383 	clz	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d105      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x3f0>
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	0e9b      	lsrs	r3, r3, #26
 80035ee:	f003 031f 	and.w	r3, r3, #31
 80035f2:	e011      	b.n	8003618 <HAL_ADC_ConfigChannel+0x414>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035fc:	fa93 f3a3 	rbit	r3, r3
 8003600:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003602:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003604:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003606:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800360c:	2320      	movs	r3, #32
 800360e:	e003      	b.n	8003618 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003612:	fab3 f383 	clz	r3, r3
 8003616:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003618:	429a      	cmp	r2, r3
 800361a:	d106      	bne.n	800362a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2200      	movs	r2, #0
 8003622:	2103      	movs	r1, #3
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff f9f1 	bl	8002a0c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff fb4e 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	f040 8140 	bne.w	80038bc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6818      	ldr	r0, [r3, #0]
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	6819      	ldr	r1, [r3, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	461a      	mov	r2, r3
 800364a:	f7ff faad 	bl	8002ba8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	4a8f      	ldr	r2, [pc, #572]	@ (8003890 <HAL_ADC_ConfigChannel+0x68c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	f040 8131 	bne.w	80038bc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10b      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x47e>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	0e9b      	lsrs	r3, r3, #26
 8003670:	3301      	adds	r3, #1
 8003672:	f003 031f 	and.w	r3, r3, #31
 8003676:	2b09      	cmp	r3, #9
 8003678:	bf94      	ite	ls
 800367a:	2301      	movls	r3, #1
 800367c:	2300      	movhi	r3, #0
 800367e:	b2db      	uxtb	r3, r3
 8003680:	e019      	b.n	80036b6 <HAL_ADC_ConfigChannel+0x4b2>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003688:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800368a:	fa93 f3a3 	rbit	r3, r3
 800368e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003690:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003692:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003694:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800369a:	2320      	movs	r3, #32
 800369c:	e003      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800369e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036a0:	fab3 f383 	clz	r3, r3
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	3301      	adds	r3, #1
 80036a8:	f003 031f 	and.w	r3, r3, #31
 80036ac:	2b09      	cmp	r3, #9
 80036ae:	bf94      	ite	ls
 80036b0:	2301      	movls	r3, #1
 80036b2:	2300      	movhi	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d079      	beq.n	80037ae <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d107      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x4d2>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	0e9b      	lsrs	r3, r3, #26
 80036cc:	3301      	adds	r3, #1
 80036ce:	069b      	lsls	r3, r3, #26
 80036d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036d4:	e015      	b.n	8003702 <HAL_ADC_ConfigChannel+0x4fe>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036de:	fa93 f3a3 	rbit	r3, r3
 80036e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80036e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036e6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80036e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80036ee:	2320      	movs	r3, #32
 80036f0:	e003      	b.n	80036fa <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80036f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036f4:	fab3 f383 	clz	r3, r3
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	3301      	adds	r3, #1
 80036fc:	069b      	lsls	r3, r3, #26
 80036fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370a:	2b00      	cmp	r3, #0
 800370c:	d109      	bne.n	8003722 <HAL_ADC_ConfigChannel+0x51e>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	0e9b      	lsrs	r3, r3, #26
 8003714:	3301      	adds	r3, #1
 8003716:	f003 031f 	and.w	r3, r3, #31
 800371a:	2101      	movs	r1, #1
 800371c:	fa01 f303 	lsl.w	r3, r1, r3
 8003720:	e017      	b.n	8003752 <HAL_ADC_ConfigChannel+0x54e>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800372a:	fa93 f3a3 	rbit	r3, r3
 800372e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003732:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003734:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800373a:	2320      	movs	r3, #32
 800373c:	e003      	b.n	8003746 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800373e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003740:	fab3 f383 	clz	r3, r3
 8003744:	b2db      	uxtb	r3, r3
 8003746:	3301      	adds	r3, #1
 8003748:	f003 031f 	and.w	r3, r3, #31
 800374c:	2101      	movs	r1, #1
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	ea42 0103 	orr.w	r1, r2, r3
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10a      	bne.n	8003778 <HAL_ADC_ConfigChannel+0x574>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	0e9b      	lsrs	r3, r3, #26
 8003768:	3301      	adds	r3, #1
 800376a:	f003 021f 	and.w	r2, r3, #31
 800376e:	4613      	mov	r3, r2
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	4413      	add	r3, r2
 8003774:	051b      	lsls	r3, r3, #20
 8003776:	e018      	b.n	80037aa <HAL_ADC_ConfigChannel+0x5a6>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003780:	fa93 f3a3 	rbit	r3, r3
 8003784:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003788:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800378a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003790:	2320      	movs	r3, #32
 8003792:	e003      	b.n	800379c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003796:	fab3 f383 	clz	r3, r3
 800379a:	b2db      	uxtb	r3, r3
 800379c:	3301      	adds	r3, #1
 800379e:	f003 021f 	and.w	r2, r3, #31
 80037a2:	4613      	mov	r3, r2
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	4413      	add	r3, r2
 80037a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037aa:	430b      	orrs	r3, r1
 80037ac:	e081      	b.n	80038b2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d107      	bne.n	80037ca <HAL_ADC_ConfigChannel+0x5c6>
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	0e9b      	lsrs	r3, r3, #26
 80037c0:	3301      	adds	r3, #1
 80037c2:	069b      	lsls	r3, r3, #26
 80037c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037c8:	e015      	b.n	80037f6 <HAL_ADC_ConfigChannel+0x5f2>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d2:	fa93 f3a3 	rbit	r3, r3
 80037d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80037d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037da:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80037dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80037e2:	2320      	movs	r3, #32
 80037e4:	e003      	b.n	80037ee <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80037e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e8:	fab3 f383 	clz	r3, r3
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	3301      	adds	r3, #1
 80037f0:	069b      	lsls	r3, r3, #26
 80037f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d109      	bne.n	8003816 <HAL_ADC_ConfigChannel+0x612>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	0e9b      	lsrs	r3, r3, #26
 8003808:	3301      	adds	r3, #1
 800380a:	f003 031f 	and.w	r3, r3, #31
 800380e:	2101      	movs	r1, #1
 8003810:	fa01 f303 	lsl.w	r3, r1, r3
 8003814:	e017      	b.n	8003846 <HAL_ADC_ConfigChannel+0x642>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	61fb      	str	r3, [r7, #28]
  return result;
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800382e:	2320      	movs	r3, #32
 8003830:	e003      	b.n	800383a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003834:	fab3 f383 	clz	r3, r3
 8003838:	b2db      	uxtb	r3, r3
 800383a:	3301      	adds	r3, #1
 800383c:	f003 031f 	and.w	r3, r3, #31
 8003840:	2101      	movs	r1, #1
 8003842:	fa01 f303 	lsl.w	r3, r1, r3
 8003846:	ea42 0103 	orr.w	r1, r2, r3
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10d      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x66e>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	0e9b      	lsrs	r3, r3, #26
 800385c:	3301      	adds	r3, #1
 800385e:	f003 021f 	and.w	r2, r3, #31
 8003862:	4613      	mov	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	4413      	add	r3, r2
 8003868:	3b1e      	subs	r3, #30
 800386a:	051b      	lsls	r3, r3, #20
 800386c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003870:	e01e      	b.n	80038b0 <HAL_ADC_ConfigChannel+0x6ac>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	fa93 f3a3 	rbit	r3, r3
 800387e:	613b      	str	r3, [r7, #16]
  return result;
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d104      	bne.n	8003894 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800388a:	2320      	movs	r3, #32
 800388c:	e006      	b.n	800389c <HAL_ADC_ConfigChannel+0x698>
 800388e:	bf00      	nop
 8003890:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	fab3 f383 	clz	r3, r3
 800389a:	b2db      	uxtb	r3, r3
 800389c:	3301      	adds	r3, #1
 800389e:	f003 021f 	and.w	r2, r3, #31
 80038a2:	4613      	mov	r3, r2
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	4413      	add	r3, r2
 80038a8:	3b1e      	subs	r3, #30
 80038aa:	051b      	lsls	r3, r3, #20
 80038ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038b6:	4619      	mov	r1, r3
 80038b8:	f7ff f94b 	bl	8002b52 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4b3f      	ldr	r3, [pc, #252]	@ (80039c0 <HAL_ADC_ConfigChannel+0x7bc>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d071      	beq.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038c8:	483e      	ldr	r0, [pc, #248]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7c0>)
 80038ca:	f7ff f857 	bl	800297c <LL_ADC_GetCommonPathInternalCh>
 80038ce:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a3c      	ldr	r2, [pc, #240]	@ (80039c8 <HAL_ADC_ConfigChannel+0x7c4>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d004      	beq.n	80038e6 <HAL_ADC_ConfigChannel+0x6e2>
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a3a      	ldr	r2, [pc, #232]	@ (80039cc <HAL_ADC_ConfigChannel+0x7c8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d127      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d121      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038fa:	d157      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003900:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003904:	4619      	mov	r1, r3
 8003906:	482f      	ldr	r0, [pc, #188]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003908:	f7ff f825 	bl	8002956 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800390c:	4b30      	ldr	r3, [pc, #192]	@ (80039d0 <HAL_ADC_ConfigChannel+0x7cc>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	099b      	lsrs	r3, r3, #6
 8003912:	4a30      	ldr	r2, [pc, #192]	@ (80039d4 <HAL_ADC_ConfigChannel+0x7d0>)
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	099b      	lsrs	r3, r3, #6
 800391a:	1c5a      	adds	r2, r3, #1
 800391c:	4613      	mov	r3, r2
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003926:	e002      	b.n	800392e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	3b01      	subs	r3, #1
 800392c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1f9      	bne.n	8003928 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003934:	e03a      	b.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a27      	ldr	r2, [pc, #156]	@ (80039d8 <HAL_ADC_ConfigChannel+0x7d4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d113      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003940:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003944:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10d      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a22      	ldr	r2, [pc, #136]	@ (80039dc <HAL_ADC_ConfigChannel+0x7d8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d02a      	beq.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003956:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800395a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800395e:	4619      	mov	r1, r3
 8003960:	4818      	ldr	r0, [pc, #96]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003962:	f7fe fff8 	bl	8002956 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003966:	e021      	b.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a1c      	ldr	r2, [pc, #112]	@ (80039e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d11c      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003972:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d116      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a16      	ldr	r2, [pc, #88]	@ (80039dc <HAL_ADC_ConfigChannel+0x7d8>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d011      	beq.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003988:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800398c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003990:	4619      	mov	r1, r3
 8003992:	480c      	ldr	r0, [pc, #48]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003994:	f7fe ffdf 	bl	8002956 <LL_ADC_SetCommonPathInternalCh>
 8003998:	e008      	b.n	80039ac <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	f043 0220 	orr.w	r2, r3, #32
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039b4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	37d8      	adds	r7, #216	@ 0xd8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	80080000 	.word	0x80080000
 80039c4:	50000300 	.word	0x50000300
 80039c8:	c3210000 	.word	0xc3210000
 80039cc:	90c00010 	.word	0x90c00010
 80039d0:	20000410 	.word	0x20000410
 80039d4:	053e2d63 	.word	0x053e2d63
 80039d8:	c7520000 	.word	0xc7520000
 80039dc:	50000100 	.word	0x50000100
 80039e0:	cb840000 	.word	0xcb840000

080039e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80039ec:	2300      	movs	r3, #0
 80039ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff f96b 	bl	8002cd0 <LL_ADC_IsEnabled>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d169      	bne.n	8003ad4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	4b36      	ldr	r3, [pc, #216]	@ (8003ae0 <ADC_Enable+0xfc>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00d      	beq.n	8003a2a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a12:	f043 0210 	orr.w	r2, r3, #16
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1e:	f043 0201 	orr.w	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e055      	b.n	8003ad6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff f93a 	bl	8002ca8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a34:	482b      	ldr	r0, [pc, #172]	@ (8003ae4 <ADC_Enable+0x100>)
 8003a36:	f7fe ffa1 	bl	800297c <LL_ADC_GetCommonPathInternalCh>
 8003a3a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d013      	beq.n	8003a6c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a44:	4b28      	ldr	r3, [pc, #160]	@ (8003ae8 <ADC_Enable+0x104>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	099b      	lsrs	r3, r3, #6
 8003a4a:	4a28      	ldr	r2, [pc, #160]	@ (8003aec <ADC_Enable+0x108>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	099b      	lsrs	r3, r3, #6
 8003a52:	1c5a      	adds	r2, r3, #1
 8003a54:	4613      	mov	r3, r2
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	4413      	add	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a5e:	e002      	b.n	8003a66 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1f9      	bne.n	8003a60 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a6c:	f7fe ff54 	bl	8002918 <HAL_GetTick>
 8003a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a72:	e028      	b.n	8003ac6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff f929 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d104      	bne.n	8003a8e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff f90d 	bl	8002ca8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a8e:	f7fe ff43 	bl	8002918 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d914      	bls.n	8003ac6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d00d      	beq.n	8003ac6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aae:	f043 0210 	orr.w	r2, r3, #16
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aba:	f043 0201 	orr.w	r2, r3, #1
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e007      	b.n	8003ad6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0301 	and.w	r3, r3, #1
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d1cf      	bne.n	8003a74 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	8000003f 	.word	0x8000003f
 8003ae4:	50000300 	.word	0x50000300
 8003ae8:	20000410 	.word	0x20000410
 8003aec:	053e2d63 	.word	0x053e2d63

08003af0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b02:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d14b      	bne.n	8003ba2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d021      	beq.n	8003b68 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fe ffd3 	bl	8002ad4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d032      	beq.n	8003b9a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d12b      	bne.n	8003b9a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b46:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d11f      	bne.n	8003b9a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5e:	f043 0201 	orr.w	r2, r3, #1
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b66:	e018      	b.n	8003b9a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d111      	bne.n	8003b9a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d105      	bne.n	8003b9a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b92:	f043 0201 	orr.w	r2, r3, #1
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f7fd fd84 	bl	80016a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ba0:	e00e      	b.n	8003bc0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba6:	f003 0310 	and.w	r3, r3, #16
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f7ff fb1e 	bl	80031f0 <HAL_ADC_ErrorCallback>
}
 8003bb4:	e004      	b.n	8003bc0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	4798      	blx	r3
}
 8003bc0:	bf00      	nop
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f7ff fb00 	bl	80031dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c02:	f043 0204 	orr.w	r2, r3, #4
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f7ff faf0 	bl	80031f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c10:	bf00      	nop
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <LL_ADC_IsEnabled>:
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <LL_ADC_IsEnabled+0x18>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e000      	b.n	8003c32 <LL_ADC_IsEnabled+0x1a>
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr

08003c3e <LL_ADC_REG_IsConversionOngoing>:
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d101      	bne.n	8003c56 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003c64:	b590      	push	{r4, r7, lr}
 8003c66:	b0a1      	sub	sp, #132	@ 0x84
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e08b      	b.n	8003d9a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003c8e:	2300      	movs	r3, #0
 8003c90:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c9a:	d102      	bne.n	8003ca2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003c9c:	4b41      	ldr	r3, [pc, #260]	@ (8003da4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	e001      	b.n	8003ca6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10b      	bne.n	8003cc4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb0:	f043 0220 	orr.w	r2, r3, #32
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e06a      	b.n	8003d9a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff ffb9 	bl	8003c3e <LL_ADC_REG_IsConversionOngoing>
 8003ccc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7ff ffb3 	bl	8003c3e <LL_ADC_REG_IsConversionOngoing>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d14c      	bne.n	8003d78 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003cde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d149      	bne.n	8003d78 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003ce4:	4b30      	ldr	r3, [pc, #192]	@ (8003da8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003ce6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d028      	beq.n	8003d42 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003cf0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d02:	035b      	lsls	r3, r3, #13
 8003d04:	430b      	orrs	r3, r1
 8003d06:	431a      	orrs	r2, r3
 8003d08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d0a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d0c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003d10:	f7ff ff82 	bl	8003c18 <LL_ADC_IsEnabled>
 8003d14:	4604      	mov	r4, r0
 8003d16:	4823      	ldr	r0, [pc, #140]	@ (8003da4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003d18:	f7ff ff7e 	bl	8003c18 <LL_ADC_IsEnabled>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	4323      	orrs	r3, r4
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d133      	bne.n	8003d8c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003d24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003d2c:	f023 030f 	bic.w	r3, r3, #15
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	6811      	ldr	r1, [r2, #0]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	6892      	ldr	r2, [r2, #8]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d3e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d40:	e024      	b.n	8003d8c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003d42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d4c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d4e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003d52:	f7ff ff61 	bl	8003c18 <LL_ADC_IsEnabled>
 8003d56:	4604      	mov	r4, r0
 8003d58:	4812      	ldr	r0, [pc, #72]	@ (8003da4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003d5a:	f7ff ff5d 	bl	8003c18 <LL_ADC_IsEnabled>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	4323      	orrs	r3, r4
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d112      	bne.n	8003d8c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003d66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003d6e:	f023 030f 	bic.w	r3, r3, #15
 8003d72:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003d74:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d76:	e009      	b.n	8003d8c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7c:	f043 0220 	orr.w	r2, r3, #32
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003d8a:	e000      	b.n	8003d8e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d8c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d96:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3784      	adds	r7, #132	@ 0x84
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd90      	pop	{r4, r7, pc}
 8003da2:	bf00      	nop
 8003da4:	50000100 	.word	0x50000100
 8003da8:	50000300 	.word	0x50000300

08003dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003df0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003dc8:	4013      	ands	r3, r2
 8003dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dde:	4a04      	ldr	r2, [pc, #16]	@ (8003df0 <__NVIC_SetPriorityGrouping+0x44>)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	60d3      	str	r3, [r2, #12]
}
 8003de4:	bf00      	nop
 8003de6:	3714      	adds	r7, #20
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003df8:	4b04      	ldr	r3, [pc, #16]	@ (8003e0c <__NVIC_GetPriorityGrouping+0x18>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	0a1b      	lsrs	r3, r3, #8
 8003dfe:	f003 0307 	and.w	r3, r3, #7
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	db0b      	blt.n	8003e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	f003 021f 	and.w	r2, r3, #31
 8003e28:	4907      	ldr	r1, [pc, #28]	@ (8003e48 <__NVIC_EnableIRQ+0x38>)
 8003e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2e:	095b      	lsrs	r3, r3, #5
 8003e30:	2001      	movs	r0, #1
 8003e32:	fa00 f202 	lsl.w	r2, r0, r2
 8003e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	e000e100 	.word	0xe000e100

08003e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	6039      	str	r1, [r7, #0]
 8003e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	db0a      	blt.n	8003e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	490c      	ldr	r1, [pc, #48]	@ (8003e98 <__NVIC_SetPriority+0x4c>)
 8003e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6a:	0112      	lsls	r2, r2, #4
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	440b      	add	r3, r1
 8003e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e74:	e00a      	b.n	8003e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	4908      	ldr	r1, [pc, #32]	@ (8003e9c <__NVIC_SetPriority+0x50>)
 8003e7c:	79fb      	ldrb	r3, [r7, #7]
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	3b04      	subs	r3, #4
 8003e84:	0112      	lsls	r2, r2, #4
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	440b      	add	r3, r1
 8003e8a:	761a      	strb	r2, [r3, #24]
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	e000e100 	.word	0xe000e100
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b089      	sub	sp, #36	@ 0x24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f1c3 0307 	rsb	r3, r3, #7
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	bf28      	it	cs
 8003ebe:	2304      	movcs	r3, #4
 8003ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	2b06      	cmp	r3, #6
 8003ec8:	d902      	bls.n	8003ed0 <NVIC_EncodePriority+0x30>
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	3b03      	subs	r3, #3
 8003ece:	e000      	b.n	8003ed2 <NVIC_EncodePriority+0x32>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43da      	mvns	r2, r3
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	401a      	ands	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef2:	43d9      	mvns	r1, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef8:	4313      	orrs	r3, r2
         );
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3724      	adds	r7, #36	@ 0x24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr

08003f06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff ff4c 	bl	8003dac <__NVIC_SetPriorityGrouping>
}
 8003f14:	bf00      	nop
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f2a:	f7ff ff63 	bl	8003df4 <__NVIC_GetPriorityGrouping>
 8003f2e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	68b9      	ldr	r1, [r7, #8]
 8003f34:	6978      	ldr	r0, [r7, #20]
 8003f36:	f7ff ffb3 	bl	8003ea0 <NVIC_EncodePriority>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f40:	4611      	mov	r1, r2
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff ff82 	bl	8003e4c <__NVIC_SetPriority>
}
 8003f48:	bf00      	nop
 8003f4a:	3718      	adds	r7, #24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff ff56 	bl	8003e10 <__NVIC_EnableIRQ>
}
 8003f64:	bf00      	nop
 8003f66:	3708      	adds	r7, #8
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e014      	b.n	8003fa8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	791b      	ldrb	r3, [r3, #4]
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d105      	bne.n	8003f94 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7fe f98c 	bl	80022ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e0b2      	b.n	800412e <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	795b      	ldrb	r3, [r3, #5]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_DAC_Start_DMA+0x24>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e0ac      	b.n	800412e <HAL_DAC_Start_DMA+0x17e>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2202      	movs	r2, #2
 8003fde:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d129      	bne.n	800403a <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	4a53      	ldr	r2, [pc, #332]	@ (8004138 <HAL_DAC_Start_DMA+0x188>)
 8003fec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	4a52      	ldr	r2, [pc, #328]	@ (800413c <HAL_DAC_Start_DMA+0x18c>)
 8003ff4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	4a51      	ldr	r2, [pc, #324]	@ (8004140 <HAL_DAC_Start_DMA+0x190>)
 8003ffc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800400c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800400e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_DAC_Start_DMA+0x6c>
 8004014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004016:	2b04      	cmp	r3, #4
 8004018:	d005      	beq.n	8004026 <HAL_DAC_Start_DMA+0x76>
 800401a:	e009      	b.n	8004030 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3308      	adds	r3, #8
 8004022:	61bb      	str	r3, [r7, #24]
        break;
 8004024:	e033      	b.n	800408e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	330c      	adds	r3, #12
 800402c:	61bb      	str	r3, [r7, #24]
        break;
 800402e:	e02e      	b.n	800408e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	3310      	adds	r3, #16
 8004036:	61bb      	str	r3, [r7, #24]
        break;
 8004038:	e029      	b.n	800408e <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	4a41      	ldr	r2, [pc, #260]	@ (8004144 <HAL_DAC_Start_DMA+0x194>)
 8004040:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	4a40      	ldr	r2, [pc, #256]	@ (8004148 <HAL_DAC_Start_DMA+0x198>)
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	4a3f      	ldr	r2, [pc, #252]	@ (800414c <HAL_DAC_Start_DMA+0x19c>)
 8004050:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004060:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <HAL_DAC_Start_DMA+0xc0>
 8004068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406a:	2b04      	cmp	r3, #4
 800406c:	d005      	beq.n	800407a <HAL_DAC_Start_DMA+0xca>
 800406e:	e009      	b.n	8004084 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3314      	adds	r3, #20
 8004076:	61bb      	str	r3, [r7, #24]
        break;
 8004078:	e009      	b.n	800408e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	3318      	adds	r3, #24
 8004080:	61bb      	str	r3, [r7, #24]
        break;
 8004082:	e004      	b.n	800408e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	331c      	adds	r3, #28
 800408a:	61bb      	str	r3, [r7, #24]
        break;
 800408c:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d111      	bne.n	80040b8 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6898      	ldr	r0, [r3, #8]
 80040a8:	6879      	ldr	r1, [r7, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	f000 fb9f 	bl	80047f0 <HAL_DMA_Start_IT>
 80040b2:	4603      	mov	r3, r0
 80040b4:	77fb      	strb	r3, [r7, #31]
 80040b6:	e010      	b.n	80040da <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80040c6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	68d8      	ldr	r0, [r3, #12]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	f000 fb8d 	bl	80047f0 <HAL_DMA_Start_IT>
 80040d6:	4603      	mov	r3, r0
 80040d8:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80040e0:	7ffb      	ldrb	r3, [r7, #31]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d11c      	bne.n	8004120 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6819      	ldr	r1, [r3, #0]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0310 	and.w	r3, r3, #16
 80040f2:	2201      	movs	r2, #1
 80040f4:	409a      	lsls	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040fe:	4b14      	ldr	r3, [pc, #80]	@ (8004150 <HAL_DAC_Start_DMA+0x1a0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	099b      	lsrs	r3, r3, #6
 8004104:	4a13      	ldr	r2, [pc, #76]	@ (8004154 <HAL_DAC_Start_DMA+0x1a4>)
 8004106:	fba2 2303 	umull	r2, r3, r2, r3
 800410a:	099b      	lsrs	r3, r3, #6
 800410c:	3301      	adds	r3, #1
 800410e:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8004110:	e002      	b.n	8004118 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	3b01      	subs	r3, #1
 8004116:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f9      	bne.n	8004112 <HAL_DAC_Start_DMA+0x162>
 800411e:	e005      	b.n	800412c <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	f043 0204 	orr.w	r2, r3, #4
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800412c:	7ffb      	ldrb	r3, [r7, #31]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3720      	adds	r7, #32
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	0800458d 	.word	0x0800458d
 800413c:	080045af 	.word	0x080045af
 8004140:	080045cb 	.word	0x080045cb
 8004144:	08004635 	.word	0x08004635
 8004148:	08004657 	.word	0x08004657
 800414c:	08004673 	.word	0x08004673
 8004150:	20000410 	.word	0x20000410
 8004154:	053e2d63 	.word	0x053e2d63

08004158 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e03e      	b.n	80041ea <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6819      	ldr	r1, [r3, #0]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	f003 0310 	and.w	r3, r3, #16
 8004178:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	43da      	mvns	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	400a      	ands	r2, r1
 8004188:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6819      	ldr	r1, [r3, #0]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	f003 0310 	and.w	r3, r3, #16
 8004196:	2201      	movs	r2, #1
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43da      	mvns	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	400a      	ands	r2, r1
 80041a4:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10d      	bne.n	80041c8 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f000 fb98 	bl	80048e6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	e00c      	b.n	80041e2 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fb8a 	bl	80048e6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 80041e0:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b083      	sub	sp, #12
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80041fa:	bf00      	nop
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004206:	b480      	push	{r7}
 8004208:	b083      	sub	sp, #12
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
	...

0800421c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	@ 0x28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d002      	beq.n	8004238 <HAL_DAC_ConfigChannel+0x1c>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e19e      	b.n	800457a <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	795b      	ldrb	r3, [r3, #5]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_DAC_ConfigChannel+0x2c>
 8004244:	2302      	movs	r3, #2
 8004246:	e198      	b.n	800457a <HAL_DAC_ConfigChannel+0x35e>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2201      	movs	r2, #1
 800424c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2202      	movs	r2, #2
 8004252:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b04      	cmp	r3, #4
 800425a:	d17a      	bne.n	8004352 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800425c:	f7fe fb5c 	bl	8002918 <HAL_GetTick>
 8004260:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d13d      	bne.n	80042e4 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004268:	e018      	b.n	800429c <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800426a:	f7fe fb55 	bl	8002918 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b01      	cmp	r3, #1
 8004276:	d911      	bls.n	800429c <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	f043 0208 	orr.w	r2, r3, #8
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2203      	movs	r2, #3
 8004296:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e16e      	b.n	800457a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1df      	bne.n	800426a <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80042b4:	e020      	b.n	80042f8 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042b6:	f7fe fb2f 	bl	8002918 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d90f      	bls.n	80042e4 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	da0a      	bge.n	80042e4 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f043 0208 	orr.w	r2, r3, #8
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2203      	movs	r2, #3
 80042de:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e14a      	b.n	800457a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	dbe3      	blt.n	80042b6 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f003 0310 	and.w	r3, r3, #16
 8004304:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004308:	fa01 f303 	lsl.w	r3, r1, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	ea02 0103 	and.w	r1, r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f003 0310 	and.w	r3, r3, #16
 800431c:	409a      	lsls	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	21ff      	movs	r1, #255	@ 0xff
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	ea02 0103 	and.w	r1, r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f003 0310 	and.w	r3, r3, #16
 8004348:	409a      	lsls	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d11d      	bne.n	8004396 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004360:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f003 0310 	and.w	r3, r3, #16
 8004368:	221f      	movs	r2, #31
 800436a:	fa02 f303 	lsl.w	r3, r2, r3
 800436e:	43db      	mvns	r3, r3
 8004370:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004372:	4013      	ands	r3, r2
 8004374:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f003 0310 	and.w	r3, r3, #16
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	fa02 f303 	lsl.w	r3, r2, r3
 8004388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800438a:	4313      	orrs	r3, r2
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004394:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f003 0310 	and.w	r3, r3, #16
 80043a4:	2207      	movs	r2, #7
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ae:	4013      	ands	r3, r2
 80043b0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d102      	bne.n	80043c0 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80043ba:	2300      	movs	r3, #0
 80043bc:	623b      	str	r3, [r7, #32]
 80043be:	e00f      	b.n	80043e0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d102      	bne.n	80043ce <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80043c8:	2301      	movs	r3, #1
 80043ca:	623b      	str	r3, [r7, #32]
 80043cc:	e008      	b.n	80043e0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d102      	bne.n	80043dc <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80043d6:	2301      	movs	r3, #1
 80043d8:	623b      	str	r3, [r7, #32]
 80043da:	e001      	b.n	80043e0 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80043dc:	2300      	movs	r3, #0
 80043de:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	689a      	ldr	r2, [r3, #8]
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	6a3a      	ldr	r2, [r7, #32]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f003 0310 	and.w	r3, r3, #16
 80043f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004402:	4013      	ands	r3, r2
 8004404:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	791b      	ldrb	r3, [r3, #4]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d102      	bne.n	8004414 <HAL_DAC_ConfigChannel+0x1f8>
 800440e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004412:	e000      	b.n	8004416 <HAL_DAC_ConfigChannel+0x1fa>
 8004414:	2300      	movs	r3, #0
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	4313      	orrs	r3, r2
 800441a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f003 0310 	and.w	r3, r3, #16
 8004422:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004426:	fa02 f303 	lsl.w	r3, r2, r3
 800442a:	43db      	mvns	r3, r3
 800442c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800442e:	4013      	ands	r3, r2
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	795b      	ldrb	r3, [r3, #5]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d102      	bne.n	8004440 <HAL_DAC_ConfigChannel+0x224>
 800443a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800443e:	e000      	b.n	8004442 <HAL_DAC_ConfigChannel+0x226>
 8004440:	2300      	movs	r3, #0
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800444e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2b02      	cmp	r3, #2
 8004456:	d114      	bne.n	8004482 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004458:	f001 fb3a 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 800445c:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4a48      	ldr	r2, [pc, #288]	@ (8004584 <HAL_DAC_ConfigChannel+0x368>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d904      	bls.n	8004470 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
 800446e:	e00f      	b.n	8004490 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	4a45      	ldr	r2, [pc, #276]	@ (8004588 <HAL_DAC_ConfigChannel+0x36c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d90a      	bls.n	800448e <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800447e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004480:	e006      	b.n	8004490 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004488:	4313      	orrs	r3, r2
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
 800448c:	e000      	b.n	8004490 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800448e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800449e:	4313      	orrs	r3, r2
 80044a0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6819      	ldr	r1, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f003 0310 	and.w	r3, r3, #16
 80044b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	43da      	mvns	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	400a      	ands	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f003 0310 	and.w	r3, r3, #16
 80044d6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43db      	mvns	r3, r3
 80044e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e2:	4013      	ands	r3, r2
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044fa:	4313      	orrs	r3, r2
 80044fc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004504:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6819      	ldr	r1, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f003 0310 	and.w	r3, r3, #16
 8004512:	22c0      	movs	r2, #192	@ 0xc0
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43da      	mvns	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	400a      	ands	r2, r1
 8004520:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	089b      	lsrs	r3, r3, #2
 8004528:	f003 030f 	and.w	r3, r3, #15
 800452c:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	089b      	lsrs	r3, r3, #2
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f003 0310 	and.w	r3, r3, #16
 800454c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004550:	fa01 f303 	lsl.w	r3, r1, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	ea02 0103 	and.w	r1, r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f003 0310 	and.w	r3, r3, #16
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	409a      	lsls	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2201      	movs	r2, #1
 8004570:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004578:	7ffb      	ldrb	r3, [r7, #31]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3728      	adds	r7, #40	@ 0x28
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	09896800 	.word	0x09896800
 8004588:	04c4b400 	.word	0x04c4b400

0800458c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004598:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f7fd f8a6 	bl	80016ec <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2201      	movs	r2, #1
 80045a4:	711a      	strb	r2, [r3, #4]
}
 80045a6:	bf00      	nop
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b084      	sub	sp, #16
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ba:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f7ff fe18 	bl	80041f2 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b084      	sub	sp, #16
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	f043 0204 	orr.w	r2, r3, #4
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f7ff fe0e 	bl	8004206 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	711a      	strb	r2, [r3, #4]
}
 80045f0:	bf00      	nop
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004640:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f7ff ffd8 	bl	80045f8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2201      	movs	r2, #1
 800464c:	711a      	strb	r2, [r3, #4]
}
 800464e:	bf00      	nop
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004662:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f7ff ffd1 	bl	800460c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800466a:	bf00      	nop
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b084      	sub	sp, #16
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	f043 0204 	orr.w	r2, r3, #4
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f7ff ffc7 	bl	8004620 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2201      	movs	r2, #1
 8004696:	711a      	strb	r2, [r3, #4]
}
 8004698:	bf00      	nop
 800469a:	3710      	adds	r7, #16
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e08d      	b.n	80047ce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	461a      	mov	r2, r3
 80046b8:	4b47      	ldr	r3, [pc, #284]	@ (80047d8 <HAL_DMA_Init+0x138>)
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d80f      	bhi.n	80046de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	461a      	mov	r2, r3
 80046c4:	4b45      	ldr	r3, [pc, #276]	@ (80047dc <HAL_DMA_Init+0x13c>)
 80046c6:	4413      	add	r3, r2
 80046c8:	4a45      	ldr	r2, [pc, #276]	@ (80047e0 <HAL_DMA_Init+0x140>)
 80046ca:	fba2 2303 	umull	r2, r3, r2, r3
 80046ce:	091b      	lsrs	r3, r3, #4
 80046d0:	009a      	lsls	r2, r3, #2
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a42      	ldr	r2, [pc, #264]	@ (80047e4 <HAL_DMA_Init+0x144>)
 80046da:	641a      	str	r2, [r3, #64]	@ 0x40
 80046dc:	e00e      	b.n	80046fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	4b40      	ldr	r3, [pc, #256]	@ (80047e8 <HAL_DMA_Init+0x148>)
 80046e6:	4413      	add	r3, r2
 80046e8:	4a3d      	ldr	r2, [pc, #244]	@ (80047e0 <HAL_DMA_Init+0x140>)
 80046ea:	fba2 2303 	umull	r2, r3, r2, r3
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	009a      	lsls	r2, r3, #2
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a3c      	ldr	r2, [pc, #240]	@ (80047ec <HAL_DMA_Init+0x14c>)
 80046fa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004716:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004720:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800472c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004738:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	4313      	orrs	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 fa76 	bl	8004c40 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800475c:	d102      	bne.n	8004764 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800476c:	b2d2      	uxtb	r2, r2
 800476e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004778:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d010      	beq.n	80047a4 <HAL_DMA_Init+0x104>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b04      	cmp	r3, #4
 8004788:	d80c      	bhi.n	80047a4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fa96 	bl	8004cbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004794:	2200      	movs	r2, #0
 8004796:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80047a0:	605a      	str	r2, [r3, #4]
 80047a2:	e008      	b.n	80047b6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	40020407 	.word	0x40020407
 80047dc:	bffdfff8 	.word	0xbffdfff8
 80047e0:	cccccccd 	.word	0xcccccccd
 80047e4:	40020000 	.word	0x40020000
 80047e8:	bffdfbf8 	.word	0xbffdfbf8
 80047ec:	40020400 	.word	0x40020400

080047f0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
 80047fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_DMA_Start_IT+0x20>
 800480c:	2302      	movs	r3, #2
 800480e:	e066      	b.n	80048de <HAL_DMA_Start_IT+0xee>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b01      	cmp	r3, #1
 8004822:	d155      	bne.n	80048d0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0201 	bic.w	r2, r2, #1
 8004840:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	68b9      	ldr	r1, [r7, #8]
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f9bb 	bl	8004bc4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004852:	2b00      	cmp	r3, #0
 8004854:	d008      	beq.n	8004868 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 020e 	orr.w	r2, r2, #14
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	e00f      	b.n	8004888 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0204 	bic.w	r2, r2, #4
 8004876:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 020a 	orr.w	r2, r2, #10
 8004886:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d007      	beq.n	80048a6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048a4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d007      	beq.n	80048be <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048bc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f042 0201 	orr.w	r2, r2, #1
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	e005      	b.n	80048dc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80048d8:	2302      	movs	r3, #2
 80048da:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80048dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b085      	sub	sp, #20
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d005      	beq.n	800490a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2204      	movs	r2, #4
 8004902:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
 8004908:	e037      	b.n	800497a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 020e 	bic.w	r2, r2, #14
 8004918:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004924:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004928:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493e:	f003 021f 	and.w	r2, r3, #31
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	2101      	movs	r1, #1
 8004948:	fa01 f202 	lsl.w	r2, r1, r2
 800494c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004956:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00c      	beq.n	800497a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800496e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004978:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800498a:	7bfb      	ldrb	r3, [r7, #15]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049a0:	2300      	movs	r3, #0
 80049a2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d00d      	beq.n	80049cc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2204      	movs	r2, #4
 80049b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	73fb      	strb	r3, [r7, #15]
 80049ca:	e047      	b.n	8004a5c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 020e 	bic.w	r2, r2, #14
 80049da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0201 	bic.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a00:	f003 021f 	and.w	r2, r3, #31
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a08:	2101      	movs	r1, #1
 8004a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8004a0e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a18:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00c      	beq.n	8004a3c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a30:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a3a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	4798      	blx	r3
    }
  }
  return status;
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b084      	sub	sp, #16
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a82:	f003 031f 	and.w	r3, r3, #31
 8004a86:	2204      	movs	r2, #4
 8004a88:	409a      	lsls	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d026      	beq.n	8004ae0 <HAL_DMA_IRQHandler+0x7a>
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f003 0304 	and.w	r3, r3, #4
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d021      	beq.n	8004ae0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d107      	bne.n	8004aba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f022 0204 	bic.w	r2, r2, #4
 8004ab8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	f003 021f 	and.w	r2, r3, #31
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	2104      	movs	r1, #4
 8004ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8004acc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d071      	beq.n	8004bba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004ade:	e06c      	b.n	8004bba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae4:	f003 031f 	and.w	r3, r3, #31
 8004ae8:	2202      	movs	r2, #2
 8004aea:	409a      	lsls	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	4013      	ands	r3, r2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d02e      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d029      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0320 	and.w	r3, r3, #32
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10b      	bne.n	8004b24 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 020a 	bic.w	r2, r2, #10
 8004b1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b28:	f003 021f 	and.w	r2, r3, #31
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b30:	2102      	movs	r1, #2
 8004b32:	fa01 f202 	lsl.w	r2, r1, r2
 8004b36:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d038      	beq.n	8004bba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004b50:	e033      	b.n	8004bba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b56:	f003 031f 	and.w	r3, r3, #31
 8004b5a:	2208      	movs	r2, #8
 8004b5c:	409a      	lsls	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4013      	ands	r3, r2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d02a      	beq.n	8004bbc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f003 0308 	and.w	r3, r3, #8
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d025      	beq.n	8004bbc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 020e 	bic.w	r2, r2, #14
 8004b7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b84:	f003 021f 	and.w	r2, r3, #31
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d004      	beq.n	8004bbc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
}
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004bda:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d004      	beq.n	8004bee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004bec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf2:	f003 021f 	and.w	r2, r3, #31
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8004c00:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	2b10      	cmp	r3, #16
 8004c10:	d108      	bne.n	8004c24 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c22:	e007      	b.n	8004c34 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	60da      	str	r2, [r3, #12]
}
 8004c34:	bf00      	nop
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	4b16      	ldr	r3, [pc, #88]	@ (8004ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d802      	bhi.n	8004c5a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004c54:	4b15      	ldr	r3, [pc, #84]	@ (8004cac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	e001      	b.n	8004c5e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004c5a:	4b15      	ldr	r3, [pc, #84]	@ (8004cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004c5c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	3b08      	subs	r3, #8
 8004c6a:	4a12      	ldr	r2, [pc, #72]	@ (8004cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c70:	091b      	lsrs	r3, r3, #4
 8004c72:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c78:	089b      	lsrs	r3, r3, #2
 8004c7a:	009a      	lsls	r2, r3, #2
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	4413      	add	r3, r2
 8004c80:	461a      	mov	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a0b      	ldr	r2, [pc, #44]	@ (8004cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004c8a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f003 031f 	and.w	r3, r3, #31
 8004c92:	2201      	movs	r2, #1
 8004c94:	409a      	lsls	r2, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c9a:	bf00      	nop
 8004c9c:	371c      	adds	r7, #28
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40020407 	.word	0x40020407
 8004cac:	40020800 	.word	0x40020800
 8004cb0:	40020820 	.word	0x40020820
 8004cb4:	cccccccd 	.word	0xcccccccd
 8004cb8:	40020880 	.word	0x40020880

08004cbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	4b0b      	ldr	r3, [pc, #44]	@ (8004cfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a08      	ldr	r2, [pc, #32]	@ (8004d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004cde:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	f003 031f 	and.w	r3, r3, #31
 8004ce8:	2201      	movs	r2, #1
 8004cea:	409a      	lsls	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004cf0:	bf00      	nop
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	1000823f 	.word	0x1000823f
 8004d00:	40020940 	.word	0x40020940

08004d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d12:	e15a      	b.n	8004fca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	2101      	movs	r1, #1
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d20:	4013      	ands	r3, r2
 8004d22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 814c 	beq.w	8004fc4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f003 0303 	and.w	r3, r3, #3
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d005      	beq.n	8004d44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d130      	bne.n	8004da6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	2203      	movs	r2, #3
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	43db      	mvns	r3, r3
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	693a      	ldr	r2, [r7, #16]
 8004d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d82:	43db      	mvns	r3, r3
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	4013      	ands	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	091b      	lsrs	r3, r3, #4
 8004d90:	f003 0201 	and.w	r2, r3, #1
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	2b03      	cmp	r3, #3
 8004db0:	d017      	beq.n	8004de2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	2203      	movs	r2, #3
 8004dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f003 0303 	and.w	r3, r3, #3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d123      	bne.n	8004e36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	08da      	lsrs	r2, r3, #3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	3208      	adds	r2, #8
 8004df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	220f      	movs	r2, #15
 8004e06:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	4013      	ands	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	691a      	ldr	r2, [r3, #16]
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	08da      	lsrs	r2, r3, #3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	3208      	adds	r2, #8
 8004e30:	6939      	ldr	r1, [r7, #16]
 8004e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	2203      	movs	r2, #3
 8004e42:	fa02 f303 	lsl.w	r3, r2, r3
 8004e46:	43db      	mvns	r3, r3
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f003 0203 	and.w	r2, r3, #3
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 80a6 	beq.w	8004fc4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e78:	4b5b      	ldr	r3, [pc, #364]	@ (8004fe8 <HAL_GPIO_Init+0x2e4>)
 8004e7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e7c:	4a5a      	ldr	r2, [pc, #360]	@ (8004fe8 <HAL_GPIO_Init+0x2e4>)
 8004e7e:	f043 0301 	orr.w	r3, r3, #1
 8004e82:	6613      	str	r3, [r2, #96]	@ 0x60
 8004e84:	4b58      	ldr	r3, [pc, #352]	@ (8004fe8 <HAL_GPIO_Init+0x2e4>)
 8004e86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	60bb      	str	r3, [r7, #8]
 8004e8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e90:	4a56      	ldr	r2, [pc, #344]	@ (8004fec <HAL_GPIO_Init+0x2e8>)
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	089b      	lsrs	r3, r3, #2
 8004e96:	3302      	adds	r3, #2
 8004e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f003 0303 	and.w	r3, r3, #3
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	220f      	movs	r2, #15
 8004ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eac:	43db      	mvns	r3, r3
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004eba:	d01f      	beq.n	8004efc <HAL_GPIO_Init+0x1f8>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a4c      	ldr	r2, [pc, #304]	@ (8004ff0 <HAL_GPIO_Init+0x2ec>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d019      	beq.n	8004ef8 <HAL_GPIO_Init+0x1f4>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a4b      	ldr	r2, [pc, #300]	@ (8004ff4 <HAL_GPIO_Init+0x2f0>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d013      	beq.n	8004ef4 <HAL_GPIO_Init+0x1f0>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a4a      	ldr	r2, [pc, #296]	@ (8004ff8 <HAL_GPIO_Init+0x2f4>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00d      	beq.n	8004ef0 <HAL_GPIO_Init+0x1ec>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a49      	ldr	r2, [pc, #292]	@ (8004ffc <HAL_GPIO_Init+0x2f8>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d007      	beq.n	8004eec <HAL_GPIO_Init+0x1e8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a48      	ldr	r2, [pc, #288]	@ (8005000 <HAL_GPIO_Init+0x2fc>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d101      	bne.n	8004ee8 <HAL_GPIO_Init+0x1e4>
 8004ee4:	2305      	movs	r3, #5
 8004ee6:	e00a      	b.n	8004efe <HAL_GPIO_Init+0x1fa>
 8004ee8:	2306      	movs	r3, #6
 8004eea:	e008      	b.n	8004efe <HAL_GPIO_Init+0x1fa>
 8004eec:	2304      	movs	r3, #4
 8004eee:	e006      	b.n	8004efe <HAL_GPIO_Init+0x1fa>
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e004      	b.n	8004efe <HAL_GPIO_Init+0x1fa>
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	e002      	b.n	8004efe <HAL_GPIO_Init+0x1fa>
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <HAL_GPIO_Init+0x1fa>
 8004efc:	2300      	movs	r3, #0
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	f002 0203 	and.w	r2, r2, #3
 8004f04:	0092      	lsls	r2, r2, #2
 8004f06:	4093      	lsls	r3, r2
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f0e:	4937      	ldr	r1, [pc, #220]	@ (8004fec <HAL_GPIO_Init+0x2e8>)
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	089b      	lsrs	r3, r3, #2
 8004f14:	3302      	adds	r3, #2
 8004f16:	693a      	ldr	r2, [r7, #16]
 8004f18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f1c:	4b39      	ldr	r3, [pc, #228]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	43db      	mvns	r3, r3
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004f40:	4a30      	ldr	r2, [pc, #192]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004f46:	4b2f      	ldr	r3, [pc, #188]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4013      	ands	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004f6a:	4a26      	ldr	r2, [pc, #152]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004f70:	4b24      	ldr	r3, [pc, #144]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004f94:	4a1b      	ldr	r2, [pc, #108]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	43db      	mvns	r3, r3
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004fbe:	4a11      	ldr	r2, [pc, #68]	@ (8005004 <HAL_GPIO_Init+0x300>)
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f47f ae9d 	bne.w	8004d14 <HAL_GPIO_Init+0x10>
  }
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	371c      	adds	r7, #28
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr
 8004fe8:	40021000 	.word	0x40021000
 8004fec:	40010000 	.word	0x40010000
 8004ff0:	48000400 	.word	0x48000400
 8004ff4:	48000800 	.word	0x48000800
 8004ff8:	48000c00 	.word	0x48000c00
 8004ffc:	48001000 	.word	0x48001000
 8005000:	48001400 	.word	0x48001400
 8005004:	40010400 	.word	0x40010400

08005008 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d141      	bne.n	800509a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005016:	4b4b      	ldr	r3, [pc, #300]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800501e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005022:	d131      	bne.n	8005088 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005024:	4b47      	ldr	r3, [pc, #284]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800502a:	4a46      	ldr	r2, [pc, #280]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800502c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005030:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005034:	4b43      	ldr	r3, [pc, #268]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800503c:	4a41      	ldr	r2, [pc, #260]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800503e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005042:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005044:	4b40      	ldr	r3, [pc, #256]	@ (8005148 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2232      	movs	r2, #50	@ 0x32
 800504a:	fb02 f303 	mul.w	r3, r2, r3
 800504e:	4a3f      	ldr	r2, [pc, #252]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005050:	fba2 2303 	umull	r2, r3, r2, r3
 8005054:	0c9b      	lsrs	r3, r3, #18
 8005056:	3301      	adds	r3, #1
 8005058:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800505a:	e002      	b.n	8005062 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	3b01      	subs	r3, #1
 8005060:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005062:	4b38      	ldr	r3, [pc, #224]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800506a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800506e:	d102      	bne.n	8005076 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f2      	bne.n	800505c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005076:	4b33      	ldr	r3, [pc, #204]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800507e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005082:	d158      	bne.n	8005136 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e057      	b.n	8005138 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005088:	4b2e      	ldr	r3, [pc, #184]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800508a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800508e:	4a2d      	ldr	r2, [pc, #180]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005090:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005094:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005098:	e04d      	b.n	8005136 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a0:	d141      	bne.n	8005126 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80050a2:	4b28      	ldr	r3, [pc, #160]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80050aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ae:	d131      	bne.n	8005114 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050b0:	4b24      	ldr	r3, [pc, #144]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050b6:	4a23      	ldr	r2, [pc, #140]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80050c0:	4b20      	ldr	r3, [pc, #128]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80050c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80050d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005148 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2232      	movs	r2, #50	@ 0x32
 80050d6:	fb02 f303 	mul.w	r3, r2, r3
 80050da:	4a1c      	ldr	r2, [pc, #112]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80050dc:	fba2 2303 	umull	r2, r3, r2, r3
 80050e0:	0c9b      	lsrs	r3, r3, #18
 80050e2:	3301      	adds	r3, #1
 80050e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050e6:	e002      	b.n	80050ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050ee:	4b15      	ldr	r3, [pc, #84]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050fa:	d102      	bne.n	8005102 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f2      	bne.n	80050e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005102:	4b10      	ldr	r3, [pc, #64]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800510a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800510e:	d112      	bne.n	8005136 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e011      	b.n	8005138 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005114:	4b0b      	ldr	r3, [pc, #44]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800511a:	4a0a      	ldr	r2, [pc, #40]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800511c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005120:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005124:	e007      	b.n	8005136 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005126:	4b07      	ldr	r3, [pc, #28]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800512e:	4a05      	ldr	r2, [pc, #20]	@ (8005144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005130:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005134:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	40007000 	.word	0x40007000
 8005148:	20000410 	.word	0x20000410
 800514c:	431bde83 	.word	0x431bde83

08005150 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005154:	4b05      	ldr	r3, [pc, #20]	@ (800516c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	4a04      	ldr	r2, [pc, #16]	@ (800516c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800515a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800515e:	6093      	str	r3, [r2, #8]
}
 8005160:	bf00      	nop
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40007000 	.word	0x40007000

08005170 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b088      	sub	sp, #32
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e2fe      	b.n	8005780 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d075      	beq.n	800527a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800518e:	4b97      	ldr	r3, [pc, #604]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 030c 	and.w	r3, r3, #12
 8005196:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005198:	4b94      	ldr	r3, [pc, #592]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f003 0303 	and.w	r3, r3, #3
 80051a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	2b0c      	cmp	r3, #12
 80051a6:	d102      	bne.n	80051ae <HAL_RCC_OscConfig+0x3e>
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d002      	beq.n	80051b4 <HAL_RCC_OscConfig+0x44>
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d10b      	bne.n	80051cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051b4:	4b8d      	ldr	r3, [pc, #564]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d05b      	beq.n	8005278 <HAL_RCC_OscConfig+0x108>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d157      	bne.n	8005278 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e2d9      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051d4:	d106      	bne.n	80051e4 <HAL_RCC_OscConfig+0x74>
 80051d6:	4b85      	ldr	r3, [pc, #532]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a84      	ldr	r2, [pc, #528]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80051dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	e01d      	b.n	8005220 <HAL_RCC_OscConfig+0xb0>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051ec:	d10c      	bne.n	8005208 <HAL_RCC_OscConfig+0x98>
 80051ee:	4b7f      	ldr	r3, [pc, #508]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a7e      	ldr	r2, [pc, #504]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80051f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051f8:	6013      	str	r3, [r2, #0]
 80051fa:	4b7c      	ldr	r3, [pc, #496]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a7b      	ldr	r2, [pc, #492]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005204:	6013      	str	r3, [r2, #0]
 8005206:	e00b      	b.n	8005220 <HAL_RCC_OscConfig+0xb0>
 8005208:	4b78      	ldr	r3, [pc, #480]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a77      	ldr	r2, [pc, #476]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800520e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005212:	6013      	str	r3, [r2, #0]
 8005214:	4b75      	ldr	r3, [pc, #468]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a74      	ldr	r2, [pc, #464]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800521a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800521e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d013      	beq.n	8005250 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005228:	f7fd fb76 	bl	8002918 <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005230:	f7fd fb72 	bl	8002918 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b64      	cmp	r3, #100	@ 0x64
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e29e      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005242:	4b6a      	ldr	r3, [pc, #424]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0f0      	beq.n	8005230 <HAL_RCC_OscConfig+0xc0>
 800524e:	e014      	b.n	800527a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005250:	f7fd fb62 	bl	8002918 <HAL_GetTick>
 8005254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005256:	e008      	b.n	800526a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005258:	f7fd fb5e 	bl	8002918 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b64      	cmp	r3, #100	@ 0x64
 8005264:	d901      	bls.n	800526a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e28a      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800526a:	4b60      	ldr	r3, [pc, #384]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1f0      	bne.n	8005258 <HAL_RCC_OscConfig+0xe8>
 8005276:	e000      	b.n	800527a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005278:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d075      	beq.n	8005372 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005286:	4b59      	ldr	r3, [pc, #356]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005290:	4b56      	ldr	r3, [pc, #344]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	f003 0303 	and.w	r3, r3, #3
 8005298:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	2b0c      	cmp	r3, #12
 800529e:	d102      	bne.n	80052a6 <HAL_RCC_OscConfig+0x136>
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d002      	beq.n	80052ac <HAL_RCC_OscConfig+0x13c>
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d11f      	bne.n	80052ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052ac:	4b4f      	ldr	r3, [pc, #316]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <HAL_RCC_OscConfig+0x154>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e25d      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c4:	4b49      	ldr	r3, [pc, #292]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	061b      	lsls	r3, r3, #24
 80052d2:	4946      	ldr	r1, [pc, #280]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80052d8:	4b45      	ldr	r3, [pc, #276]	@ (80053f0 <HAL_RCC_OscConfig+0x280>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4618      	mov	r0, r3
 80052de:	f7fd f92b 	bl	8002538 <HAL_InitTick>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d043      	beq.n	8005370 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e249      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d023      	beq.n	800533c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052f4:	4b3d      	ldr	r3, [pc, #244]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a3c      	ldr	r2, [pc, #240]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80052fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005300:	f7fd fb0a 	bl	8002918 <HAL_GetTick>
 8005304:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005306:	e008      	b.n	800531a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005308:	f7fd fb06 	bl	8002918 <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b02      	cmp	r3, #2
 8005314:	d901      	bls.n	800531a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e232      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800531a:	4b34      	ldr	r3, [pc, #208]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0f0      	beq.n	8005308 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005326:	4b31      	ldr	r3, [pc, #196]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	061b      	lsls	r3, r3, #24
 8005334:	492d      	ldr	r1, [pc, #180]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005336:	4313      	orrs	r3, r2
 8005338:	604b      	str	r3, [r1, #4]
 800533a:	e01a      	b.n	8005372 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800533c:	4b2b      	ldr	r3, [pc, #172]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a2a      	ldr	r2, [pc, #168]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005342:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005348:	f7fd fae6 	bl	8002918 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800534e:	e008      	b.n	8005362 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005350:	f7fd fae2 	bl	8002918 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b02      	cmp	r3, #2
 800535c:	d901      	bls.n	8005362 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e20e      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005362:	4b22      	ldr	r3, [pc, #136]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1f0      	bne.n	8005350 <HAL_RCC_OscConfig+0x1e0>
 800536e:	e000      	b.n	8005372 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005370:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0308 	and.w	r3, r3, #8
 800537a:	2b00      	cmp	r3, #0
 800537c:	d041      	beq.n	8005402 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d01c      	beq.n	80053c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005386:	4b19      	ldr	r3, [pc, #100]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 8005388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800538c:	4a17      	ldr	r2, [pc, #92]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 800538e:	f043 0301 	orr.w	r3, r3, #1
 8005392:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005396:	f7fd fabf 	bl	8002918 <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800539c:	e008      	b.n	80053b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800539e:	f7fd fabb 	bl	8002918 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d901      	bls.n	80053b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e1e7      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053b0:	4b0e      	ldr	r3, [pc, #56]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80053b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d0ef      	beq.n	800539e <HAL_RCC_OscConfig+0x22e>
 80053be:	e020      	b.n	8005402 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053c0:	4b0a      	ldr	r3, [pc, #40]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80053c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053c6:	4a09      	ldr	r2, [pc, #36]	@ (80053ec <HAL_RCC_OscConfig+0x27c>)
 80053c8:	f023 0301 	bic.w	r3, r3, #1
 80053cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d0:	f7fd faa2 	bl	8002918 <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053d6:	e00d      	b.n	80053f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053d8:	f7fd fa9e 	bl	8002918 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d906      	bls.n	80053f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e1ca      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
 80053ea:	bf00      	nop
 80053ec:	40021000 	.word	0x40021000
 80053f0:	20000414 	.word	0x20000414
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053f4:	4b8c      	ldr	r3, [pc, #560]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80053f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1ea      	bne.n	80053d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 80a6 	beq.w	800555c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005410:	2300      	movs	r3, #0
 8005412:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005414:	4b84      	ldr	r3, [pc, #528]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <HAL_RCC_OscConfig+0x2b4>
 8005420:	2301      	movs	r3, #1
 8005422:	e000      	b.n	8005426 <HAL_RCC_OscConfig+0x2b6>
 8005424:	2300      	movs	r3, #0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00d      	beq.n	8005446 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800542a:	4b7f      	ldr	r3, [pc, #508]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 800542c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800542e:	4a7e      	ldr	r2, [pc, #504]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005434:	6593      	str	r3, [r2, #88]	@ 0x58
 8005436:	4b7c      	ldr	r3, [pc, #496]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005442:	2301      	movs	r3, #1
 8005444:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005446:	4b79      	ldr	r3, [pc, #484]	@ (800562c <HAL_RCC_OscConfig+0x4bc>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800544e:	2b00      	cmp	r3, #0
 8005450:	d118      	bne.n	8005484 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005452:	4b76      	ldr	r3, [pc, #472]	@ (800562c <HAL_RCC_OscConfig+0x4bc>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a75      	ldr	r2, [pc, #468]	@ (800562c <HAL_RCC_OscConfig+0x4bc>)
 8005458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800545c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800545e:	f7fd fa5b 	bl	8002918 <HAL_GetTick>
 8005462:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005464:	e008      	b.n	8005478 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005466:	f7fd fa57 	bl	8002918 <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e183      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005478:	4b6c      	ldr	r3, [pc, #432]	@ (800562c <HAL_RCC_OscConfig+0x4bc>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f0      	beq.n	8005466 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d108      	bne.n	800549e <HAL_RCC_OscConfig+0x32e>
 800548c:	4b66      	ldr	r3, [pc, #408]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 800548e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005492:	4a65      	ldr	r2, [pc, #404]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005494:	f043 0301 	orr.w	r3, r3, #1
 8005498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800549c:	e024      	b.n	80054e8 <HAL_RCC_OscConfig+0x378>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	2b05      	cmp	r3, #5
 80054a4:	d110      	bne.n	80054c8 <HAL_RCC_OscConfig+0x358>
 80054a6:	4b60      	ldr	r3, [pc, #384]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ac:	4a5e      	ldr	r2, [pc, #376]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054ae:	f043 0304 	orr.w	r3, r3, #4
 80054b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054b6:	4b5c      	ldr	r3, [pc, #368]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054be:	f043 0301 	orr.w	r3, r3, #1
 80054c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054c6:	e00f      	b.n	80054e8 <HAL_RCC_OscConfig+0x378>
 80054c8:	4b57      	ldr	r3, [pc, #348]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ce:	4a56      	ldr	r2, [pc, #344]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054d0:	f023 0301 	bic.w	r3, r3, #1
 80054d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054d8:	4b53      	ldr	r3, [pc, #332]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054de:	4a52      	ldr	r2, [pc, #328]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80054e0:	f023 0304 	bic.w	r3, r3, #4
 80054e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d016      	beq.n	800551e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f0:	f7fd fa12 	bl	8002918 <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054f6:	e00a      	b.n	800550e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054f8:	f7fd fa0e 	bl	8002918 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005506:	4293      	cmp	r3, r2
 8005508:	d901      	bls.n	800550e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e138      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800550e:	4b46      	ldr	r3, [pc, #280]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005514:	f003 0302 	and.w	r3, r3, #2
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0ed      	beq.n	80054f8 <HAL_RCC_OscConfig+0x388>
 800551c:	e015      	b.n	800554a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551e:	f7fd f9fb 	bl	8002918 <HAL_GetTick>
 8005522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005524:	e00a      	b.n	800553c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005526:	f7fd f9f7 	bl	8002918 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005534:	4293      	cmp	r3, r2
 8005536:	d901      	bls.n	800553c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e121      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800553c:	4b3a      	ldr	r3, [pc, #232]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 800553e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1ed      	bne.n	8005526 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800554a:	7ffb      	ldrb	r3, [r7, #31]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d105      	bne.n	800555c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005550:	4b35      	ldr	r3, [pc, #212]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005554:	4a34      	ldr	r2, [pc, #208]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800555a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0320 	and.w	r3, r3, #32
 8005564:	2b00      	cmp	r3, #0
 8005566:	d03c      	beq.n	80055e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d01c      	beq.n	80055aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005570:	4b2d      	ldr	r3, [pc, #180]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005572:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005576:	4a2c      	ldr	r2, [pc, #176]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005578:	f043 0301 	orr.w	r3, r3, #1
 800557c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005580:	f7fd f9ca 	bl	8002918 <HAL_GetTick>
 8005584:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005586:	e008      	b.n	800559a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005588:	f7fd f9c6 	bl	8002918 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e0f2      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800559a:	4b23      	ldr	r3, [pc, #140]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 800559c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0ef      	beq.n	8005588 <HAL_RCC_OscConfig+0x418>
 80055a8:	e01b      	b.n	80055e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80055ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ba:	f7fd f9ad 	bl	8002918 <HAL_GetTick>
 80055be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055c2:	f7fd f9a9 	bl	8002918 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e0d5      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055d4:	4b14      	ldr	r3, [pc, #80]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80055d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055da:	f003 0302 	and.w	r3, r3, #2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1ef      	bne.n	80055c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	f000 80c9 	beq.w	800577e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f003 030c 	and.w	r3, r3, #12
 80055f4:	2b0c      	cmp	r3, #12
 80055f6:	f000 8083 	beq.w	8005700 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d15e      	bne.n	80056c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005602:	4b09      	ldr	r3, [pc, #36]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a08      	ldr	r2, [pc, #32]	@ (8005628 <HAL_RCC_OscConfig+0x4b8>)
 8005608:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800560c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560e:	f7fd f983 	bl	8002918 <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005614:	e00c      	b.n	8005630 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005616:	f7fd f97f 	bl	8002918 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d905      	bls.n	8005630 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e0ab      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
 8005628:	40021000 	.word	0x40021000
 800562c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005630:	4b55      	ldr	r3, [pc, #340]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1ec      	bne.n	8005616 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800563c:	4b52      	ldr	r3, [pc, #328]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	4b52      	ldr	r3, [pc, #328]	@ (800578c <HAL_RCC_OscConfig+0x61c>)
 8005642:	4013      	ands	r3, r2
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	6a11      	ldr	r1, [r2, #32]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800564c:	3a01      	subs	r2, #1
 800564e:	0112      	lsls	r2, r2, #4
 8005650:	4311      	orrs	r1, r2
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005656:	0212      	lsls	r2, r2, #8
 8005658:	4311      	orrs	r1, r2
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800565e:	0852      	lsrs	r2, r2, #1
 8005660:	3a01      	subs	r2, #1
 8005662:	0552      	lsls	r2, r2, #21
 8005664:	4311      	orrs	r1, r2
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800566a:	0852      	lsrs	r2, r2, #1
 800566c:	3a01      	subs	r2, #1
 800566e:	0652      	lsls	r2, r2, #25
 8005670:	4311      	orrs	r1, r2
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005676:	06d2      	lsls	r2, r2, #27
 8005678:	430a      	orrs	r2, r1
 800567a:	4943      	ldr	r1, [pc, #268]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 800567c:	4313      	orrs	r3, r2
 800567e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005680:	4b41      	ldr	r3, [pc, #260]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a40      	ldr	r2, [pc, #256]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 8005686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800568a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800568c:	4b3e      	ldr	r3, [pc, #248]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	4a3d      	ldr	r2, [pc, #244]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 8005692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005696:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fd f93e 	bl	8002918 <HAL_GetTick>
 800569c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a0:	f7fd f93a 	bl	8002918 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e066      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056b2:	4b35      	ldr	r3, [pc, #212]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0f0      	beq.n	80056a0 <HAL_RCC_OscConfig+0x530>
 80056be:	e05e      	b.n	800577e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056c0:	4b31      	ldr	r3, [pc, #196]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a30      	ldr	r2, [pc, #192]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 80056c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056cc:	f7fd f924 	bl	8002918 <HAL_GetTick>
 80056d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056d2:	e008      	b.n	80056e6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056d4:	f7fd f920 	bl	8002918 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e04c      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056e6:	4b28      	ldr	r3, [pc, #160]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1f0      	bne.n	80056d4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80056f2:	4b25      	ldr	r3, [pc, #148]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 80056f4:	68da      	ldr	r2, [r3, #12]
 80056f6:	4924      	ldr	r1, [pc, #144]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 80056f8:	4b25      	ldr	r3, [pc, #148]	@ (8005790 <HAL_RCC_OscConfig+0x620>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	60cb      	str	r3, [r1, #12]
 80056fe:	e03e      	b.n	800577e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d101      	bne.n	800570c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e039      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800570c:	4b1e      	ldr	r3, [pc, #120]	@ (8005788 <HAL_RCC_OscConfig+0x618>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f003 0203 	and.w	r2, r3, #3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	429a      	cmp	r2, r3
 800571e:	d12c      	bne.n	800577a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572a:	3b01      	subs	r3, #1
 800572c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800572e:	429a      	cmp	r2, r3
 8005730:	d123      	bne.n	800577a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800573e:	429a      	cmp	r2, r3
 8005740:	d11b      	bne.n	800577a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800574c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800574e:	429a      	cmp	r2, r3
 8005750:	d113      	bne.n	800577a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800575c:	085b      	lsrs	r3, r3, #1
 800575e:	3b01      	subs	r3, #1
 8005760:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005762:	429a      	cmp	r2, r3
 8005764:	d109      	bne.n	800577a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005770:	085b      	lsrs	r3, r3, #1
 8005772:	3b01      	subs	r3, #1
 8005774:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005776:	429a      	cmp	r2, r3
 8005778:	d001      	beq.n	800577e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e000      	b.n	8005780 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3720      	adds	r7, #32
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40021000 	.word	0x40021000
 800578c:	019f800c 	.word	0x019f800c
 8005790:	feeefffc 	.word	0xfeeefffc

08005794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800579e:	2300      	movs	r3, #0
 80057a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d101      	bne.n	80057ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e11e      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057ac:	4b91      	ldr	r3, [pc, #580]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 030f 	and.w	r3, r3, #15
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d910      	bls.n	80057dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ba:	4b8e      	ldr	r3, [pc, #568]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f023 020f 	bic.w	r2, r3, #15
 80057c2:	498c      	ldr	r1, [pc, #560]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ca:	4b8a      	ldr	r3, [pc, #552]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	683a      	ldr	r2, [r7, #0]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d001      	beq.n	80057dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e106      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d073      	beq.n	80058d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	2b03      	cmp	r3, #3
 80057ee:	d129      	bne.n	8005844 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057f0:	4b81      	ldr	r3, [pc, #516]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e0f4      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005800:	f000 f9d0 	bl	8005ba4 <RCC_GetSysClockFreqFromPLLSource>
 8005804:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	4a7c      	ldr	r2, [pc, #496]	@ (80059fc <HAL_RCC_ClockConfig+0x268>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d93f      	bls.n	800588e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800580e:	4b7a      	ldr	r3, [pc, #488]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d009      	beq.n	800582e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005822:	2b00      	cmp	r3, #0
 8005824:	d033      	beq.n	800588e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800582a:	2b00      	cmp	r3, #0
 800582c:	d12f      	bne.n	800588e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800582e:	4b72      	ldr	r3, [pc, #456]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005836:	4a70      	ldr	r2, [pc, #448]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800583c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800583e:	2380      	movs	r3, #128	@ 0x80
 8005840:	617b      	str	r3, [r7, #20]
 8005842:	e024      	b.n	800588e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	2b02      	cmp	r3, #2
 800584a:	d107      	bne.n	800585c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800584c:	4b6a      	ldr	r3, [pc, #424]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d109      	bne.n	800586c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e0c6      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800585c:	4b66      	ldr	r3, [pc, #408]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005864:	2b00      	cmp	r3, #0
 8005866:	d101      	bne.n	800586c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e0be      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800586c:	f000 f8ce 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 8005870:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	4a61      	ldr	r2, [pc, #388]	@ (80059fc <HAL_RCC_ClockConfig+0x268>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d909      	bls.n	800588e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800587a:	4b5f      	ldr	r3, [pc, #380]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005882:	4a5d      	ldr	r2, [pc, #372]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005888:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800588a:	2380      	movs	r3, #128	@ 0x80
 800588c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800588e:	4b5a      	ldr	r3, [pc, #360]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f023 0203 	bic.w	r2, r3, #3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	4957      	ldr	r1, [pc, #348]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800589c:	4313      	orrs	r3, r2
 800589e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058a0:	f7fd f83a 	bl	8002918 <HAL_GetTick>
 80058a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058a6:	e00a      	b.n	80058be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058a8:	f7fd f836 	bl	8002918 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e095      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058be:	4b4e      	ldr	r3, [pc, #312]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f003 020c 	and.w	r2, r3, #12
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d1eb      	bne.n	80058a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d023      	beq.n	8005924 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0304 	and.w	r3, r3, #4
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d005      	beq.n	80058f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058e8:	4b43      	ldr	r3, [pc, #268]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	4a42      	ldr	r2, [pc, #264]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80058ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80058f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d007      	beq.n	8005910 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005900:	4b3d      	ldr	r3, [pc, #244]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005908:	4a3b      	ldr	r2, [pc, #236]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800590a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800590e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005910:	4b39      	ldr	r3, [pc, #228]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	4936      	ldr	r1, [pc, #216]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800591e:	4313      	orrs	r3, r2
 8005920:	608b      	str	r3, [r1, #8]
 8005922:	e008      	b.n	8005936 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	2b80      	cmp	r3, #128	@ 0x80
 8005928:	d105      	bne.n	8005936 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800592a:	4b33      	ldr	r3, [pc, #204]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	4a32      	ldr	r2, [pc, #200]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 8005930:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005934:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005936:	4b2f      	ldr	r3, [pc, #188]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 030f 	and.w	r3, r3, #15
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	429a      	cmp	r2, r3
 8005942:	d21d      	bcs.n	8005980 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005944:	4b2b      	ldr	r3, [pc, #172]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f023 020f 	bic.w	r2, r3, #15
 800594c:	4929      	ldr	r1, [pc, #164]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	4313      	orrs	r3, r2
 8005952:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005954:	f7fc ffe0 	bl	8002918 <HAL_GetTick>
 8005958:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800595a:	e00a      	b.n	8005972 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800595c:	f7fc ffdc 	bl	8002918 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800596a:	4293      	cmp	r3, r2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e03b      	b.n	80059ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005972:	4b20      	ldr	r3, [pc, #128]	@ (80059f4 <HAL_RCC_ClockConfig+0x260>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 030f 	and.w	r3, r3, #15
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	429a      	cmp	r2, r3
 800597e:	d1ed      	bne.n	800595c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0304 	and.w	r3, r3, #4
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800598c:	4b1a      	ldr	r3, [pc, #104]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	4917      	ldr	r1, [pc, #92]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 800599a:	4313      	orrs	r3, r2
 800599c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0308 	and.w	r3, r3, #8
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d009      	beq.n	80059be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059aa:	4b13      	ldr	r3, [pc, #76]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	00db      	lsls	r3, r3, #3
 80059b8:	490f      	ldr	r1, [pc, #60]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059be:	f000 f825 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 80059c2:	4602      	mov	r2, r0
 80059c4:	4b0c      	ldr	r3, [pc, #48]	@ (80059f8 <HAL_RCC_ClockConfig+0x264>)
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	091b      	lsrs	r3, r3, #4
 80059ca:	f003 030f 	and.w	r3, r3, #15
 80059ce:	490c      	ldr	r1, [pc, #48]	@ (8005a00 <HAL_RCC_ClockConfig+0x26c>)
 80059d0:	5ccb      	ldrb	r3, [r1, r3]
 80059d2:	f003 031f 	and.w	r3, r3, #31
 80059d6:	fa22 f303 	lsr.w	r3, r2, r3
 80059da:	4a0a      	ldr	r2, [pc, #40]	@ (8005a04 <HAL_RCC_ClockConfig+0x270>)
 80059dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80059de:	4b0a      	ldr	r3, [pc, #40]	@ (8005a08 <HAL_RCC_ClockConfig+0x274>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fc fda8 	bl	8002538 <HAL_InitTick>
 80059e8:	4603      	mov	r3, r0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3718      	adds	r7, #24
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	40022000 	.word	0x40022000
 80059f8:	40021000 	.word	0x40021000
 80059fc:	04c4b400 	.word	0x04c4b400
 8005a00:	08010a38 	.word	0x08010a38
 8005a04:	20000410 	.word	0x20000410
 8005a08:	20000414 	.word	0x20000414

08005a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005a12:	4b2c      	ldr	r3, [pc, #176]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 030c 	and.w	r3, r3, #12
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	d102      	bne.n	8005a24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8005ac8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005a20:	613b      	str	r3, [r7, #16]
 8005a22:	e047      	b.n	8005ab4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005a24:	4b27      	ldr	r3, [pc, #156]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f003 030c 	and.w	r3, r3, #12
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d102      	bne.n	8005a36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a30:	4b26      	ldr	r3, [pc, #152]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a32:	613b      	str	r3, [r7, #16]
 8005a34:	e03e      	b.n	8005ab4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005a36:	4b23      	ldr	r3, [pc, #140]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f003 030c 	and.w	r3, r3, #12
 8005a3e:	2b0c      	cmp	r3, #12
 8005a40:	d136      	bne.n	8005ab0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a42:	4b20      	ldr	r3, [pc, #128]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	091b      	lsrs	r3, r3, #4
 8005a52:	f003 030f 	and.w	r3, r3, #15
 8005a56:	3301      	adds	r3, #1
 8005a58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b03      	cmp	r3, #3
 8005a5e:	d10c      	bne.n	8005a7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a60:	4a1a      	ldr	r2, [pc, #104]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a68:	4a16      	ldr	r2, [pc, #88]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a6a:	68d2      	ldr	r2, [r2, #12]
 8005a6c:	0a12      	lsrs	r2, r2, #8
 8005a6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a72:	fb02 f303 	mul.w	r3, r2, r3
 8005a76:	617b      	str	r3, [r7, #20]
      break;
 8005a78:	e00c      	b.n	8005a94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a7a:	4a13      	ldr	r2, [pc, #76]	@ (8005ac8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a82:	4a10      	ldr	r2, [pc, #64]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a84:	68d2      	ldr	r2, [r2, #12]
 8005a86:	0a12      	lsrs	r2, r2, #8
 8005a88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a8c:	fb02 f303 	mul.w	r3, r2, r3
 8005a90:	617b      	str	r3, [r7, #20]
      break;
 8005a92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a94:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	0e5b      	lsrs	r3, r3, #25
 8005a9a:	f003 0303 	and.w	r3, r3, #3
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aac:	613b      	str	r3, [r7, #16]
 8005aae:	e001      	b.n	8005ab4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005ab4:	693b      	ldr	r3, [r7, #16]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	371c      	adds	r7, #28
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40021000 	.word	0x40021000
 8005ac8:	00f42400 	.word	0x00f42400
 8005acc:	007a1200 	.word	0x007a1200

08005ad0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	@ (8005ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	20000410 	.word	0x20000410

08005ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005aec:	f7ff fff0 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 8005af0:	4602      	mov	r2, r0
 8005af2:	4b06      	ldr	r3, [pc, #24]	@ (8005b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	0a1b      	lsrs	r3, r3, #8
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	4904      	ldr	r1, [pc, #16]	@ (8005b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005afe:	5ccb      	ldrb	r3, [r1, r3]
 8005b00:	f003 031f 	and.w	r3, r3, #31
 8005b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	40021000 	.word	0x40021000
 8005b10:	08010a48 	.word	0x08010a48

08005b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b18:	f7ff ffda 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	4b06      	ldr	r3, [pc, #24]	@ (8005b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	0adb      	lsrs	r3, r3, #11
 8005b24:	f003 0307 	and.w	r3, r3, #7
 8005b28:	4904      	ldr	r1, [pc, #16]	@ (8005b3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b2a:	5ccb      	ldrb	r3, [r1, r3]
 8005b2c:	f003 031f 	and.w	r3, r3, #31
 8005b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40021000 	.word	0x40021000
 8005b3c:	08010a48 	.word	0x08010a48

08005b40 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	220f      	movs	r2, #15
 8005b4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005b50:	4b12      	ldr	r3, [pc, #72]	@ (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f003 0203 	and.w	r2, r3, #3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005b68:	4b0c      	ldr	r3, [pc, #48]	@ (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005b74:	4b09      	ldr	r3, [pc, #36]	@ (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	08db      	lsrs	r3, r3, #3
 8005b7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005b82:	4b07      	ldr	r3, [pc, #28]	@ (8005ba0 <HAL_RCC_GetClockConfig+0x60>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 020f 	and.w	r2, r3, #15
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	601a      	str	r2, [r3, #0]
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	40021000 	.word	0x40021000
 8005ba0:	40022000 	.word	0x40022000

08005ba4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005baa:	4b1e      	ldr	r3, [pc, #120]	@ (8005c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	f003 0303 	and.w	r3, r3, #3
 8005bb2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8005c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	091b      	lsrs	r3, r3, #4
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	2b03      	cmp	r3, #3
 8005bc6:	d10c      	bne.n	8005be2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bc8:	4a17      	ldr	r2, [pc, #92]	@ (8005c28 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd0:	4a14      	ldr	r2, [pc, #80]	@ (8005c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bd2:	68d2      	ldr	r2, [r2, #12]
 8005bd4:	0a12      	lsrs	r2, r2, #8
 8005bd6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005bda:	fb02 f303 	mul.w	r3, r2, r3
 8005bde:	617b      	str	r3, [r7, #20]
    break;
 8005be0:	e00c      	b.n	8005bfc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005be2:	4a12      	ldr	r2, [pc, #72]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bea:	4a0e      	ldr	r2, [pc, #56]	@ (8005c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bec:	68d2      	ldr	r2, [r2, #12]
 8005bee:	0a12      	lsrs	r2, r2, #8
 8005bf0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005bf4:	fb02 f303 	mul.w	r3, r2, r3
 8005bf8:	617b      	str	r3, [r7, #20]
    break;
 8005bfa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005bfc:	4b09      	ldr	r3, [pc, #36]	@ (8005c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	0e5b      	lsrs	r3, r3, #25
 8005c02:	f003 0303 	and.w	r3, r3, #3
 8005c06:	3301      	adds	r3, #1
 8005c08:	005b      	lsls	r3, r3, #1
 8005c0a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c14:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005c16:	687b      	ldr	r3, [r7, #4]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	371c      	adds	r7, #28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	40021000 	.word	0x40021000
 8005c28:	007a1200 	.word	0x007a1200
 8005c2c:	00f42400 	.word	0x00f42400

08005c30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c38:	2300      	movs	r3, #0
 8005c3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 8098 	beq.w	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c52:	4b43      	ldr	r3, [pc, #268]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10d      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c5e:	4b40      	ldr	r3, [pc, #256]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c62:	4a3f      	ldr	r2, [pc, #252]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c68:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c72:	60bb      	str	r3, [r7, #8]
 8005c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c76:	2301      	movs	r3, #1
 8005c78:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c7a:	4b3a      	ldr	r3, [pc, #232]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a39      	ldr	r2, [pc, #228]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c86:	f7fc fe47 	bl	8002918 <HAL_GetTick>
 8005c8a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c8c:	e009      	b.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c8e:	f7fc fe43 	bl	8002918 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d902      	bls.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	74fb      	strb	r3, [r7, #19]
        break;
 8005ca0:	e005      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ca2:	4b30      	ldr	r3, [pc, #192]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0ef      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005cae:	7cfb      	ldrb	r3, [r7, #19]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d159      	bne.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cbe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d01e      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d019      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005cd0:	4b23      	ldr	r3, [pc, #140]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005cdc:	4b20      	ldr	r3, [pc, #128]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce2:	4a1f      	ldr	r2, [pc, #124]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005cec:	4b1c      	ldr	r3, [pc, #112]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cf4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005cfc:	4a18      	ldr	r2, [pc, #96]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d016      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d0e:	f7fc fe03 	bl	8002918 <HAL_GetTick>
 8005d12:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d14:	e00b      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d16:	f7fc fdff 	bl	8002918 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d902      	bls.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	74fb      	strb	r3, [r7, #19]
            break;
 8005d2c:	e006      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d0ec      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005d3c:	7cfb      	ldrb	r3, [r7, #19]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10b      	bne.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d42:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d50:	4903      	ldr	r1, [pc, #12]	@ (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005d58:	e008      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d5a:	7cfb      	ldrb	r3, [r7, #19]
 8005d5c:	74bb      	strb	r3, [r7, #18]
 8005d5e:	e005      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005d60:	40021000 	.word	0x40021000
 8005d64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d68:	7cfb      	ldrb	r3, [r7, #19]
 8005d6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d6c:	7c7b      	ldrb	r3, [r7, #17]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d105      	bne.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d72:	4ba6      	ldr	r3, [pc, #664]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d76:	4aa5      	ldr	r2, [pc, #660]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d8a:	4ba0      	ldr	r3, [pc, #640]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d90:	f023 0203 	bic.w	r2, r3, #3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	499c      	ldr	r1, [pc, #624]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0302 	and.w	r3, r3, #2
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00a      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005dac:	4b97      	ldr	r3, [pc, #604]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005db2:	f023 020c 	bic.w	r2, r3, #12
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	4994      	ldr	r1, [pc, #592]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00a      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005dce:	4b8f      	ldr	r3, [pc, #572]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	498b      	ldr	r1, [pc, #556]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0308 	and.w	r3, r3, #8
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d00a      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005df0:	4b86      	ldr	r3, [pc, #536]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005df6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	4983      	ldr	r1, [pc, #524]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0320 	and.w	r3, r3, #32
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00a      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e12:	4b7e      	ldr	r3, [pc, #504]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e18:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	497a      	ldr	r1, [pc, #488]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00a      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e34:	4b75      	ldr	r3, [pc, #468]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	4972      	ldr	r1, [pc, #456]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00a      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e56:	4b6d      	ldr	r3, [pc, #436]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e5c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	4969      	ldr	r1, [pc, #420]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00a      	beq.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e78:	4b64      	ldr	r3, [pc, #400]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e7e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	4961      	ldr	r1, [pc, #388]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e9a:	4b5c      	ldr	r3, [pc, #368]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea8:	4958      	ldr	r1, [pc, #352]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d015      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ebc:	4b53      	ldr	r3, [pc, #332]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ec2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eca:	4950      	ldr	r1, [pc, #320]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eda:	d105      	bne.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005edc:	4b4b      	ldr	r3, [pc, #300]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	4a4a      	ldr	r2, [pc, #296]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ee2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ee6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d015      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005ef4:	4b45      	ldr	r3, [pc, #276]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005efa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f02:	4942      	ldr	r1, [pc, #264]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f04:	4313      	orrs	r3, r2
 8005f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f12:	d105      	bne.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f14:	4b3d      	ldr	r3, [pc, #244]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	4a3c      	ldr	r2, [pc, #240]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f1e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d015      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f2c:	4b37      	ldr	r3, [pc, #220]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f32:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f3a:	4934      	ldr	r1, [pc, #208]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f4a:	d105      	bne.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	4a2e      	ldr	r2, [pc, #184]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f56:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d015      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f64:	4b29      	ldr	r3, [pc, #164]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f72:	4926      	ldr	r1, [pc, #152]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f82:	d105      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f84:	4b21      	ldr	r3, [pc, #132]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	4a20      	ldr	r2, [pc, #128]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f8e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d015      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fa2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005faa:	4918      	ldr	r1, [pc, #96]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fac:	4313      	orrs	r3, r2
 8005fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fba:	d105      	bne.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fbc:	4b13      	ldr	r3, [pc, #76]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	4a12      	ldr	r2, [pc, #72]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fc6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d015      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fda:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe2:	490a      	ldr	r1, [pc, #40]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ff2:	d105      	bne.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ff4:	4b05      	ldr	r3, [pc, #20]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4a04      	ldr	r2, [pc, #16]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ffa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ffe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006000:	7cbb      	ldrb	r3, [r7, #18]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	40021000 	.word	0x40021000

08006010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e049      	b.n	80060b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d106      	bne.n	800603c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fc fa32 	bl	80024a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2202      	movs	r2, #2
 8006040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	3304      	adds	r3, #4
 800604c:	4619      	mov	r1, r3
 800604e:	4610      	mov	r0, r2
 8006050:	f000 fb9c 	bl	800678c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3708      	adds	r7, #8
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
	...

080060c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d001      	beq.n	80060d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e042      	b.n	800615e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2202      	movs	r2, #2
 80060dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a21      	ldr	r2, [pc, #132]	@ (800616c <HAL_TIM_Base_Start+0xac>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d018      	beq.n	800611c <HAL_TIM_Base_Start+0x5c>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060f2:	d013      	beq.n	800611c <HAL_TIM_Base_Start+0x5c>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006170 <HAL_TIM_Base_Start+0xb0>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d00e      	beq.n	800611c <HAL_TIM_Base_Start+0x5c>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a1c      	ldr	r2, [pc, #112]	@ (8006174 <HAL_TIM_Base_Start+0xb4>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d009      	beq.n	800611c <HAL_TIM_Base_Start+0x5c>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a1a      	ldr	r2, [pc, #104]	@ (8006178 <HAL_TIM_Base_Start+0xb8>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d004      	beq.n	800611c <HAL_TIM_Base_Start+0x5c>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a19      	ldr	r2, [pc, #100]	@ (800617c <HAL_TIM_Base_Start+0xbc>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d115      	bne.n	8006148 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	4b17      	ldr	r3, [pc, #92]	@ (8006180 <HAL_TIM_Base_Start+0xc0>)
 8006124:	4013      	ands	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2b06      	cmp	r3, #6
 800612c:	d015      	beq.n	800615a <HAL_TIM_Base_Start+0x9a>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006134:	d011      	beq.n	800615a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0201 	orr.w	r2, r2, #1
 8006144:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006146:	e008      	b.n	800615a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f042 0201 	orr.w	r2, r2, #1
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	e000      	b.n	800615c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	40012c00 	.word	0x40012c00
 8006170:	40000400 	.word	0x40000400
 8006174:	40000800 	.word	0x40000800
 8006178:	40013400 	.word	0x40013400
 800617c:	40014000 	.word	0x40014000
 8006180:	00010007 	.word	0x00010007

08006184 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6a1a      	ldr	r2, [r3, #32]
 8006192:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006196:	4013      	ands	r3, r2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10f      	bne.n	80061bc <HAL_TIM_Base_Stop+0x38>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6a1a      	ldr	r2, [r3, #32]
 80061a2:	f244 4344 	movw	r3, #17476	@ 0x4444
 80061a6:	4013      	ands	r3, r2
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d107      	bne.n	80061bc <HAL_TIM_Base_Stop+0x38>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0201 	bic.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
	...

080061d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d001      	beq.n	80061ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e04a      	b.n	8006282 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2202      	movs	r2, #2
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0201 	orr.w	r2, r2, #1
 8006202:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a21      	ldr	r2, [pc, #132]	@ (8006290 <HAL_TIM_Base_Start_IT+0xbc>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d018      	beq.n	8006240 <HAL_TIM_Base_Start_IT+0x6c>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006216:	d013      	beq.n	8006240 <HAL_TIM_Base_Start_IT+0x6c>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a1d      	ldr	r2, [pc, #116]	@ (8006294 <HAL_TIM_Base_Start_IT+0xc0>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d00e      	beq.n	8006240 <HAL_TIM_Base_Start_IT+0x6c>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a1c      	ldr	r2, [pc, #112]	@ (8006298 <HAL_TIM_Base_Start_IT+0xc4>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d009      	beq.n	8006240 <HAL_TIM_Base_Start_IT+0x6c>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a1a      	ldr	r2, [pc, #104]	@ (800629c <HAL_TIM_Base_Start_IT+0xc8>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d004      	beq.n	8006240 <HAL_TIM_Base_Start_IT+0x6c>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a19      	ldr	r2, [pc, #100]	@ (80062a0 <HAL_TIM_Base_Start_IT+0xcc>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d115      	bne.n	800626c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	689a      	ldr	r2, [r3, #8]
 8006246:	4b17      	ldr	r3, [pc, #92]	@ (80062a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006248:	4013      	ands	r3, r2
 800624a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b06      	cmp	r3, #6
 8006250:	d015      	beq.n	800627e <HAL_TIM_Base_Start_IT+0xaa>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006258:	d011      	beq.n	800627e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f042 0201 	orr.w	r2, r2, #1
 8006268:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800626a:	e008      	b.n	800627e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f042 0201 	orr.w	r2, r2, #1
 800627a:	601a      	str	r2, [r3, #0]
 800627c:	e000      	b.n	8006280 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800627e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40012c00 	.word	0x40012c00
 8006294:	40000400 	.word	0x40000400
 8006298:	40000800 	.word	0x40000800
 800629c:	40013400 	.word	0x40013400
 80062a0:	40014000 	.word	0x40014000
 80062a4:	00010007 	.word	0x00010007

080062a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d020      	beq.n	800630c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f003 0302 	and.w	r3, r3, #2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d01b      	beq.n	800630c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f06f 0202 	mvn.w	r2, #2
 80062dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	699b      	ldr	r3, [r3, #24]
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d003      	beq.n	80062fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 fa2c 	bl	8006750 <HAL_TIM_IC_CaptureCallback>
 80062f8:	e005      	b.n	8006306 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fa1e 	bl	800673c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 fa2f 	bl	8006764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f003 0304 	and.w	r3, r3, #4
 8006312:	2b00      	cmp	r3, #0
 8006314:	d020      	beq.n	8006358 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b00      	cmp	r3, #0
 800631e:	d01b      	beq.n	8006358 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f06f 0204 	mvn.w	r2, #4
 8006328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2202      	movs	r2, #2
 800632e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 fa06 	bl	8006750 <HAL_TIM_IC_CaptureCallback>
 8006344:	e005      	b.n	8006352 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f9f8 	bl	800673c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fa09 	bl	8006764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	f003 0308 	and.w	r3, r3, #8
 800635e:	2b00      	cmp	r3, #0
 8006360:	d020      	beq.n	80063a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f003 0308 	and.w	r3, r3, #8
 8006368:	2b00      	cmp	r3, #0
 800636a:	d01b      	beq.n	80063a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f06f 0208 	mvn.w	r2, #8
 8006374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2204      	movs	r2, #4
 800637a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	f003 0303 	and.w	r3, r3, #3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d003      	beq.n	8006392 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f9e0 	bl	8006750 <HAL_TIM_IC_CaptureCallback>
 8006390:	e005      	b.n	800639e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f9d2 	bl	800673c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f9e3 	bl	8006764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f003 0310 	and.w	r3, r3, #16
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d020      	beq.n	80063f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d01b      	beq.n	80063f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f06f 0210 	mvn.w	r2, #16
 80063c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2208      	movs	r2, #8
 80063c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f9ba 	bl	8006750 <HAL_TIM_IC_CaptureCallback>
 80063dc:	e005      	b.n	80063ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f9ac 	bl	800673c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f9bd 	bl	8006764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00c      	beq.n	8006414 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b00      	cmp	r3, #0
 8006402:	d007      	beq.n	8006414 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f06f 0201 	mvn.w	r2, #1
 800640c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f7fb fe7a 	bl	8002108 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800641a:	2b00      	cmp	r3, #0
 800641c:	d104      	bne.n	8006428 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00c      	beq.n	8006442 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800642e:	2b00      	cmp	r3, #0
 8006430:	d007      	beq.n	8006442 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800643a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 fb69 	bl	8006b14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00c      	beq.n	8006466 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006452:	2b00      	cmp	r3, #0
 8006454:	d007      	beq.n	8006466 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800645e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 fb61 	bl	8006b28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00c      	beq.n	800648a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006476:	2b00      	cmp	r3, #0
 8006478:	d007      	beq.n	800648a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f977 	bl	8006778 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	f003 0320 	and.w	r3, r3, #32
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00c      	beq.n	80064ae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d007      	beq.n	80064ae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f06f 0220 	mvn.w	r2, #32
 80064a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 fb29 	bl	8006b00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00c      	beq.n	80064d2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d007      	beq.n	80064d2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80064ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 fb35 	bl	8006b3c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00c      	beq.n	80064f6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80064ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 fb2d 	bl	8006b50 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00c      	beq.n	800651a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d007      	beq.n	800651a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 fb25 	bl	8006b64 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00c      	beq.n	800653e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d007      	beq.n	800653e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fb1d 	bl	8006b78 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800653e:	bf00      	nop
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
	...

08006548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006552:	2300      	movs	r3, #0
 8006554:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_TIM_ConfigClockSource+0x1c>
 8006560:	2302      	movs	r3, #2
 8006562:	e0de      	b.n	8006722 <HAL_TIM_ConfigClockSource+0x1da>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006582:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006586:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800658e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a63      	ldr	r2, [pc, #396]	@ (800672c <HAL_TIM_ConfigClockSource+0x1e4>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	f000 80a9 	beq.w	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 80065a4:	4a61      	ldr	r2, [pc, #388]	@ (800672c <HAL_TIM_ConfigClockSource+0x1e4>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	f200 80ae 	bhi.w	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 80065ac:	4a60      	ldr	r2, [pc, #384]	@ (8006730 <HAL_TIM_ConfigClockSource+0x1e8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	f000 80a1 	beq.w	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 80065b4:	4a5e      	ldr	r2, [pc, #376]	@ (8006730 <HAL_TIM_ConfigClockSource+0x1e8>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	f200 80a6 	bhi.w	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 80065bc:	4a5d      	ldr	r2, [pc, #372]	@ (8006734 <HAL_TIM_ConfigClockSource+0x1ec>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	f000 8099 	beq.w	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 80065c4:	4a5b      	ldr	r2, [pc, #364]	@ (8006734 <HAL_TIM_ConfigClockSource+0x1ec>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	f200 809e 	bhi.w	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 80065cc:	4a5a      	ldr	r2, [pc, #360]	@ (8006738 <HAL_TIM_ConfigClockSource+0x1f0>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	f000 8091 	beq.w	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 80065d4:	4a58      	ldr	r2, [pc, #352]	@ (8006738 <HAL_TIM_ConfigClockSource+0x1f0>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	f200 8096 	bhi.w	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 80065dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065e0:	f000 8089 	beq.w	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 80065e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065e8:	f200 808e 	bhi.w	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 80065ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065f0:	d03e      	beq.n	8006670 <HAL_TIM_ConfigClockSource+0x128>
 80065f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065f6:	f200 8087 	bhi.w	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 80065fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065fe:	f000 8086 	beq.w	800670e <HAL_TIM_ConfigClockSource+0x1c6>
 8006602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006606:	d87f      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006608:	2b70      	cmp	r3, #112	@ 0x70
 800660a:	d01a      	beq.n	8006642 <HAL_TIM_ConfigClockSource+0xfa>
 800660c:	2b70      	cmp	r3, #112	@ 0x70
 800660e:	d87b      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006610:	2b60      	cmp	r3, #96	@ 0x60
 8006612:	d050      	beq.n	80066b6 <HAL_TIM_ConfigClockSource+0x16e>
 8006614:	2b60      	cmp	r3, #96	@ 0x60
 8006616:	d877      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006618:	2b50      	cmp	r3, #80	@ 0x50
 800661a:	d03c      	beq.n	8006696 <HAL_TIM_ConfigClockSource+0x14e>
 800661c:	2b50      	cmp	r3, #80	@ 0x50
 800661e:	d873      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006620:	2b40      	cmp	r3, #64	@ 0x40
 8006622:	d058      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0x18e>
 8006624:	2b40      	cmp	r3, #64	@ 0x40
 8006626:	d86f      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006628:	2b30      	cmp	r3, #48	@ 0x30
 800662a:	d064      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 800662c:	2b30      	cmp	r3, #48	@ 0x30
 800662e:	d86b      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006630:	2b20      	cmp	r3, #32
 8006632:	d060      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8006634:	2b20      	cmp	r3, #32
 8006636:	d867      	bhi.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
 8006638:	2b00      	cmp	r3, #0
 800663a:	d05c      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 800663c:	2b10      	cmp	r3, #16
 800663e:	d05a      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8006640:	e062      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006652:	f000 f9b3 	bl	80069bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006664:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68ba      	ldr	r2, [r7, #8]
 800666c:	609a      	str	r2, [r3, #8]
      break;
 800666e:	e04f      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006680:	f000 f99c 	bl	80069bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689a      	ldr	r2, [r3, #8]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006692:	609a      	str	r2, [r3, #8]
      break;
 8006694:	e03c      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066a2:	461a      	mov	r2, r3
 80066a4:	f000 f90e 	bl	80068c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2150      	movs	r1, #80	@ 0x50
 80066ae:	4618      	mov	r0, r3
 80066b0:	f000 f967 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 80066b4:	e02c      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066c2:	461a      	mov	r2, r3
 80066c4:	f000 f92d 	bl	8006922 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2160      	movs	r1, #96	@ 0x60
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 f957 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 80066d4:	e01c      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066e2:	461a      	mov	r2, r3
 80066e4:	f000 f8ee 	bl	80068c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2140      	movs	r1, #64	@ 0x40
 80066ee:	4618      	mov	r0, r3
 80066f0:	f000 f947 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 80066f4:	e00c      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4619      	mov	r1, r3
 8006700:	4610      	mov	r0, r2
 8006702:	f000 f93e 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 8006706:	e003      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	73fb      	strb	r3, [r7, #15]
      break;
 800670c:	e000      	b.n	8006710 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800670e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006720:	7bfb      	ldrb	r3, [r7, #15]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	00100070 	.word	0x00100070
 8006730:	00100040 	.word	0x00100040
 8006734:	00100030 	.word	0x00100030
 8006738:	00100020 	.word	0x00100020

0800673c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a42      	ldr	r2, [pc, #264]	@ (80068a8 <TIM_Base_SetConfig+0x11c>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d00f      	beq.n	80067c4 <TIM_Base_SetConfig+0x38>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067aa:	d00b      	beq.n	80067c4 <TIM_Base_SetConfig+0x38>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a3f      	ldr	r2, [pc, #252]	@ (80068ac <TIM_Base_SetConfig+0x120>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d007      	beq.n	80067c4 <TIM_Base_SetConfig+0x38>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a3e      	ldr	r2, [pc, #248]	@ (80068b0 <TIM_Base_SetConfig+0x124>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d003      	beq.n	80067c4 <TIM_Base_SetConfig+0x38>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a3d      	ldr	r2, [pc, #244]	@ (80068b4 <TIM_Base_SetConfig+0x128>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d108      	bne.n	80067d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a33      	ldr	r2, [pc, #204]	@ (80068a8 <TIM_Base_SetConfig+0x11c>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d01b      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e4:	d017      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a30      	ldr	r2, [pc, #192]	@ (80068ac <TIM_Base_SetConfig+0x120>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d013      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a2f      	ldr	r2, [pc, #188]	@ (80068b0 <TIM_Base_SetConfig+0x124>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d00f      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a2e      	ldr	r2, [pc, #184]	@ (80068b4 <TIM_Base_SetConfig+0x128>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d00b      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a2d      	ldr	r2, [pc, #180]	@ (80068b8 <TIM_Base_SetConfig+0x12c>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d007      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a2c      	ldr	r2, [pc, #176]	@ (80068bc <TIM_Base_SetConfig+0x130>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d003      	beq.n	8006816 <TIM_Base_SetConfig+0x8a>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a2b      	ldr	r2, [pc, #172]	@ (80068c0 <TIM_Base_SetConfig+0x134>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d108      	bne.n	8006828 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800681c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	4313      	orrs	r3, r2
 8006826:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	4313      	orrs	r3, r2
 8006834:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	689a      	ldr	r2, [r3, #8]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a16      	ldr	r2, [pc, #88]	@ (80068a8 <TIM_Base_SetConfig+0x11c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00f      	beq.n	8006874 <TIM_Base_SetConfig+0xe8>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a17      	ldr	r2, [pc, #92]	@ (80068b4 <TIM_Base_SetConfig+0x128>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d00b      	beq.n	8006874 <TIM_Base_SetConfig+0xe8>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a16      	ldr	r2, [pc, #88]	@ (80068b8 <TIM_Base_SetConfig+0x12c>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d007      	beq.n	8006874 <TIM_Base_SetConfig+0xe8>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <TIM_Base_SetConfig+0x130>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d003      	beq.n	8006874 <TIM_Base_SetConfig+0xe8>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a14      	ldr	r2, [pc, #80]	@ (80068c0 <TIM_Base_SetConfig+0x134>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d103      	bne.n	800687c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	691a      	ldr	r2, [r3, #16]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b01      	cmp	r3, #1
 800688c:	d105      	bne.n	800689a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	691b      	ldr	r3, [r3, #16]
 8006892:	f023 0201 	bic.w	r2, r3, #1
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	611a      	str	r2, [r3, #16]
  }
}
 800689a:	bf00      	nop
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	40012c00 	.word	0x40012c00
 80068ac:	40000400 	.word	0x40000400
 80068b0:	40000800 	.word	0x40000800
 80068b4:	40013400 	.word	0x40013400
 80068b8:	40014000 	.word	0x40014000
 80068bc:	40014400 	.word	0x40014400
 80068c0:	40014800 	.word	0x40014800

080068c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	f023 0201 	bic.w	r2, r3, #1
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	011b      	lsls	r3, r3, #4
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f023 030a 	bic.w	r3, r3, #10
 8006900:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	621a      	str	r2, [r3, #32]
}
 8006916:	bf00      	nop
 8006918:	371c      	adds	r7, #28
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006922:	b480      	push	{r7}
 8006924:	b087      	sub	sp, #28
 8006926:	af00      	add	r7, sp, #0
 8006928:	60f8      	str	r0, [r7, #12]
 800692a:	60b9      	str	r1, [r7, #8]
 800692c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	f023 0210 	bic.w	r2, r3, #16
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800694c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	031b      	lsls	r3, r3, #12
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800695e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	011b      	lsls	r3, r3, #4
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	4313      	orrs	r3, r2
 8006968:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	621a      	str	r2, [r3, #32]
}
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006982:	b480      	push	{r7}
 8006984:	b085      	sub	sp, #20
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
 800698a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800699c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	f043 0307 	orr.w	r3, r3, #7
 80069a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	609a      	str	r2, [r3, #8]
}
 80069b0:	bf00      	nop
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
 80069c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	021a      	lsls	r2, r3, #8
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	431a      	orrs	r2, r3
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	697a      	ldr	r2, [r7, #20]
 80069ee:	609a      	str	r2, [r3, #8]
}
 80069f0:	bf00      	nop
 80069f2:	371c      	adds	r7, #28
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d101      	bne.n	8006a14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a10:	2302      	movs	r3, #2
 8006a12:	e065      	b.n	8006ae0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a2c      	ldr	r2, [pc, #176]	@ (8006aec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d004      	beq.n	8006a48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a2b      	ldr	r2, [pc, #172]	@ (8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d108      	bne.n	8006a5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006a60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a1b      	ldr	r2, [pc, #108]	@ (8006aec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d018      	beq.n	8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a8a:	d013      	beq.n	8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a18      	ldr	r2, [pc, #96]	@ (8006af4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d00e      	beq.n	8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a17      	ldr	r2, [pc, #92]	@ (8006af8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d009      	beq.n	8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a12      	ldr	r2, [pc, #72]	@ (8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d004      	beq.n	8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a13      	ldr	r2, [pc, #76]	@ (8006afc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d10c      	bne.n	8006ace <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr
 8006aec:	40012c00 	.word	0x40012c00
 8006af0:	40013400 	.word	0x40013400
 8006af4:	40000400 	.word	0x40000400
 8006af8:	40000800 	.word	0x40000800
 8006afc:	40014000 	.word	0x40014000

08006b00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e042      	b.n	8006c24 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d106      	bne.n	8006bb6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7fb fbe9 	bl	8002388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2224      	movs	r2, #36	@ 0x24
 8006bba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0201 	bic.w	r2, r2, #1
 8006bcc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d002      	beq.n	8006bdc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 ff04 	bl	80079e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 fc35 	bl	800744c <UART_SetConfig>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d101      	bne.n	8006bec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e01b      	b.n	8006c24 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0201 	orr.w	r2, r2, #1
 8006c1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 ff83 	bl	8007b28 <UART_CheckIdleState>
 8006c22:	4603      	mov	r3, r0
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3708      	adds	r7, #8
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08a      	sub	sp, #40	@ 0x28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	4613      	mov	r3, r2
 8006c38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c40:	2b20      	cmp	r3, #32
 8006c42:	d137      	bne.n	8006cb4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <HAL_UART_Receive_IT+0x24>
 8006c4a:	88fb      	ldrh	r3, [r7, #6]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e030      	b.n	8006cb6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a18      	ldr	r2, [pc, #96]	@ (8006cc0 <HAL_UART_Receive_IT+0x94>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d01f      	beq.n	8006ca4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d018      	beq.n	8006ca4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	e853 3f00 	ldrex	r3, [r3]
 8006c7e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c86:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c90:	623b      	str	r3, [r7, #32]
 8006c92:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c94:	69f9      	ldr	r1, [r7, #28]
 8006c96:	6a3a      	ldr	r2, [r7, #32]
 8006c98:	e841 2300 	strex	r3, r2, [r1]
 8006c9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d1e6      	bne.n	8006c72 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ca4:	88fb      	ldrh	r3, [r7, #6]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	68b9      	ldr	r1, [r7, #8]
 8006caa:	68f8      	ldr	r0, [r7, #12]
 8006cac:	f001 f854 	bl	8007d58 <UART_Start_Receive_IT>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	e000      	b.n	8006cb6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006cb4:	2302      	movs	r3, #2
  }
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3728      	adds	r7, #40	@ 0x28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	40008000 	.word	0x40008000

08006cc4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08a      	sub	sp, #40	@ 0x28
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd8:	2b20      	cmp	r3, #32
 8006cda:	d167      	bne.n	8006dac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d002      	beq.n	8006ce8 <HAL_UART_Transmit_DMA+0x24>
 8006ce2:	88fb      	ldrh	r3, [r7, #6]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e060      	b.n	8006dae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	68ba      	ldr	r2, [r7, #8]
 8006cf0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	88fa      	ldrh	r2, [r7, #6]
 8006cf6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	88fa      	ldrh	r2, [r7, #6]
 8006cfe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2221      	movs	r2, #33	@ 0x21
 8006d0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d028      	beq.n	8006d6c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d1e:	4a26      	ldr	r2, [pc, #152]	@ (8006db8 <HAL_UART_Transmit_DMA+0xf4>)
 8006d20:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d26:	4a25      	ldr	r2, [pc, #148]	@ (8006dbc <HAL_UART_Transmit_DMA+0xf8>)
 8006d28:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d2e:	4a24      	ldr	r2, [pc, #144]	@ (8006dc0 <HAL_UART_Transmit_DMA+0xfc>)
 8006d30:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d36:	2200      	movs	r2, #0
 8006d38:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d42:	4619      	mov	r1, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	3328      	adds	r3, #40	@ 0x28
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	88fb      	ldrh	r3, [r7, #6]
 8006d4e:	f7fd fd4f 	bl	80047f0 <HAL_DMA_Start_IT>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d009      	beq.n	8006d6c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2210      	movs	r2, #16
 8006d5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2220      	movs	r2, #32
 8006d64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e020      	b.n	8006dae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2240      	movs	r2, #64	@ 0x40
 8006d72:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3308      	adds	r3, #8
 8006d7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	e853 3f00 	ldrex	r3, [r3]
 8006d82:	613b      	str	r3, [r7, #16]
   return(result);
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	3308      	adds	r3, #8
 8006d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d94:	623a      	str	r2, [r7, #32]
 8006d96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d98:	69f9      	ldr	r1, [r7, #28]
 8006d9a:	6a3a      	ldr	r2, [r7, #32]
 8006d9c:	e841 2300 	strex	r3, r2, [r1]
 8006da0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e5      	bne.n	8006d74 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006da8:	2300      	movs	r3, #0
 8006daa:	e000      	b.n	8006dae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006dac:	2302      	movs	r3, #2
  }
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3728      	adds	r7, #40	@ 0x28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	080080eb 	.word	0x080080eb
 8006dbc:	08008185 	.word	0x08008185
 8006dc0:	080081a1 	.word	0x080081a1

08006dc4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b0ba      	sub	sp, #232	@ 0xe8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	69db      	ldr	r3, [r3, #28]
 8006dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006dea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006dee:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006df2:	4013      	ands	r3, r2
 8006df4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006df8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d11b      	bne.n	8006e38 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006e00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e04:	f003 0320 	and.w	r3, r3, #32
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d015      	beq.n	8006e38 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e10:	f003 0320 	and.w	r3, r3, #32
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d105      	bne.n	8006e24 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006e18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d009      	beq.n	8006e38 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 82e3 	beq.w	80073f4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	4798      	blx	r3
      }
      return;
 8006e36:	e2dd      	b.n	80073f4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 8123 	beq.w	8007088 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006e42:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006e46:	4b8d      	ldr	r3, [pc, #564]	@ (800707c <HAL_UART_IRQHandler+0x2b8>)
 8006e48:	4013      	ands	r3, r2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d106      	bne.n	8006e5c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006e4e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006e52:	4b8b      	ldr	r3, [pc, #556]	@ (8007080 <HAL_UART_IRQHandler+0x2bc>)
 8006e54:	4013      	ands	r3, r2
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f000 8116 	beq.w	8007088 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e60:	f003 0301 	and.w	r3, r3, #1
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d011      	beq.n	8006e8c <HAL_UART_IRQHandler+0xc8>
 8006e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d00b      	beq.n	8006e8c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e82:	f043 0201 	orr.w	r2, r3, #1
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d011      	beq.n	8006ebc <HAL_UART_IRQHandler+0xf8>
 8006e98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e9c:	f003 0301 	and.w	r3, r3, #1
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00b      	beq.n	8006ebc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb2:	f043 0204 	orr.w	r2, r3, #4
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec0:	f003 0304 	and.w	r3, r3, #4
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d011      	beq.n	8006eec <HAL_UART_IRQHandler+0x128>
 8006ec8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d00b      	beq.n	8006eec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2204      	movs	r2, #4
 8006eda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ee2:	f043 0202 	orr.w	r2, r3, #2
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef0:	f003 0308 	and.w	r3, r3, #8
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d017      	beq.n	8006f28 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efc:	f003 0320 	and.w	r3, r3, #32
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d105      	bne.n	8006f10 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006f04:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006f08:	4b5c      	ldr	r3, [pc, #368]	@ (800707c <HAL_UART_IRQHandler+0x2b8>)
 8006f0a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00b      	beq.n	8006f28 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2208      	movs	r2, #8
 8006f16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f1e:	f043 0208 	orr.w	r2, r3, #8
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d012      	beq.n	8006f5a <HAL_UART_IRQHandler+0x196>
 8006f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00c      	beq.n	8006f5a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f50:	f043 0220 	orr.w	r2, r3, #32
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f000 8249 	beq.w	80073f8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f6a:	f003 0320 	and.w	r3, r3, #32
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d013      	beq.n	8006f9a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f76:	f003 0320 	and.w	r3, r3, #32
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d105      	bne.n	8006f8a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d007      	beq.n	8006f9a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fa0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fae:	2b40      	cmp	r3, #64	@ 0x40
 8006fb0:	d005      	beq.n	8006fbe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006fb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fb6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d054      	beq.n	8007068 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f001 f82d 	bl	800801e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fce:	2b40      	cmp	r3, #64	@ 0x40
 8006fd0:	d146      	bne.n	8007060 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3308      	adds	r3, #8
 8006fd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fe0:	e853 3f00 	ldrex	r3, [r3]
 8006fe4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fe8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ff0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	3308      	adds	r3, #8
 8006ffa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006ffe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007002:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007006:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800700a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800700e:	e841 2300 	strex	r3, r2, [r1]
 8007012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007016:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1d9      	bne.n	8006fd2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007024:	2b00      	cmp	r3, #0
 8007026:	d017      	beq.n	8007058 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800702e:	4a15      	ldr	r2, [pc, #84]	@ (8007084 <HAL_UART_IRQHandler+0x2c0>)
 8007030:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007038:	4618      	mov	r0, r3
 800703a:	f7fd fcad 	bl	8004998 <HAL_DMA_Abort_IT>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d019      	beq.n	8007078 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800704a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007052:	4610      	mov	r0, r2
 8007054:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007056:	e00f      	b.n	8007078 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 f9e1 	bl	8007420 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800705e:	e00b      	b.n	8007078 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 f9dd 	bl	8007420 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007066:	e007      	b.n	8007078 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f9d9 	bl	8007420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007076:	e1bf      	b.n	80073f8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007078:	bf00      	nop
    return;
 800707a:	e1bd      	b.n	80073f8 <HAL_UART_IRQHandler+0x634>
 800707c:	10000001 	.word	0x10000001
 8007080:	04000120 	.word	0x04000120
 8007084:	08008221 	.word	0x08008221

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800708c:	2b01      	cmp	r3, #1
 800708e:	f040 8153 	bne.w	8007338 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007096:	f003 0310 	and.w	r3, r3, #16
 800709a:	2b00      	cmp	r3, #0
 800709c:	f000 814c 	beq.w	8007338 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070a4:	f003 0310 	and.w	r3, r3, #16
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f000 8145 	beq.w	8007338 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2210      	movs	r2, #16
 80070b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070c0:	2b40      	cmp	r3, #64	@ 0x40
 80070c2:	f040 80bb 	bne.w	800723c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 818f 	beq.w	80073fc <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070e8:	429a      	cmp	r2, r3
 80070ea:	f080 8187 	bcs.w	80073fc <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 0320 	and.w	r3, r3, #32
 8007106:	2b00      	cmp	r3, #0
 8007108:	f040 8087 	bne.w	800721a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007114:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007118:	e853 3f00 	ldrex	r3, [r3]
 800711c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007120:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007128:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	461a      	mov	r2, r3
 8007132:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007136:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800713a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007142:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800714e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1da      	bne.n	800710c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	3308      	adds	r3, #8
 800715c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007160:	e853 3f00 	ldrex	r3, [r3]
 8007164:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007166:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007168:	f023 0301 	bic.w	r3, r3, #1
 800716c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	3308      	adds	r3, #8
 8007176:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800717a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800717e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007180:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007182:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007186:	e841 2300 	strex	r3, r2, [r1]
 800718a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800718c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1e1      	bne.n	8007156 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	3308      	adds	r3, #8
 8007198:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800719c:	e853 3f00 	ldrex	r3, [r3]
 80071a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	3308      	adds	r3, #8
 80071b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80071b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80071bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80071be:	e841 2300 	strex	r3, r2, [r1]
 80071c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80071c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1e3      	bne.n	8007192 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2220      	movs	r2, #32
 80071ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071e0:	e853 3f00 	ldrex	r3, [r3]
 80071e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071e8:	f023 0310 	bic.w	r3, r3, #16
 80071ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	461a      	mov	r2, r3
 80071f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007200:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007202:	e841 2300 	strex	r3, r2, [r1]
 8007206:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007208:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1e4      	bne.n	80071d8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007214:	4618      	mov	r0, r3
 8007216:	f7fd fb66 	bl	80048e6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2202      	movs	r2, #2
 800721e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800722c:	b29b      	uxth	r3, r3
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	b29b      	uxth	r3, r3
 8007232:	4619      	mov	r1, r3
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f8fd 	bl	8007434 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800723a:	e0df      	b.n	80073fc <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007248:	b29b      	uxth	r3, r3
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007256:	b29b      	uxth	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 80d1 	beq.w	8007400 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800725e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80cc 	beq.w	8007400 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007278:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800727c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	461a      	mov	r2, r3
 8007286:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800728a:	647b      	str	r3, [r7, #68]	@ 0x44
 800728c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007290:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007292:	e841 2300 	strex	r3, r2, [r1]
 8007296:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007298:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1e4      	bne.n	8007268 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3308      	adds	r3, #8
 80072a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a8:	e853 3f00 	ldrex	r3, [r3]
 80072ac:	623b      	str	r3, [r7, #32]
   return(result);
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072b4:	f023 0301 	bic.w	r3, r3, #1
 80072b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3308      	adds	r3, #8
 80072c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80072c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80072c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072ce:	e841 2300 	strex	r3, r2, [r1]
 80072d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1e1      	bne.n	800729e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2220      	movs	r2, #32
 80072de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2200      	movs	r2, #0
 80072e6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	e853 3f00 	ldrex	r3, [r3]
 80072fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0310 	bic.w	r3, r3, #16
 8007302:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007310:	61fb      	str	r3, [r7, #28]
 8007312:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007314:	69b9      	ldr	r1, [r7, #24]
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	e841 2300 	strex	r3, r2, [r1]
 800731c:	617b      	str	r3, [r7, #20]
   return(result);
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1e4      	bne.n	80072ee <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2202      	movs	r2, #2
 8007328:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800732a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800732e:	4619      	mov	r1, r3
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 f87f 	bl	8007434 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007336:	e063      	b.n	8007400 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800733c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00e      	beq.n	8007362 <HAL_UART_IRQHandler+0x59e>
 8007344:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007348:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800734c:	2b00      	cmp	r3, #0
 800734e:	d008      	beq.n	8007362 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007358:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f001 fcbe 	bl	8008cdc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007360:	e051      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800736a:	2b00      	cmp	r3, #0
 800736c:	d014      	beq.n	8007398 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800736e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007376:	2b00      	cmp	r3, #0
 8007378:	d105      	bne.n	8007386 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800737a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800737e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d008      	beq.n	8007398 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800738a:	2b00      	cmp	r3, #0
 800738c:	d03a      	beq.n	8007404 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	4798      	blx	r3
    }
    return;
 8007396:	e035      	b.n	8007404 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800739c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d009      	beq.n	80073b8 <HAL_UART_IRQHandler+0x5f4>
 80073a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 ff4b 	bl	800824c <UART_EndTransmit_IT>
    return;
 80073b6:	e026      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80073b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d009      	beq.n	80073d8 <HAL_UART_IRQHandler+0x614>
 80073c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f001 fc97 	bl	8008d04 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80073d6:	e016      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80073d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d010      	beq.n	8007406 <HAL_UART_IRQHandler+0x642>
 80073e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	da0c      	bge.n	8007406 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f001 fc7f 	bl	8008cf0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80073f2:	e008      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
      return;
 80073f4:	bf00      	nop
 80073f6:	e006      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
    return;
 80073f8:	bf00      	nop
 80073fa:	e004      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
      return;
 80073fc:	bf00      	nop
 80073fe:	e002      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
      return;
 8007400:	bf00      	nop
 8007402:	e000      	b.n	8007406 <HAL_UART_IRQHandler+0x642>
    return;
 8007404:	bf00      	nop
  }
}
 8007406:	37e8      	adds	r7, #232	@ 0xe8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	460b      	mov	r3, r1
 800743e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007440:	bf00      	nop
 8007442:	370c      	adds	r7, #12
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800744c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007450:	b08c      	sub	sp, #48	@ 0x30
 8007452:	af00      	add	r7, sp, #0
 8007454:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007456:	2300      	movs	r3, #0
 8007458:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	689a      	ldr	r2, [r3, #8]
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	431a      	orrs	r2, r3
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	431a      	orrs	r2, r3
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	69db      	ldr	r3, [r3, #28]
 8007470:	4313      	orrs	r3, r2
 8007472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	4bab      	ldr	r3, [pc, #684]	@ (8007728 <UART_SetConfig+0x2dc>)
 800747c:	4013      	ands	r3, r2
 800747e:	697a      	ldr	r2, [r7, #20]
 8007480:	6812      	ldr	r2, [r2, #0]
 8007482:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007484:	430b      	orrs	r3, r1
 8007486:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	68da      	ldr	r2, [r3, #12]
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	430a      	orrs	r2, r1
 800749c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4aa0      	ldr	r2, [pc, #640]	@ (800772c <UART_SetConfig+0x2e0>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d004      	beq.n	80074b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074b4:	4313      	orrs	r3, r2
 80074b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80074c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80074c6:	697a      	ldr	r2, [r7, #20]
 80074c8:	6812      	ldr	r2, [r2, #0]
 80074ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074cc:	430b      	orrs	r3, r1
 80074ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d6:	f023 010f 	bic.w	r1, r3, #15
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	430a      	orrs	r2, r1
 80074e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a91      	ldr	r2, [pc, #580]	@ (8007730 <UART_SetConfig+0x2e4>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d125      	bne.n	800753c <UART_SetConfig+0xf0>
 80074f0:	4b90      	ldr	r3, [pc, #576]	@ (8007734 <UART_SetConfig+0x2e8>)
 80074f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f6:	f003 0303 	and.w	r3, r3, #3
 80074fa:	2b03      	cmp	r3, #3
 80074fc:	d81a      	bhi.n	8007534 <UART_SetConfig+0xe8>
 80074fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007504 <UART_SetConfig+0xb8>)
 8007500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007504:	08007515 	.word	0x08007515
 8007508:	08007525 	.word	0x08007525
 800750c:	0800751d 	.word	0x0800751d
 8007510:	0800752d 	.word	0x0800752d
 8007514:	2301      	movs	r3, #1
 8007516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800751a:	e0d6      	b.n	80076ca <UART_SetConfig+0x27e>
 800751c:	2302      	movs	r3, #2
 800751e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007522:	e0d2      	b.n	80076ca <UART_SetConfig+0x27e>
 8007524:	2304      	movs	r3, #4
 8007526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800752a:	e0ce      	b.n	80076ca <UART_SetConfig+0x27e>
 800752c:	2308      	movs	r3, #8
 800752e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007532:	e0ca      	b.n	80076ca <UART_SetConfig+0x27e>
 8007534:	2310      	movs	r3, #16
 8007536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800753a:	e0c6      	b.n	80076ca <UART_SetConfig+0x27e>
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a7d      	ldr	r2, [pc, #500]	@ (8007738 <UART_SetConfig+0x2ec>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d138      	bne.n	80075b8 <UART_SetConfig+0x16c>
 8007546:	4b7b      	ldr	r3, [pc, #492]	@ (8007734 <UART_SetConfig+0x2e8>)
 8007548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800754c:	f003 030c 	and.w	r3, r3, #12
 8007550:	2b0c      	cmp	r3, #12
 8007552:	d82d      	bhi.n	80075b0 <UART_SetConfig+0x164>
 8007554:	a201      	add	r2, pc, #4	@ (adr r2, 800755c <UART_SetConfig+0x110>)
 8007556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800755a:	bf00      	nop
 800755c:	08007591 	.word	0x08007591
 8007560:	080075b1 	.word	0x080075b1
 8007564:	080075b1 	.word	0x080075b1
 8007568:	080075b1 	.word	0x080075b1
 800756c:	080075a1 	.word	0x080075a1
 8007570:	080075b1 	.word	0x080075b1
 8007574:	080075b1 	.word	0x080075b1
 8007578:	080075b1 	.word	0x080075b1
 800757c:	08007599 	.word	0x08007599
 8007580:	080075b1 	.word	0x080075b1
 8007584:	080075b1 	.word	0x080075b1
 8007588:	080075b1 	.word	0x080075b1
 800758c:	080075a9 	.word	0x080075a9
 8007590:	2300      	movs	r3, #0
 8007592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007596:	e098      	b.n	80076ca <UART_SetConfig+0x27e>
 8007598:	2302      	movs	r3, #2
 800759a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800759e:	e094      	b.n	80076ca <UART_SetConfig+0x27e>
 80075a0:	2304      	movs	r3, #4
 80075a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075a6:	e090      	b.n	80076ca <UART_SetConfig+0x27e>
 80075a8:	2308      	movs	r3, #8
 80075aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ae:	e08c      	b.n	80076ca <UART_SetConfig+0x27e>
 80075b0:	2310      	movs	r3, #16
 80075b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075b6:	e088      	b.n	80076ca <UART_SetConfig+0x27e>
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a5f      	ldr	r2, [pc, #380]	@ (800773c <UART_SetConfig+0x2f0>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d125      	bne.n	800760e <UART_SetConfig+0x1c2>
 80075c2:	4b5c      	ldr	r3, [pc, #368]	@ (8007734 <UART_SetConfig+0x2e8>)
 80075c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80075cc:	2b30      	cmp	r3, #48	@ 0x30
 80075ce:	d016      	beq.n	80075fe <UART_SetConfig+0x1b2>
 80075d0:	2b30      	cmp	r3, #48	@ 0x30
 80075d2:	d818      	bhi.n	8007606 <UART_SetConfig+0x1ba>
 80075d4:	2b20      	cmp	r3, #32
 80075d6:	d00a      	beq.n	80075ee <UART_SetConfig+0x1a2>
 80075d8:	2b20      	cmp	r3, #32
 80075da:	d814      	bhi.n	8007606 <UART_SetConfig+0x1ba>
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d002      	beq.n	80075e6 <UART_SetConfig+0x19a>
 80075e0:	2b10      	cmp	r3, #16
 80075e2:	d008      	beq.n	80075f6 <UART_SetConfig+0x1aa>
 80075e4:	e00f      	b.n	8007606 <UART_SetConfig+0x1ba>
 80075e6:	2300      	movs	r3, #0
 80075e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ec:	e06d      	b.n	80076ca <UART_SetConfig+0x27e>
 80075ee:	2302      	movs	r3, #2
 80075f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075f4:	e069      	b.n	80076ca <UART_SetConfig+0x27e>
 80075f6:	2304      	movs	r3, #4
 80075f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075fc:	e065      	b.n	80076ca <UART_SetConfig+0x27e>
 80075fe:	2308      	movs	r3, #8
 8007600:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007604:	e061      	b.n	80076ca <UART_SetConfig+0x27e>
 8007606:	2310      	movs	r3, #16
 8007608:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800760c:	e05d      	b.n	80076ca <UART_SetConfig+0x27e>
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a4b      	ldr	r2, [pc, #300]	@ (8007740 <UART_SetConfig+0x2f4>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d125      	bne.n	8007664 <UART_SetConfig+0x218>
 8007618:	4b46      	ldr	r3, [pc, #280]	@ (8007734 <UART_SetConfig+0x2e8>)
 800761a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007622:	2bc0      	cmp	r3, #192	@ 0xc0
 8007624:	d016      	beq.n	8007654 <UART_SetConfig+0x208>
 8007626:	2bc0      	cmp	r3, #192	@ 0xc0
 8007628:	d818      	bhi.n	800765c <UART_SetConfig+0x210>
 800762a:	2b80      	cmp	r3, #128	@ 0x80
 800762c:	d00a      	beq.n	8007644 <UART_SetConfig+0x1f8>
 800762e:	2b80      	cmp	r3, #128	@ 0x80
 8007630:	d814      	bhi.n	800765c <UART_SetConfig+0x210>
 8007632:	2b00      	cmp	r3, #0
 8007634:	d002      	beq.n	800763c <UART_SetConfig+0x1f0>
 8007636:	2b40      	cmp	r3, #64	@ 0x40
 8007638:	d008      	beq.n	800764c <UART_SetConfig+0x200>
 800763a:	e00f      	b.n	800765c <UART_SetConfig+0x210>
 800763c:	2300      	movs	r3, #0
 800763e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007642:	e042      	b.n	80076ca <UART_SetConfig+0x27e>
 8007644:	2302      	movs	r3, #2
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800764a:	e03e      	b.n	80076ca <UART_SetConfig+0x27e>
 800764c:	2304      	movs	r3, #4
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007652:	e03a      	b.n	80076ca <UART_SetConfig+0x27e>
 8007654:	2308      	movs	r3, #8
 8007656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800765a:	e036      	b.n	80076ca <UART_SetConfig+0x27e>
 800765c:	2310      	movs	r3, #16
 800765e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007662:	e032      	b.n	80076ca <UART_SetConfig+0x27e>
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a30      	ldr	r2, [pc, #192]	@ (800772c <UART_SetConfig+0x2e0>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d12a      	bne.n	80076c4 <UART_SetConfig+0x278>
 800766e:	4b31      	ldr	r3, [pc, #196]	@ (8007734 <UART_SetConfig+0x2e8>)
 8007670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007674:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007678:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800767c:	d01a      	beq.n	80076b4 <UART_SetConfig+0x268>
 800767e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007682:	d81b      	bhi.n	80076bc <UART_SetConfig+0x270>
 8007684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007688:	d00c      	beq.n	80076a4 <UART_SetConfig+0x258>
 800768a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800768e:	d815      	bhi.n	80076bc <UART_SetConfig+0x270>
 8007690:	2b00      	cmp	r3, #0
 8007692:	d003      	beq.n	800769c <UART_SetConfig+0x250>
 8007694:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007698:	d008      	beq.n	80076ac <UART_SetConfig+0x260>
 800769a:	e00f      	b.n	80076bc <UART_SetConfig+0x270>
 800769c:	2300      	movs	r3, #0
 800769e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076a2:	e012      	b.n	80076ca <UART_SetConfig+0x27e>
 80076a4:	2302      	movs	r3, #2
 80076a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076aa:	e00e      	b.n	80076ca <UART_SetConfig+0x27e>
 80076ac:	2304      	movs	r3, #4
 80076ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b2:	e00a      	b.n	80076ca <UART_SetConfig+0x27e>
 80076b4:	2308      	movs	r3, #8
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ba:	e006      	b.n	80076ca <UART_SetConfig+0x27e>
 80076bc:	2310      	movs	r3, #16
 80076be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c2:	e002      	b.n	80076ca <UART_SetConfig+0x27e>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a17      	ldr	r2, [pc, #92]	@ (800772c <UART_SetConfig+0x2e0>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	f040 80a8 	bne.w	8007826 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076da:	2b08      	cmp	r3, #8
 80076dc:	d834      	bhi.n	8007748 <UART_SetConfig+0x2fc>
 80076de:	a201      	add	r2, pc, #4	@ (adr r2, 80076e4 <UART_SetConfig+0x298>)
 80076e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e4:	08007709 	.word	0x08007709
 80076e8:	08007749 	.word	0x08007749
 80076ec:	08007711 	.word	0x08007711
 80076f0:	08007749 	.word	0x08007749
 80076f4:	08007717 	.word	0x08007717
 80076f8:	08007749 	.word	0x08007749
 80076fc:	08007749 	.word	0x08007749
 8007700:	08007749 	.word	0x08007749
 8007704:	0800771f 	.word	0x0800771f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007708:	f7fe f9ee 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 800770c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800770e:	e021      	b.n	8007754 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007710:	4b0c      	ldr	r3, [pc, #48]	@ (8007744 <UART_SetConfig+0x2f8>)
 8007712:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007714:	e01e      	b.n	8007754 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007716:	f7fe f979 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 800771a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800771c:	e01a      	b.n	8007754 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800771e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007724:	e016      	b.n	8007754 <UART_SetConfig+0x308>
 8007726:	bf00      	nop
 8007728:	cfff69f3 	.word	0xcfff69f3
 800772c:	40008000 	.word	0x40008000
 8007730:	40013800 	.word	0x40013800
 8007734:	40021000 	.word	0x40021000
 8007738:	40004400 	.word	0x40004400
 800773c:	40004800 	.word	0x40004800
 8007740:	40004c00 	.word	0x40004c00
 8007744:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007748:	2300      	movs	r3, #0
 800774a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007752:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 812a 	beq.w	80079b0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007760:	4a9e      	ldr	r2, [pc, #632]	@ (80079dc <UART_SetConfig+0x590>)
 8007762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007766:	461a      	mov	r2, r3
 8007768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776a:	fbb3 f3f2 	udiv	r3, r3, r2
 800776e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	4613      	mov	r3, r2
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	4413      	add	r3, r2
 800777a:	69ba      	ldr	r2, [r7, #24]
 800777c:	429a      	cmp	r2, r3
 800777e:	d305      	bcc.n	800778c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007786:	69ba      	ldr	r2, [r7, #24]
 8007788:	429a      	cmp	r2, r3
 800778a:	d903      	bls.n	8007794 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007792:	e10d      	b.n	80079b0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	2200      	movs	r2, #0
 8007798:	60bb      	str	r3, [r7, #8]
 800779a:	60fa      	str	r2, [r7, #12]
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a0:	4a8e      	ldr	r2, [pc, #568]	@ (80079dc <UART_SetConfig+0x590>)
 80077a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	2200      	movs	r2, #0
 80077aa:	603b      	str	r3, [r7, #0]
 80077ac:	607a      	str	r2, [r7, #4]
 80077ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80077b6:	f7f9 fa7f 	bl	8000cb8 <__aeabi_uldivmod>
 80077ba:	4602      	mov	r2, r0
 80077bc:	460b      	mov	r3, r1
 80077be:	4610      	mov	r0, r2
 80077c0:	4619      	mov	r1, r3
 80077c2:	f04f 0200 	mov.w	r2, #0
 80077c6:	f04f 0300 	mov.w	r3, #0
 80077ca:	020b      	lsls	r3, r1, #8
 80077cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80077d0:	0202      	lsls	r2, r0, #8
 80077d2:	6979      	ldr	r1, [r7, #20]
 80077d4:	6849      	ldr	r1, [r1, #4]
 80077d6:	0849      	lsrs	r1, r1, #1
 80077d8:	2000      	movs	r0, #0
 80077da:	460c      	mov	r4, r1
 80077dc:	4605      	mov	r5, r0
 80077de:	eb12 0804 	adds.w	r8, r2, r4
 80077e2:	eb43 0905 	adc.w	r9, r3, r5
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	469a      	mov	sl, r3
 80077ee:	4693      	mov	fp, r2
 80077f0:	4652      	mov	r2, sl
 80077f2:	465b      	mov	r3, fp
 80077f4:	4640      	mov	r0, r8
 80077f6:	4649      	mov	r1, r9
 80077f8:	f7f9 fa5e 	bl	8000cb8 <__aeabi_uldivmod>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	4613      	mov	r3, r2
 8007802:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800780a:	d308      	bcc.n	800781e <UART_SetConfig+0x3d2>
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007812:	d204      	bcs.n	800781e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	6a3a      	ldr	r2, [r7, #32]
 800781a:	60da      	str	r2, [r3, #12]
 800781c:	e0c8      	b.n	80079b0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007824:	e0c4      	b.n	80079b0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	69db      	ldr	r3, [r3, #28]
 800782a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800782e:	d167      	bne.n	8007900 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8007830:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007834:	2b08      	cmp	r3, #8
 8007836:	d828      	bhi.n	800788a <UART_SetConfig+0x43e>
 8007838:	a201      	add	r2, pc, #4	@ (adr r2, 8007840 <UART_SetConfig+0x3f4>)
 800783a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783e:	bf00      	nop
 8007840:	08007865 	.word	0x08007865
 8007844:	0800786d 	.word	0x0800786d
 8007848:	08007875 	.word	0x08007875
 800784c:	0800788b 	.word	0x0800788b
 8007850:	0800787b 	.word	0x0800787b
 8007854:	0800788b 	.word	0x0800788b
 8007858:	0800788b 	.word	0x0800788b
 800785c:	0800788b 	.word	0x0800788b
 8007860:	08007883 	.word	0x08007883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007864:	f7fe f940 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 8007868:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800786a:	e014      	b.n	8007896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800786c:	f7fe f952 	bl	8005b14 <HAL_RCC_GetPCLK2Freq>
 8007870:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007872:	e010      	b.n	8007896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007874:	4b5a      	ldr	r3, [pc, #360]	@ (80079e0 <UART_SetConfig+0x594>)
 8007876:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007878:	e00d      	b.n	8007896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800787a:	f7fe f8c7 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 800787e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007880:	e009      	b.n	8007896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007886:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007888:	e005      	b.n	8007896 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800788a:	2300      	movs	r3, #0
 800788c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007894:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 8089 	beq.w	80079b0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078a2:	4a4e      	ldr	r2, [pc, #312]	@ (80079dc <UART_SetConfig+0x590>)
 80078a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078a8:	461a      	mov	r2, r3
 80078aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80078b0:	005a      	lsls	r2, r3, #1
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	085b      	lsrs	r3, r3, #1
 80078b8:	441a      	add	r2, r3
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c4:	6a3b      	ldr	r3, [r7, #32]
 80078c6:	2b0f      	cmp	r3, #15
 80078c8:	d916      	bls.n	80078f8 <UART_SetConfig+0x4ac>
 80078ca:	6a3b      	ldr	r3, [r7, #32]
 80078cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078d0:	d212      	bcs.n	80078f8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	f023 030f 	bic.w	r3, r3, #15
 80078da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	f003 0307 	and.w	r3, r3, #7
 80078e6:	b29a      	uxth	r2, r3
 80078e8:	8bfb      	ldrh	r3, [r7, #30]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	8bfa      	ldrh	r2, [r7, #30]
 80078f4:	60da      	str	r2, [r3, #12]
 80078f6:	e05b      	b.n	80079b0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80078fe:	e057      	b.n	80079b0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007900:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007904:	2b08      	cmp	r3, #8
 8007906:	d828      	bhi.n	800795a <UART_SetConfig+0x50e>
 8007908:	a201      	add	r2, pc, #4	@ (adr r2, 8007910 <UART_SetConfig+0x4c4>)
 800790a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790e:	bf00      	nop
 8007910:	08007935 	.word	0x08007935
 8007914:	0800793d 	.word	0x0800793d
 8007918:	08007945 	.word	0x08007945
 800791c:	0800795b 	.word	0x0800795b
 8007920:	0800794b 	.word	0x0800794b
 8007924:	0800795b 	.word	0x0800795b
 8007928:	0800795b 	.word	0x0800795b
 800792c:	0800795b 	.word	0x0800795b
 8007930:	08007953 	.word	0x08007953
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007934:	f7fe f8d8 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 8007938:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800793a:	e014      	b.n	8007966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800793c:	f7fe f8ea 	bl	8005b14 <HAL_RCC_GetPCLK2Freq>
 8007940:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007942:	e010      	b.n	8007966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007944:	4b26      	ldr	r3, [pc, #152]	@ (80079e0 <UART_SetConfig+0x594>)
 8007946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007948:	e00d      	b.n	8007966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800794a:	f7fe f85f 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 800794e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007950:	e009      	b.n	8007966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007956:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007958:	e005      	b.n	8007966 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800795a:	2300      	movs	r3, #0
 800795c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007964:	bf00      	nop
    }

    if (pclk != 0U)
 8007966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007968:	2b00      	cmp	r3, #0
 800796a:	d021      	beq.n	80079b0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007970:	4a1a      	ldr	r2, [pc, #104]	@ (80079dc <UART_SetConfig+0x590>)
 8007972:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007976:	461a      	mov	r2, r3
 8007978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797a:	fbb3 f2f2 	udiv	r2, r3, r2
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	085b      	lsrs	r3, r3, #1
 8007984:	441a      	add	r2, r3
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	fbb2 f3f3 	udiv	r3, r2, r3
 800798e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	2b0f      	cmp	r3, #15
 8007994:	d909      	bls.n	80079aa <UART_SetConfig+0x55e>
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800799c:	d205      	bcs.n	80079aa <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800799e:	6a3b      	ldr	r3, [r7, #32]
 80079a0:	b29a      	uxth	r2, r3
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	60da      	str	r2, [r3, #12]
 80079a8:	e002      	b.n	80079b0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	2200      	movs	r2, #0
 80079c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2200      	movs	r2, #0
 80079ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80079cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3730      	adds	r7, #48	@ 0x30
 80079d4:	46bd      	mov	sp, r7
 80079d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079da:	bf00      	nop
 80079dc:	08010a50 	.word	0x08010a50
 80079e0:	00f42400 	.word	0x00f42400

080079e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00a      	beq.n	8007a0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00a      	beq.n	8007a30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	430a      	orrs	r2, r1
 8007a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a34:	f003 0302 	and.w	r3, r3, #2
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00a      	beq.n	8007a52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	430a      	orrs	r2, r1
 8007a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a78:	f003 0310 	and.w	r3, r3, #16
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00a      	beq.n	8007a96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	430a      	orrs	r2, r1
 8007a94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9a:	f003 0320 	and.w	r3, r3, #32
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00a      	beq.n	8007ab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d01a      	beq.n	8007afa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ae2:	d10a      	bne.n	8007afa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	430a      	orrs	r2, r1
 8007af8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00a      	beq.n	8007b1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	430a      	orrs	r2, r1
 8007b1a:	605a      	str	r2, [r3, #4]
  }
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b098      	sub	sp, #96	@ 0x60
 8007b2c:	af02      	add	r7, sp, #8
 8007b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b38:	f7fa feee 	bl	8002918 <HAL_GetTick>
 8007b3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 0308 	and.w	r3, r3, #8
 8007b48:	2b08      	cmp	r3, #8
 8007b4a:	d12f      	bne.n	8007bac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b54:	2200      	movs	r2, #0
 8007b56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 f88e 	bl	8007c7c <UART_WaitOnFlagUntilTimeout>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d022      	beq.n	8007bac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	461a      	mov	r2, r3
 8007b82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b84:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b8c:	e841 2300 	strex	r3, r2, [r1]
 8007b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1e6      	bne.n	8007b66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e063      	b.n	8007c74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f003 0304 	and.w	r3, r3, #4
 8007bb6:	2b04      	cmp	r3, #4
 8007bb8:	d149      	bne.n	8007c4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 f857 	bl	8007c7c <UART_WaitOnFlagUntilTimeout>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d03c      	beq.n	8007c4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bdc:	e853 3f00 	ldrex	r3, [r3]
 8007be0:	623b      	str	r3, [r7, #32]
   return(result);
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bfa:	e841 2300 	strex	r3, r2, [r1]
 8007bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1e6      	bne.n	8007bd4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	3308      	adds	r3, #8
 8007c0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	e853 3f00 	ldrex	r3, [r3]
 8007c14:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f023 0301 	bic.w	r3, r3, #1
 8007c1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3308      	adds	r3, #8
 8007c24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c26:	61fa      	str	r2, [r7, #28]
 8007c28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	69b9      	ldr	r1, [r7, #24]
 8007c2c:	69fa      	ldr	r2, [r7, #28]
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	617b      	str	r3, [r7, #20]
   return(result);
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e5      	bne.n	8007c06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2220      	movs	r2, #32
 8007c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e012      	b.n	8007c74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2220      	movs	r2, #32
 8007c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3758      	adds	r7, #88	@ 0x58
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	603b      	str	r3, [r7, #0]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c8c:	e04f      	b.n	8007d2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c94:	d04b      	beq.n	8007d2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c96:	f7fa fe3f 	bl	8002918 <HAL_GetTick>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	69ba      	ldr	r2, [r7, #24]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d302      	bcc.n	8007cac <UART_WaitOnFlagUntilTimeout+0x30>
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d101      	bne.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e04e      	b.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 0304 	and.w	r3, r3, #4
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d037      	beq.n	8007d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	2b80      	cmp	r3, #128	@ 0x80
 8007cc2:	d034      	beq.n	8007d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	2b40      	cmp	r3, #64	@ 0x40
 8007cc8:	d031      	beq.n	8007d2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	69db      	ldr	r3, [r3, #28]
 8007cd0:	f003 0308 	and.w	r3, r3, #8
 8007cd4:	2b08      	cmp	r3, #8
 8007cd6:	d110      	bne.n	8007cfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2208      	movs	r2, #8
 8007cde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ce0:	68f8      	ldr	r0, [r7, #12]
 8007ce2:	f000 f99c 	bl	800801e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2208      	movs	r2, #8
 8007cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e029      	b.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	69db      	ldr	r3, [r3, #28]
 8007d00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d08:	d111      	bne.n	8007d2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f000 f982 	bl	800801e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	e00f      	b.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	69da      	ldr	r2, [r3, #28]
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	4013      	ands	r3, r2
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	bf0c      	ite	eq
 8007d3e:	2301      	moveq	r3, #1
 8007d40:	2300      	movne	r3, #0
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	461a      	mov	r2, r3
 8007d46:	79fb      	ldrb	r3, [r7, #7]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d0a0      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
	...

08007d58 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b0a3      	sub	sp, #140	@ 0x8c
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	4613      	mov	r3, r2
 8007d64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	88fa      	ldrh	r2, [r7, #6]
 8007d70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	88fa      	ldrh	r2, [r7, #6]
 8007d78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d8a:	d10e      	bne.n	8007daa <UART_Start_Receive_IT+0x52>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d105      	bne.n	8007da0 <UART_Start_Receive_IT+0x48>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007d9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d9e:	e02d      	b.n	8007dfc <UART_Start_Receive_IT+0xa4>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	22ff      	movs	r2, #255	@ 0xff
 8007da4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007da8:	e028      	b.n	8007dfc <UART_Start_Receive_IT+0xa4>
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d10d      	bne.n	8007dce <UART_Start_Receive_IT+0x76>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d104      	bne.n	8007dc4 <UART_Start_Receive_IT+0x6c>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	22ff      	movs	r2, #255	@ 0xff
 8007dbe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dc2:	e01b      	b.n	8007dfc <UART_Start_Receive_IT+0xa4>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	227f      	movs	r2, #127	@ 0x7f
 8007dc8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dcc:	e016      	b.n	8007dfc <UART_Start_Receive_IT+0xa4>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007dd6:	d10d      	bne.n	8007df4 <UART_Start_Receive_IT+0x9c>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d104      	bne.n	8007dea <UART_Start_Receive_IT+0x92>
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	227f      	movs	r2, #127	@ 0x7f
 8007de4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007de8:	e008      	b.n	8007dfc <UART_Start_Receive_IT+0xa4>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	223f      	movs	r2, #63	@ 0x3f
 8007dee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007df2:	e003      	b.n	8007dfc <UART_Start_Receive_IT+0xa4>
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2222      	movs	r2, #34	@ 0x22
 8007e08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	3308      	adds	r3, #8
 8007e12:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e16:	e853 3f00 	ldrex	r3, [r3]
 8007e1a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e1e:	f043 0301 	orr.w	r3, r3, #1
 8007e22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	3308      	adds	r3, #8
 8007e2c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e30:	673a      	str	r2, [r7, #112]	@ 0x70
 8007e32:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e34:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007e36:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007e38:	e841 2300 	strex	r3, r2, [r1]
 8007e3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007e3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e3      	bne.n	8007e0c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e4c:	d14f      	bne.n	8007eee <UART_Start_Receive_IT+0x196>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e54:	88fa      	ldrh	r2, [r7, #6]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d349      	bcc.n	8007eee <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e62:	d107      	bne.n	8007e74 <UART_Start_Receive_IT+0x11c>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d103      	bne.n	8007e74 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4a47      	ldr	r2, [pc, #284]	@ (8007f8c <UART_Start_Receive_IT+0x234>)
 8007e70:	675a      	str	r2, [r3, #116]	@ 0x74
 8007e72:	e002      	b.n	8007e7a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	4a46      	ldr	r2, [pc, #280]	@ (8007f90 <UART_Start_Receive_IT+0x238>)
 8007e78:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d01a      	beq.n	8007eb8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e8a:	e853 3f00 	ldrex	r3, [r3]
 8007e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ea4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ea6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007eaa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007eac:	e841 2300 	strex	r3, r2, [r1]
 8007eb0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1e4      	bne.n	8007e82 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	3308      	adds	r3, #8
 8007ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ec2:	e853 3f00 	ldrex	r3, [r3]
 8007ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ece:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ed8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007eda:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007edc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ee0:	e841 2300 	strex	r3, r2, [r1]
 8007ee4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1e5      	bne.n	8007eb8 <UART_Start_Receive_IT+0x160>
 8007eec:	e046      	b.n	8007f7c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ef6:	d107      	bne.n	8007f08 <UART_Start_Receive_IT+0x1b0>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d103      	bne.n	8007f08 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	4a24      	ldr	r2, [pc, #144]	@ (8007f94 <UART_Start_Receive_IT+0x23c>)
 8007f04:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f06:	e002      	b.n	8007f0e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	4a23      	ldr	r2, [pc, #140]	@ (8007f98 <UART_Start_Receive_IT+0x240>)
 8007f0c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d019      	beq.n	8007f4a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1e:	e853 3f00 	ldrex	r3, [r3]
 8007f22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f26:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	461a      	mov	r2, r3
 8007f32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f34:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f36:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f38:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f3a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f3c:	e841 2300 	strex	r3, r2, [r1]
 8007f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1e6      	bne.n	8007f16 <UART_Start_Receive_IT+0x1be>
 8007f48:	e018      	b.n	8007f7c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	e853 3f00 	ldrex	r3, [r3]
 8007f56:	613b      	str	r3, [r7, #16]
   return(result);
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f043 0320 	orr.w	r3, r3, #32
 8007f5e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	461a      	mov	r2, r3
 8007f66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f68:	623b      	str	r3, [r7, #32]
 8007f6a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	69f9      	ldr	r1, [r7, #28]
 8007f6e:	6a3a      	ldr	r2, [r7, #32]
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e6      	bne.n	8007f4a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	378c      	adds	r7, #140	@ 0x8c
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	08008975 	.word	0x08008975
 8007f90:	08008615 	.word	0x08008615
 8007f94:	0800845d 	.word	0x0800845d
 8007f98:	080082a5 	.word	0x080082a5

08007f9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b08f      	sub	sp, #60	@ 0x3c
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fb2:	69fb      	ldr	r3, [r7, #28]
 8007fb4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007fc4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e6      	bne.n	8007fa4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3308      	adds	r3, #8
 8007fdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007fec:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	3308      	adds	r3, #8
 8007ff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ff6:	61ba      	str	r2, [r7, #24]
 8007ff8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	6979      	ldr	r1, [r7, #20]
 8007ffc:	69ba      	ldr	r2, [r7, #24]
 8007ffe:	e841 2300 	strex	r3, r2, [r1]
 8008002:	613b      	str	r3, [r7, #16]
   return(result);
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1e5      	bne.n	8007fd6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2220      	movs	r2, #32
 800800e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008012:	bf00      	nop
 8008014:	373c      	adds	r7, #60	@ 0x3c
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800801e:	b480      	push	{r7}
 8008020:	b095      	sub	sp, #84	@ 0x54
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800802e:	e853 3f00 	ldrex	r3, [r3]
 8008032:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008036:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800803a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	461a      	mov	r2, r3
 8008042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008044:	643b      	str	r3, [r7, #64]	@ 0x40
 8008046:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008048:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800804a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800804c:	e841 2300 	strex	r3, r2, [r1]
 8008050:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1e6      	bne.n	8008026 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	3308      	adds	r3, #8
 800805e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008060:	6a3b      	ldr	r3, [r7, #32]
 8008062:	e853 3f00 	ldrex	r3, [r3]
 8008066:	61fb      	str	r3, [r7, #28]
   return(result);
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800806e:	f023 0301 	bic.w	r3, r3, #1
 8008072:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	3308      	adds	r3, #8
 800807a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800807c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800807e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008080:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008084:	e841 2300 	strex	r3, r2, [r1]
 8008088:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800808a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1e3      	bne.n	8008058 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008094:	2b01      	cmp	r3, #1
 8008096:	d118      	bne.n	80080ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	e853 3f00 	ldrex	r3, [r3]
 80080a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	f023 0310 	bic.w	r3, r3, #16
 80080ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080b6:	61bb      	str	r3, [r7, #24]
 80080b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ba:	6979      	ldr	r1, [r7, #20]
 80080bc:	69ba      	ldr	r2, [r7, #24]
 80080be:	e841 2300 	strex	r3, r2, [r1]
 80080c2:	613b      	str	r3, [r7, #16]
   return(result);
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1e6      	bne.n	8008098 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2220      	movs	r2, #32
 80080ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80080de:	bf00      	nop
 80080e0:	3754      	adds	r7, #84	@ 0x54
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b090      	sub	sp, #64	@ 0x40
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 0320 	and.w	r3, r3, #32
 8008102:	2b00      	cmp	r3, #0
 8008104:	d137      	bne.n	8008176 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008108:	2200      	movs	r2, #0
 800810a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800810e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	3308      	adds	r3, #8
 8008114:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	e853 3f00 	ldrex	r3, [r3]
 800811c:	623b      	str	r3, [r7, #32]
   return(result);
 800811e:	6a3b      	ldr	r3, [r7, #32]
 8008120:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008124:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	3308      	adds	r3, #8
 800812c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800812e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008130:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008132:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008134:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008136:	e841 2300 	strex	r3, r2, [r1]
 800813a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800813c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1e5      	bne.n	800810e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	e853 3f00 	ldrex	r3, [r3]
 800814e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008156:	637b      	str	r3, [r7, #52]	@ 0x34
 8008158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	461a      	mov	r2, r3
 800815e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008160:	61fb      	str	r3, [r7, #28]
 8008162:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008164:	69b9      	ldr	r1, [r7, #24]
 8008166:	69fa      	ldr	r2, [r7, #28]
 8008168:	e841 2300 	strex	r3, r2, [r1]
 800816c:	617b      	str	r3, [r7, #20]
   return(result);
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e6      	bne.n	8008142 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008174:	e002      	b.n	800817c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008176:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008178:	f7f9 f906 	bl	8001388 <HAL_UART_TxCpltCallback>
}
 800817c:	bf00      	nop
 800817e:	3740      	adds	r7, #64	@ 0x40
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008190:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f7ff f93a 	bl	800740c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008198:	bf00      	nop
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b086      	sub	sp, #24
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ac:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081b4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081bc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c8:	2b80      	cmp	r3, #128	@ 0x80
 80081ca:	d109      	bne.n	80081e0 <UART_DMAError+0x40>
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2b21      	cmp	r3, #33	@ 0x21
 80081d0:	d106      	bne.n	80081e0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80081da:	6978      	ldr	r0, [r7, #20]
 80081dc:	f7ff fede 	bl	8007f9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ea:	2b40      	cmp	r3, #64	@ 0x40
 80081ec:	d109      	bne.n	8008202 <UART_DMAError+0x62>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2b22      	cmp	r3, #34	@ 0x22
 80081f2:	d106      	bne.n	8008202 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80081fc:	6978      	ldr	r0, [r7, #20]
 80081fe:	f7ff ff0e 	bl	800801e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008208:	f043 0210 	orr.w	r2, r3, #16
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008212:	6978      	ldr	r0, [r7, #20]
 8008214:	f7ff f904 	bl	8007420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008218:	bf00      	nop
 800821a:	3718      	adds	r7, #24
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800822c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2200      	movs	r2, #0
 800823a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f7ff f8ee 	bl	8007420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008244:	bf00      	nop
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b088      	sub	sp, #32
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	60bb      	str	r3, [r7, #8]
   return(result);
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008268:	61fb      	str	r3, [r7, #28]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	61bb      	str	r3, [r7, #24]
 8008274:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008276:	6979      	ldr	r1, [r7, #20]
 8008278:	69ba      	ldr	r2, [r7, #24]
 800827a:	e841 2300 	strex	r3, r2, [r1]
 800827e:	613b      	str	r3, [r7, #16]
   return(result);
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1e6      	bne.n	8008254 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2220      	movs	r2, #32
 800828a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7f9 f877 	bl	8001388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800829a:	bf00      	nop
 800829c:	3720      	adds	r7, #32
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
	...

080082a4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b09c      	sub	sp, #112	@ 0x70
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80082b2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082bc:	2b22      	cmp	r3, #34	@ 0x22
 80082be:	f040 80be 	bne.w	800843e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082cc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80082d0:	b2d9      	uxtb	r1, r3
 80082d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082d6:	b2da      	uxtb	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082dc:	400a      	ands	r2, r1
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	3b01      	subs	r3, #1
 80082f6:	b29a      	uxth	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008304:	b29b      	uxth	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	f040 80a1 	bne.w	800844e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008312:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008314:	e853 3f00 	ldrex	r3, [r3]
 8008318:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800831a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800831c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008320:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	461a      	mov	r2, r3
 8008328:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800832a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800832c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008330:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008332:	e841 2300 	strex	r3, r2, [r1]
 8008336:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008338:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1e6      	bne.n	800830c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	3308      	adds	r3, #8
 8008344:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008348:	e853 3f00 	ldrex	r3, [r3]
 800834c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800834e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008350:	f023 0301 	bic.w	r3, r3, #1
 8008354:	667b      	str	r3, [r7, #100]	@ 0x64
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	3308      	adds	r3, #8
 800835c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800835e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008360:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008362:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008364:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008366:	e841 2300 	strex	r3, r2, [r1]
 800836a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800836c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1e5      	bne.n	800833e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2220      	movs	r2, #32
 8008376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a33      	ldr	r2, [pc, #204]	@ (8008458 <UART_RxISR_8BIT+0x1b4>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d01f      	beq.n	80083d0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d018      	beq.n	80083d0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a6:	e853 3f00 	ldrex	r3, [r3]
 80083aa:	623b      	str	r3, [r7, #32]
   return(result);
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	461a      	mov	r2, r3
 80083ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80083be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083c4:	e841 2300 	strex	r3, r2, [r1]
 80083c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1e6      	bne.n	800839e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d12e      	bne.n	8008436 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	e853 3f00 	ldrex	r3, [r3]
 80083ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f023 0310 	bic.w	r3, r3, #16
 80083f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	461a      	mov	r2, r3
 80083fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083fc:	61fb      	str	r3, [r7, #28]
 80083fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008400:	69b9      	ldr	r1, [r7, #24]
 8008402:	69fa      	ldr	r2, [r7, #28]
 8008404:	e841 2300 	strex	r3, r2, [r1]
 8008408:	617b      	str	r3, [r7, #20]
   return(result);
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1e6      	bne.n	80083de <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	69db      	ldr	r3, [r3, #28]
 8008416:	f003 0310 	and.w	r3, r3, #16
 800841a:	2b10      	cmp	r3, #16
 800841c:	d103      	bne.n	8008426 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2210      	movs	r2, #16
 8008424:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800842c:	4619      	mov	r1, r3
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f7ff f800 	bl	8007434 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008434:	e00b      	b.n	800844e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f7f8 ff7e 	bl	8001338 <HAL_UART_RxCpltCallback>
}
 800843c:	e007      	b.n	800844e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	699a      	ldr	r2, [r3, #24]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f042 0208 	orr.w	r2, r2, #8
 800844c:	619a      	str	r2, [r3, #24]
}
 800844e:	bf00      	nop
 8008450:	3770      	adds	r7, #112	@ 0x70
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	40008000 	.word	0x40008000

0800845c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b09c      	sub	sp, #112	@ 0x70
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800846a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008474:	2b22      	cmp	r3, #34	@ 0x22
 8008476:	f040 80be 	bne.w	80085f6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008480:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008488:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800848a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800848e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008492:	4013      	ands	r3, r2
 8008494:	b29a      	uxth	r2, r3
 8008496:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008498:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800849e:	1c9a      	adds	r2, r3, #2
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	3b01      	subs	r3, #1
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084bc:	b29b      	uxth	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f040 80a1 	bne.w	8008606 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084cc:	e853 3f00 	ldrex	r3, [r3]
 80084d0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80084d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	461a      	mov	r2, r3
 80084e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80084e4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80084e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80084ea:	e841 2300 	strex	r3, r2, [r1]
 80084ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80084f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1e6      	bne.n	80084c4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008500:	e853 3f00 	ldrex	r3, [r3]
 8008504:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008508:	f023 0301 	bic.w	r3, r3, #1
 800850c:	663b      	str	r3, [r7, #96]	@ 0x60
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3308      	adds	r3, #8
 8008514:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008516:	643a      	str	r2, [r7, #64]	@ 0x40
 8008518:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800851c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800851e:	e841 2300 	strex	r3, r2, [r1]
 8008522:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1e5      	bne.n	80084f6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2220      	movs	r2, #32
 800852e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a33      	ldr	r2, [pc, #204]	@ (8008610 <UART_RxISR_16BIT+0x1b4>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d01f      	beq.n	8008588 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d018      	beq.n	8008588 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855c:	6a3b      	ldr	r3, [r7, #32]
 800855e:	e853 3f00 	ldrex	r3, [r3]
 8008562:	61fb      	str	r3, [r7, #28]
   return(result);
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800856a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	461a      	mov	r2, r3
 8008572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008576:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800857a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800857c:	e841 2300 	strex	r3, r2, [r1]
 8008580:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1e6      	bne.n	8008556 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800858c:	2b01      	cmp	r3, #1
 800858e:	d12e      	bne.n	80085ee <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	e853 3f00 	ldrex	r3, [r3]
 80085a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	f023 0310 	bic.w	r3, r3, #16
 80085aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	461a      	mov	r2, r3
 80085b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085b4:	61bb      	str	r3, [r7, #24]
 80085b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b8:	6979      	ldr	r1, [r7, #20]
 80085ba:	69ba      	ldr	r2, [r7, #24]
 80085bc:	e841 2300 	strex	r3, r2, [r1]
 80085c0:	613b      	str	r3, [r7, #16]
   return(result);
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d1e6      	bne.n	8008596 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	69db      	ldr	r3, [r3, #28]
 80085ce:	f003 0310 	and.w	r3, r3, #16
 80085d2:	2b10      	cmp	r3, #16
 80085d4:	d103      	bne.n	80085de <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2210      	movs	r2, #16
 80085dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085e4:	4619      	mov	r1, r3
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7fe ff24 	bl	8007434 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085ec:	e00b      	b.n	8008606 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f7f8 fea2 	bl	8001338 <HAL_UART_RxCpltCallback>
}
 80085f4:	e007      	b.n	8008606 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	699a      	ldr	r2, [r3, #24]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f042 0208 	orr.w	r2, r2, #8
 8008604:	619a      	str	r2, [r3, #24]
}
 8008606:	bf00      	nop
 8008608:	3770      	adds	r7, #112	@ 0x70
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
 800860e:	bf00      	nop
 8008610:	40008000 	.word	0x40008000

08008614 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b0ac      	sub	sp, #176	@ 0xb0
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008622:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	69db      	ldr	r3, [r3, #28]
 800862c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800864a:	2b22      	cmp	r3, #34	@ 0x22
 800864c:	f040 8182 	bne.w	8008954 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008656:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800865a:	e125      	b.n	80088a8 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008662:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008666:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800866a:	b2d9      	uxtb	r1, r3
 800866c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008670:	b2da      	uxtb	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008676:	400a      	ands	r2, r1
 8008678:	b2d2      	uxtb	r2, r2
 800867a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008680:	1c5a      	adds	r2, r3, #1
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800868c:	b29b      	uxth	r3, r3
 800868e:	3b01      	subs	r3, #1
 8008690:	b29a      	uxth	r2, r3
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80086a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086a6:	f003 0307 	and.w	r3, r3, #7
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d053      	beq.n	8008756 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80086ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086b2:	f003 0301 	and.w	r3, r3, #1
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d011      	beq.n	80086de <UART_RxISR_8BIT_FIFOEN+0xca>
 80086ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80086be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00b      	beq.n	80086de <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2201      	movs	r2, #1
 80086cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086d4:	f043 0201 	orr.w	r2, r3, #1
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086e2:	f003 0302 	and.w	r3, r3, #2
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d011      	beq.n	800870e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80086ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80086ee:	f003 0301 	and.w	r3, r3, #1
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00b      	beq.n	800870e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2202      	movs	r2, #2
 80086fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008704:	f043 0204 	orr.w	r2, r3, #4
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800870e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008712:	f003 0304 	and.w	r3, r3, #4
 8008716:	2b00      	cmp	r3, #0
 8008718:	d011      	beq.n	800873e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800871a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800871e:	f003 0301 	and.w	r3, r3, #1
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00b      	beq.n	800873e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2204      	movs	r2, #4
 800872c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008734:	f043 0202 	orr.w	r2, r3, #2
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008744:	2b00      	cmp	r3, #0
 8008746:	d006      	beq.n	8008756 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f7fe fe69 	bl	8007420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800875c:	b29b      	uxth	r3, r3
 800875e:	2b00      	cmp	r3, #0
 8008760:	f040 80a2 	bne.w	80088a8 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800876c:	e853 3f00 	ldrex	r3, [r3]
 8008770:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008774:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008778:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	461a      	mov	r2, r3
 8008782:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008786:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008788:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800878c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800878e:	e841 2300 	strex	r3, r2, [r1]
 8008792:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008794:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1e4      	bne.n	8008764 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	3308      	adds	r3, #8
 80087a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087a4:	e853 3f00 	ldrex	r3, [r3]
 80087a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80087aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087b0:	f023 0301 	bic.w	r3, r3, #1
 80087b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3308      	adds	r3, #8
 80087be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80087c2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80087c4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80087c8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80087ca:	e841 2300 	strex	r3, r2, [r1]
 80087ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80087d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1e1      	bne.n	800879a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2220      	movs	r2, #32
 80087da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a5f      	ldr	r2, [pc, #380]	@ (800896c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d021      	beq.n	8008838 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d01a      	beq.n	8008838 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800880a:	e853 3f00 	ldrex	r3, [r3]
 800880e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008812:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008824:	657b      	str	r3, [r7, #84]	@ 0x54
 8008826:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008828:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800882a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800882c:	e841 2300 	strex	r3, r2, [r1]
 8008830:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1e4      	bne.n	8008802 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800883c:	2b01      	cmp	r3, #1
 800883e:	d130      	bne.n	80088a2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800884e:	e853 3f00 	ldrex	r3, [r3]
 8008852:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008856:	f023 0310 	bic.w	r3, r3, #16
 800885a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	461a      	mov	r2, r3
 8008864:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008868:	643b      	str	r3, [r7, #64]	@ 0x40
 800886a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800886e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008870:	e841 2300 	strex	r3, r2, [r1]
 8008874:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1e4      	bne.n	8008846 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	69db      	ldr	r3, [r3, #28]
 8008882:	f003 0310 	and.w	r3, r3, #16
 8008886:	2b10      	cmp	r3, #16
 8008888:	d103      	bne.n	8008892 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2210      	movs	r2, #16
 8008890:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008898:	4619      	mov	r1, r3
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f7fe fdca 	bl	8007434 <HAL_UARTEx_RxEventCallback>
 80088a0:	e002      	b.n	80088a8 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7f8 fd48 	bl	8001338 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80088a8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d006      	beq.n	80088be <UART_RxISR_8BIT_FIFOEN+0x2aa>
 80088b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088b4:	f003 0320 	and.w	r3, r3, #32
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f47f aecf 	bne.w	800865c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088c4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80088c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d049      	beq.n	8008964 <UART_RxISR_8BIT_FIFOEN+0x350>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80088d6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80088da:	429a      	cmp	r2, r3
 80088dc:	d242      	bcs.n	8008964 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3308      	adds	r3, #8
 80088e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80088ee:	69fb      	ldr	r3, [r7, #28]
 80088f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	3308      	adds	r3, #8
 80088fe:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008902:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008904:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008906:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1e3      	bne.n	80088de <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a15      	ldr	r2, [pc, #84]	@ (8008970 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800891a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	60bb      	str	r3, [r7, #8]
   return(result);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	f043 0320 	orr.w	r3, r3, #32
 8008930:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	461a      	mov	r2, r3
 800893a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800893e:	61bb      	str	r3, [r7, #24]
 8008940:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008942:	6979      	ldr	r1, [r7, #20]
 8008944:	69ba      	ldr	r2, [r7, #24]
 8008946:	e841 2300 	strex	r3, r2, [r1]
 800894a:	613b      	str	r3, [r7, #16]
   return(result);
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1e4      	bne.n	800891c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008952:	e007      	b.n	8008964 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	699a      	ldr	r2, [r3, #24]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f042 0208 	orr.w	r2, r2, #8
 8008962:	619a      	str	r2, [r3, #24]
}
 8008964:	bf00      	nop
 8008966:	37b0      	adds	r7, #176	@ 0xb0
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	40008000 	.word	0x40008000
 8008970:	080082a5 	.word	0x080082a5

08008974 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b0ae      	sub	sp, #184	@ 0xb8
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008982:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69db      	ldr	r3, [r3, #28]
 800898c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089aa:	2b22      	cmp	r3, #34	@ 0x22
 80089ac:	f040 8186 	bne.w	8008cbc <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80089b6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80089ba:	e129      	b.n	8008c10 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80089ce:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80089d2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80089d6:	4013      	ands	r3, r2
 80089d8:	b29a      	uxth	r2, r3
 80089da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089e4:	1c9a      	adds	r2, r3, #2
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	3b01      	subs	r3, #1
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	69db      	ldr	r3, [r3, #28]
 8008a02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008a06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a0a:	f003 0307 	and.w	r3, r3, #7
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d053      	beq.n	8008aba <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d011      	beq.n	8008a42 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008a1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00b      	beq.n	8008a42 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a38:	f043 0201 	orr.w	r2, r3, #1
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a46:	f003 0302 	and.w	r3, r3, #2
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d011      	beq.n	8008a72 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008a4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00b      	beq.n	8008a72 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2202      	movs	r2, #2
 8008a60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a68:	f043 0204 	orr.w	r2, r3, #4
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a76:	f003 0304 	and.w	r3, r3, #4
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d011      	beq.n	8008aa2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008a7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00b      	beq.n	8008aa2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2204      	movs	r2, #4
 8008a90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a98:	f043 0202 	orr.w	r2, r3, #2
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d006      	beq.n	8008aba <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f7fe fcb7 	bl	8007420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	f040 80a4 	bne.w	8008c10 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ace:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ad0:	e853 3f00 	ldrex	r3, [r3]
 8008ad4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ad6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008adc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008aea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008aee:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008af2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008af6:	e841 2300 	strex	r3, r2, [r1]
 8008afa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008afc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d1e2      	bne.n	8008ac8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	3308      	adds	r3, #8
 8008b08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b0c:	e853 3f00 	ldrex	r3, [r3]
 8008b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b18:	f023 0301 	bic.w	r3, r3, #1
 8008b1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	3308      	adds	r3, #8
 8008b26:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008b2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b32:	e841 2300 	strex	r3, r2, [r1]
 8008b36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1e1      	bne.n	8008b02 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2220      	movs	r2, #32
 8008b42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a5f      	ldr	r2, [pc, #380]	@ (8008cd4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d021      	beq.n	8008ba0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d01a      	beq.n	8008ba0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b72:	e853 3f00 	ldrex	r3, [r3]
 8008b76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008b8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b94:	e841 2300 	strex	r3, r2, [r1]
 8008b98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1e4      	bne.n	8008b6a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d130      	bne.n	8008c0a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	e853 3f00 	ldrex	r3, [r3]
 8008bba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bbe:	f023 0310 	bic.w	r3, r3, #16
 8008bc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	461a      	mov	r2, r3
 8008bcc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bd2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008bd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bd8:	e841 2300 	strex	r3, r2, [r1]
 8008bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d1e4      	bne.n	8008bae <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	69db      	ldr	r3, [r3, #28]
 8008bea:	f003 0310 	and.w	r3, r3, #16
 8008bee:	2b10      	cmp	r3, #16
 8008bf0:	d103      	bne.n	8008bfa <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2210      	movs	r2, #16
 8008bf8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c00:	4619      	mov	r1, r3
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f7fe fc16 	bl	8007434 <HAL_UARTEx_RxEventCallback>
 8008c08:	e002      	b.n	8008c10 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f7f8 fb94 	bl	8001338 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c10:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d006      	beq.n	8008c26 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008c18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c1c:	f003 0320 	and.w	r3, r3, #32
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f47f aecb 	bne.w	80089bc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c2c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008c30:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d049      	beq.n	8008ccc <UART_RxISR_16BIT_FIFOEN+0x358>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008c3e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d242      	bcs.n	8008ccc <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	3308      	adds	r3, #8
 8008c4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	623b      	str	r3, [r7, #32]
   return(result);
 8008c56:	6a3b      	ldr	r3, [r7, #32]
 8008c58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	3308      	adds	r3, #8
 8008c66:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008c6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c72:	e841 2300 	strex	r3, r2, [r1]
 8008c76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1e3      	bne.n	8008c46 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a15      	ldr	r2, [pc, #84]	@ (8008cd8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008c82:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	e853 3f00 	ldrex	r3, [r3]
 8008c90:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f043 0320 	orr.w	r3, r3, #32
 8008c98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ca6:	61fb      	str	r3, [r7, #28]
 8008ca8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008caa:	69b9      	ldr	r1, [r7, #24]
 8008cac:	69fa      	ldr	r2, [r7, #28]
 8008cae:	e841 2300 	strex	r3, r2, [r1]
 8008cb2:	617b      	str	r3, [r7, #20]
   return(result);
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d1e4      	bne.n	8008c84 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008cba:	e007      	b.n	8008ccc <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	699a      	ldr	r2, [r3, #24]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f042 0208 	orr.w	r2, r2, #8
 8008cca:	619a      	str	r2, [r3, #24]
}
 8008ccc:	bf00      	nop
 8008cce:	37b8      	adds	r7, #184	@ 0xb8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}
 8008cd4:	40008000 	.word	0x40008000
 8008cd8:	0800845d 	.word	0x0800845d

08008cdc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d101      	bne.n	8008d2e <HAL_UARTEx_DisableFifoMode+0x16>
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	e027      	b.n	8008d7e <HAL_UARTEx_DisableFifoMode+0x66>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2224      	movs	r2, #36	@ 0x24
 8008d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 0201 	bic.w	r2, r2, #1
 8008d54:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008d5c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2220      	movs	r2, #32
 8008d70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d7c:	2300      	movs	r3, #0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3714      	adds	r7, #20
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b084      	sub	sp, #16
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
 8008d92:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d101      	bne.n	8008da2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d9e:	2302      	movs	r3, #2
 8008da0:	e02d      	b.n	8008dfe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2201      	movs	r2, #1
 8008da6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2224      	movs	r2, #36	@ 0x24
 8008dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f022 0201 	bic.w	r2, r2, #1
 8008dc8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	683a      	ldr	r2, [r7, #0]
 8008dda:	430a      	orrs	r2, r1
 8008ddc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 f850 	bl	8008e84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2220      	movs	r2, #32
 8008df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
 8008e0e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d101      	bne.n	8008e1e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	e02d      	b.n	8008e7a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2201      	movs	r2, #1
 8008e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2224      	movs	r2, #36	@ 0x24
 8008e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f022 0201 	bic.w	r2, r2, #1
 8008e44:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	683a      	ldr	r2, [r7, #0]
 8008e56:	430a      	orrs	r2, r1
 8008e58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f812 	bl	8008e84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2220      	movs	r2, #32
 8008e6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
	...

08008e84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b085      	sub	sp, #20
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d108      	bne.n	8008ea6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ea4:	e031      	b.n	8008f0a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008ea6:	2308      	movs	r3, #8
 8008ea8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008eaa:	2308      	movs	r3, #8
 8008eac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	0e5b      	lsrs	r3, r3, #25
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	f003 0307 	and.w	r3, r3, #7
 8008ebc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	0f5b      	lsrs	r3, r3, #29
 8008ec6:	b2db      	uxtb	r3, r3
 8008ec8:	f003 0307 	and.w	r3, r3, #7
 8008ecc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ece:	7bbb      	ldrb	r3, [r7, #14]
 8008ed0:	7b3a      	ldrb	r2, [r7, #12]
 8008ed2:	4911      	ldr	r1, [pc, #68]	@ (8008f18 <UARTEx_SetNbDataToProcess+0x94>)
 8008ed4:	5c8a      	ldrb	r2, [r1, r2]
 8008ed6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008eda:	7b3a      	ldrb	r2, [r7, #12]
 8008edc:	490f      	ldr	r1, [pc, #60]	@ (8008f1c <UARTEx_SetNbDataToProcess+0x98>)
 8008ede:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ee0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008eec:	7bfb      	ldrb	r3, [r7, #15]
 8008eee:	7b7a      	ldrb	r2, [r7, #13]
 8008ef0:	4909      	ldr	r1, [pc, #36]	@ (8008f18 <UARTEx_SetNbDataToProcess+0x94>)
 8008ef2:	5c8a      	ldrb	r2, [r1, r2]
 8008ef4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008ef8:	7b7a      	ldrb	r2, [r7, #13]
 8008efa:	4908      	ldr	r1, [pc, #32]	@ (8008f1c <UARTEx_SetNbDataToProcess+0x98>)
 8008efc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008efe:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f02:	b29a      	uxth	r2, r3
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
 8008f16:	bf00      	nop
 8008f18:	08010a68 	.word	0x08010a68
 8008f1c:	08010a70 	.word	0x08010a70

08008f20 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b085      	sub	sp, #20
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	4603      	mov	r3, r0
 8008f28:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f32:	2b84      	cmp	r3, #132	@ 0x84
 8008f34:	d005      	beq.n	8008f42 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008f36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	3303      	adds	r3, #3
 8008f40:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008f42:	68fb      	ldr	r3, [r7, #12]
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3714      	adds	r7, #20
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008f54:	f001 fcc2 	bl	800a8dc <vTaskStartScheduler>
  
  return osOK;
 8008f58:	2300      	movs	r3, #0
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008f5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f60:	b087      	sub	sp, #28
 8008f62:	af02      	add	r7, sp, #8
 8008f64:	6078      	str	r0, [r7, #4]
 8008f66:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685c      	ldr	r4, [r3, #4]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008f74:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7ff ffcf 	bl	8008f20 <makeFreeRtosPriority>
 8008f82:	4602      	mov	r2, r0
 8008f84:	f107 030c 	add.w	r3, r7, #12
 8008f88:	9301      	str	r3, [sp, #4]
 8008f8a:	9200      	str	r2, [sp, #0]
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	4632      	mov	r2, r6
 8008f90:	4629      	mov	r1, r5
 8008f92:	4620      	mov	r0, r4
 8008f94:	f001 faaa 	bl	800a4ec <xTaskCreate>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d001      	beq.n	8008fa2 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e000      	b.n	8008fa4 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3714      	adds	r7, #20
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008fac <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d001      	beq.n	8008fc2 <osDelay+0x16>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	e000      	b.n	8008fc4 <osDelay+0x18>
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f001 fbeb 	bl	800a7a0 <vTaskDelay>
  
  return osOK;
 8008fca:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f103 0208 	add.w	r2, r3, #8
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8008fec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f103 0208 	add.w	r2, r3, #8
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f103 0208 	add.w	r2, r3, #8
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009008:	bf00      	nop
 800900a:	370c      	adds	r7, #12
 800900c:	46bd      	mov	sp, r7
 800900e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009012:	4770      	bx	lr

08009014 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009022:	bf00      	nop
 8009024:	370c      	adds	r7, #12
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr

0800902e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800902e:	b480      	push	{r7}
 8009030:	b085      	sub	sp, #20
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
 8009036:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	68fa      	ldr	r2, [r7, #12]
 8009042:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	689a      	ldr	r2, [r3, #8]
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	683a      	ldr	r2, [r7, #0]
 8009058:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	1c5a      	adds	r2, r3, #1
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	601a      	str	r2, [r3, #0]
}
 800906a:	bf00      	nop
 800906c:	3714      	adds	r7, #20
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr

08009076 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009076:	b480      	push	{r7}
 8009078:	b085      	sub	sp, #20
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
 800907e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800908c:	d103      	bne.n	8009096 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	60fb      	str	r3, [r7, #12]
 8009094:	e00c      	b.n	80090b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	3308      	adds	r3, #8
 800909a:	60fb      	str	r3, [r7, #12]
 800909c:	e002      	b.n	80090a4 <vListInsert+0x2e>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	60fb      	str	r3, [r7, #12]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68ba      	ldr	r2, [r7, #8]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d2f6      	bcs.n	800909e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	685a      	ldr	r2, [r3, #4]
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	1c5a      	adds	r2, r3, #1
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	601a      	str	r2, [r3, #0]
}
 80090dc:	bf00      	nop
 80090de:	3714      	adds	r7, #20
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	6892      	ldr	r2, [r2, #8]
 80090fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	6852      	ldr	r2, [r2, #4]
 8009108:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	429a      	cmp	r2, r3
 8009112:	d103      	bne.n	800911c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	689a      	ldr	r2, [r3, #8]
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	1e5a      	subs	r2, r3, #1
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
}
 8009130:	4618      	mov	r0, r3
 8009132:	3714      	adds	r7, #20
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d10b      	bne.n	8009168 <xQueueGenericReset+0x2c>
	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	60bb      	str	r3, [r7, #8]
}
 8009162:	bf00      	nop
 8009164:	bf00      	nop
 8009166:	e7fd      	b.n	8009164 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009168:	f002 ff36 	bl	800bfd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009174:	68f9      	ldr	r1, [r7, #12]
 8009176:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009178:	fb01 f303 	mul.w	r3, r1, r3
 800917c:	441a      	add	r2, r3
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2200      	movs	r2, #0
 8009186:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009198:	3b01      	subs	r3, #1
 800919a:	68f9      	ldr	r1, [r7, #12]
 800919c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800919e:	fb01 f303 	mul.w	r3, r1, r3
 80091a2:	441a      	add	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	22ff      	movs	r2, #255	@ 0xff
 80091ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	22ff      	movs	r2, #255	@ 0xff
 80091b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d114      	bne.n	80091e8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d01a      	beq.n	80091fc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	3310      	adds	r3, #16
 80091ca:	4618      	mov	r0, r3
 80091cc:	f001 fe74 	bl	800aeb8 <xTaskRemoveFromEventList>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d012      	beq.n	80091fc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80091d6:	4b0d      	ldr	r3, [pc, #52]	@ (800920c <xQueueGenericReset+0xd0>)
 80091d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091dc:	601a      	str	r2, [r3, #0]
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	f3bf 8f6f 	isb	sy
 80091e6:	e009      	b.n	80091fc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	3310      	adds	r3, #16
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7ff fef1 	bl	8008fd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	3324      	adds	r3, #36	@ 0x24
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7ff feec 	bl	8008fd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80091fc:	f002 ff1e 	bl	800c03c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009200:	2301      	movs	r3, #1
}
 8009202:	4618      	mov	r0, r3
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	e000ed04 	.word	0xe000ed04

08009210 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009210:	b580      	push	{r7, lr}
 8009212:	b08a      	sub	sp, #40	@ 0x28
 8009214:	af02      	add	r7, sp, #8
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	4613      	mov	r3, r2
 800921c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d10b      	bne.n	800923c <xQueueGenericCreate+0x2c>
	__asm volatile
 8009224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009228:	f383 8811 	msr	BASEPRI, r3
 800922c:	f3bf 8f6f 	isb	sy
 8009230:	f3bf 8f4f 	dsb	sy
 8009234:	613b      	str	r3, [r7, #16]
}
 8009236:	bf00      	nop
 8009238:	bf00      	nop
 800923a:	e7fd      	b.n	8009238 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	68ba      	ldr	r2, [r7, #8]
 8009240:	fb02 f303 	mul.w	r3, r2, r3
 8009244:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	3350      	adds	r3, #80	@ 0x50
 800924a:	4618      	mov	r0, r3
 800924c:	f002 ffe6 	bl	800c21c <pvPortMalloc>
 8009250:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d00d      	beq.n	8009274 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	3350      	adds	r3, #80	@ 0x50
 8009260:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009262:	79fa      	ldrb	r2, [r7, #7]
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	4613      	mov	r3, r2
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	68b9      	ldr	r1, [r7, #8]
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 f805 	bl	800927e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009274:	69bb      	ldr	r3, [r7, #24]
	}
 8009276:	4618      	mov	r0, r3
 8009278:	3720      	adds	r7, #32
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b084      	sub	sp, #16
 8009282:	af00      	add	r7, sp, #0
 8009284:	60f8      	str	r0, [r7, #12]
 8009286:	60b9      	str	r1, [r7, #8]
 8009288:	607a      	str	r2, [r7, #4]
 800928a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d103      	bne.n	800929a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	69ba      	ldr	r2, [r7, #24]
 8009296:	601a      	str	r2, [r3, #0]
 8009298:	e002      	b.n	80092a0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80092ac:	2101      	movs	r1, #1
 80092ae:	69b8      	ldr	r0, [r7, #24]
 80092b0:	f7ff ff44 	bl	800913c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80092b4:	69bb      	ldr	r3, [r7, #24]
 80092b6:	78fa      	ldrb	r2, [r7, #3]
 80092b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80092bc:	bf00      	nop
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00e      	beq.n	80092f0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2200      	movs	r2, #0
 80092dc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2200      	movs	r2, #0
 80092e2:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80092e4:	2300      	movs	r3, #0
 80092e6:	2200      	movs	r2, #0
 80092e8:	2100      	movs	r1, #0
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 f81c 	bl	8009328 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b086      	sub	sp, #24
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	4603      	mov	r3, r0
 8009300:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009302:	2301      	movs	r3, #1
 8009304:	617b      	str	r3, [r7, #20]
 8009306:	2300      	movs	r3, #0
 8009308:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800930a:	79fb      	ldrb	r3, [r7, #7]
 800930c:	461a      	mov	r2, r3
 800930e:	6939      	ldr	r1, [r7, #16]
 8009310:	6978      	ldr	r0, [r7, #20]
 8009312:	f7ff ff7d 	bl	8009210 <xQueueGenericCreate>
 8009316:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f7ff ffd3 	bl	80092c4 <prvInitialiseMutex>

		return xNewQueue;
 800931e:	68fb      	ldr	r3, [r7, #12]
	}
 8009320:	4618      	mov	r0, r3
 8009322:	3718      	adds	r7, #24
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b08e      	sub	sp, #56	@ 0x38
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	607a      	str	r2, [r7, #4]
 8009334:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009336:	2300      	movs	r3, #0
 8009338:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800933e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10b      	bne.n	800935c <xQueueGenericSend+0x34>
	__asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009348:	f383 8811 	msr	BASEPRI, r3
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	f3bf 8f4f 	dsb	sy
 8009354:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009356:	bf00      	nop
 8009358:	bf00      	nop
 800935a:	e7fd      	b.n	8009358 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d103      	bne.n	800936a <xQueueGenericSend+0x42>
 8009362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009366:	2b00      	cmp	r3, #0
 8009368:	d101      	bne.n	800936e <xQueueGenericSend+0x46>
 800936a:	2301      	movs	r3, #1
 800936c:	e000      	b.n	8009370 <xQueueGenericSend+0x48>
 800936e:	2300      	movs	r3, #0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10b      	bne.n	800938c <xQueueGenericSend+0x64>
	__asm volatile
 8009374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009386:	bf00      	nop
 8009388:	bf00      	nop
 800938a:	e7fd      	b.n	8009388 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	2b02      	cmp	r3, #2
 8009390:	d103      	bne.n	800939a <xQueueGenericSend+0x72>
 8009392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009396:	2b01      	cmp	r3, #1
 8009398:	d101      	bne.n	800939e <xQueueGenericSend+0x76>
 800939a:	2301      	movs	r3, #1
 800939c:	e000      	b.n	80093a0 <xQueueGenericSend+0x78>
 800939e:	2300      	movs	r3, #0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d10b      	bne.n	80093bc <xQueueGenericSend+0x94>
	__asm volatile
 80093a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a8:	f383 8811 	msr	BASEPRI, r3
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	623b      	str	r3, [r7, #32]
}
 80093b6:	bf00      	nop
 80093b8:	bf00      	nop
 80093ba:	e7fd      	b.n	80093b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093bc:	f002 f82e 	bl	800b41c <xTaskGetSchedulerState>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d102      	bne.n	80093cc <xQueueGenericSend+0xa4>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d101      	bne.n	80093d0 <xQueueGenericSend+0xa8>
 80093cc:	2301      	movs	r3, #1
 80093ce:	e000      	b.n	80093d2 <xQueueGenericSend+0xaa>
 80093d0:	2300      	movs	r3, #0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10b      	bne.n	80093ee <xQueueGenericSend+0xc6>
	__asm volatile
 80093d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093da:	f383 8811 	msr	BASEPRI, r3
 80093de:	f3bf 8f6f 	isb	sy
 80093e2:	f3bf 8f4f 	dsb	sy
 80093e6:	61fb      	str	r3, [r7, #28]
}
 80093e8:	bf00      	nop
 80093ea:	bf00      	nop
 80093ec:	e7fd      	b.n	80093ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80093ee:	f002 fdf3 	bl	800bfd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d302      	bcc.n	8009404 <xQueueGenericSend+0xdc>
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	2b02      	cmp	r3, #2
 8009402:	d129      	bne.n	8009458 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009404:	683a      	ldr	r2, [r7, #0]
 8009406:	68b9      	ldr	r1, [r7, #8]
 8009408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800940a:	f000 fbc7 	bl	8009b9c <prvCopyDataToQueue>
 800940e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009414:	2b00      	cmp	r3, #0
 8009416:	d010      	beq.n	800943a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800941a:	3324      	adds	r3, #36	@ 0x24
 800941c:	4618      	mov	r0, r3
 800941e:	f001 fd4b 	bl	800aeb8 <xTaskRemoveFromEventList>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d013      	beq.n	8009450 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009428:	4b3f      	ldr	r3, [pc, #252]	@ (8009528 <xQueueGenericSend+0x200>)
 800942a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800942e:	601a      	str	r2, [r3, #0]
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	f3bf 8f6f 	isb	sy
 8009438:	e00a      	b.n	8009450 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800943a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800943c:	2b00      	cmp	r3, #0
 800943e:	d007      	beq.n	8009450 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009440:	4b39      	ldr	r3, [pc, #228]	@ (8009528 <xQueueGenericSend+0x200>)
 8009442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009446:	601a      	str	r2, [r3, #0]
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009450:	f002 fdf4 	bl	800c03c <vPortExitCritical>
				return pdPASS;
 8009454:	2301      	movs	r3, #1
 8009456:	e063      	b.n	8009520 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d103      	bne.n	8009466 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800945e:	f002 fded 	bl	800c03c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009462:	2300      	movs	r3, #0
 8009464:	e05c      	b.n	8009520 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009468:	2b00      	cmp	r3, #0
 800946a:	d106      	bne.n	800947a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800946c:	f107 0314 	add.w	r3, r7, #20
 8009470:	4618      	mov	r0, r3
 8009472:	f001 fdad 	bl	800afd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009476:	2301      	movs	r3, #1
 8009478:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800947a:	f002 fddf 	bl	800c03c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800947e:	f001 fa81 	bl	800a984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009482:	f002 fda9 	bl	800bfd8 <vPortEnterCritical>
 8009486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009488:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800948c:	b25b      	sxtb	r3, r3
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	d103      	bne.n	800949c <xQueueGenericSend+0x174>
 8009494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800949c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094a2:	b25b      	sxtb	r3, r3
 80094a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a8:	d103      	bne.n	80094b2 <xQueueGenericSend+0x18a>
 80094aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ac:	2200      	movs	r2, #0
 80094ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094b2:	f002 fdc3 	bl	800c03c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094b6:	1d3a      	adds	r2, r7, #4
 80094b8:	f107 0314 	add.w	r3, r7, #20
 80094bc:	4611      	mov	r1, r2
 80094be:	4618      	mov	r0, r3
 80094c0:	f001 fd9c 	bl	800affc <xTaskCheckForTimeOut>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d124      	bne.n	8009514 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80094ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80094cc:	f000 fc5e 	bl	8009d8c <prvIsQueueFull>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d018      	beq.n	8009508 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80094d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d8:	3310      	adds	r3, #16
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	4611      	mov	r1, r2
 80094de:	4618      	mov	r0, r3
 80094e0:	f001 fcc4 	bl	800ae6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80094e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80094e6:	f000 fbe9 	bl	8009cbc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80094ea:	f001 fa59 	bl	800a9a0 <xTaskResumeAll>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f47f af7c 	bne.w	80093ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80094f6:	4b0c      	ldr	r3, [pc, #48]	@ (8009528 <xQueueGenericSend+0x200>)
 80094f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094fc:	601a      	str	r2, [r3, #0]
 80094fe:	f3bf 8f4f 	dsb	sy
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	e772      	b.n	80093ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800950a:	f000 fbd7 	bl	8009cbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800950e:	f001 fa47 	bl	800a9a0 <xTaskResumeAll>
 8009512:	e76c      	b.n	80093ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009514:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009516:	f000 fbd1 	bl	8009cbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800951a:	f001 fa41 	bl	800a9a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800951e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009520:	4618      	mov	r0, r3
 8009522:	3738      	adds	r7, #56	@ 0x38
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	e000ed04 	.word	0xe000ed04

0800952c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b090      	sub	sp, #64	@ 0x40
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
 8009538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800953e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009540:	2b00      	cmp	r3, #0
 8009542:	d10b      	bne.n	800955c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009548:	f383 8811 	msr	BASEPRI, r3
 800954c:	f3bf 8f6f 	isb	sy
 8009550:	f3bf 8f4f 	dsb	sy
 8009554:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009556:	bf00      	nop
 8009558:	bf00      	nop
 800955a:	e7fd      	b.n	8009558 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d103      	bne.n	800956a <xQueueGenericSendFromISR+0x3e>
 8009562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009566:	2b00      	cmp	r3, #0
 8009568:	d101      	bne.n	800956e <xQueueGenericSendFromISR+0x42>
 800956a:	2301      	movs	r3, #1
 800956c:	e000      	b.n	8009570 <xQueueGenericSendFromISR+0x44>
 800956e:	2300      	movs	r3, #0
 8009570:	2b00      	cmp	r3, #0
 8009572:	d10b      	bne.n	800958c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009586:	bf00      	nop
 8009588:	bf00      	nop
 800958a:	e7fd      	b.n	8009588 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	2b02      	cmp	r3, #2
 8009590:	d103      	bne.n	800959a <xQueueGenericSendFromISR+0x6e>
 8009592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009596:	2b01      	cmp	r3, #1
 8009598:	d101      	bne.n	800959e <xQueueGenericSendFromISR+0x72>
 800959a:	2301      	movs	r3, #1
 800959c:	e000      	b.n	80095a0 <xQueueGenericSendFromISR+0x74>
 800959e:	2300      	movs	r3, #0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10b      	bne.n	80095bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80095a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	623b      	str	r3, [r7, #32]
}
 80095b6:	bf00      	nop
 80095b8:	bf00      	nop
 80095ba:	e7fd      	b.n	80095b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80095bc:	f002 fdec 	bl	800c198 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80095c0:	f3ef 8211 	mrs	r2, BASEPRI
 80095c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c8:	f383 8811 	msr	BASEPRI, r3
 80095cc:	f3bf 8f6f 	isb	sy
 80095d0:	f3bf 8f4f 	dsb	sy
 80095d4:	61fa      	str	r2, [r7, #28]
 80095d6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80095d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80095da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80095dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d302      	bcc.n	80095ee <xQueueGenericSendFromISR+0xc2>
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	2b02      	cmp	r3, #2
 80095ec:	d12f      	bne.n	800964e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80095ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	68b9      	ldr	r1, [r7, #8]
 8009602:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009604:	f000 faca 	bl	8009b9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009608:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800960c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009610:	d112      	bne.n	8009638 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009616:	2b00      	cmp	r3, #0
 8009618:	d016      	beq.n	8009648 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800961a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800961c:	3324      	adds	r3, #36	@ 0x24
 800961e:	4618      	mov	r0, r3
 8009620:	f001 fc4a 	bl	800aeb8 <xTaskRemoveFromEventList>
 8009624:	4603      	mov	r3, r0
 8009626:	2b00      	cmp	r3, #0
 8009628:	d00e      	beq.n	8009648 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00b      	beq.n	8009648 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	601a      	str	r2, [r3, #0]
 8009636:	e007      	b.n	8009648 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009638:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800963c:	3301      	adds	r3, #1
 800963e:	b2db      	uxtb	r3, r3
 8009640:	b25a      	sxtb	r2, r3
 8009642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009648:	2301      	movs	r3, #1
 800964a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800964c:	e001      	b.n	8009652 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800964e:	2300      	movs	r3, #0
 8009650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009654:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800965c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800965e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009660:	4618      	mov	r0, r3
 8009662:	3740      	adds	r7, #64	@ 0x40
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b08e      	sub	sp, #56	@ 0x38
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	2b00      	cmp	r3, #0
 800967a:	d10b      	bne.n	8009694 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800967c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009680:	f383 8811 	msr	BASEPRI, r3
 8009684:	f3bf 8f6f 	isb	sy
 8009688:	f3bf 8f4f 	dsb	sy
 800968c:	623b      	str	r3, [r7, #32]
}
 800968e:	bf00      	nop
 8009690:	bf00      	nop
 8009692:	e7fd      	b.n	8009690 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00b      	beq.n	80096b4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800969c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a0:	f383 8811 	msr	BASEPRI, r3
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	61fb      	str	r3, [r7, #28]
}
 80096ae:	bf00      	nop
 80096b0:	bf00      	nop
 80096b2:	e7fd      	b.n	80096b0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80096b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d103      	bne.n	80096c4 <xQueueGiveFromISR+0x5c>
 80096bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d101      	bne.n	80096c8 <xQueueGiveFromISR+0x60>
 80096c4:	2301      	movs	r3, #1
 80096c6:	e000      	b.n	80096ca <xQueueGiveFromISR+0x62>
 80096c8:	2300      	movs	r3, #0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10b      	bne.n	80096e6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80096ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d2:	f383 8811 	msr	BASEPRI, r3
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	f3bf 8f4f 	dsb	sy
 80096de:	61bb      	str	r3, [r7, #24]
}
 80096e0:	bf00      	nop
 80096e2:	bf00      	nop
 80096e4:	e7fd      	b.n	80096e2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80096e6:	f002 fd57 	bl	800c198 <vPortValidateInterruptPriority>
	__asm volatile
 80096ea:	f3ef 8211 	mrs	r2, BASEPRI
 80096ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f2:	f383 8811 	msr	BASEPRI, r3
 80096f6:	f3bf 8f6f 	isb	sy
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	617a      	str	r2, [r7, #20]
 8009700:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009702:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009704:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800970a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009712:	429a      	cmp	r2, r3
 8009714:	d22b      	bcs.n	800976e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800971c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009722:	1c5a      	adds	r2, r3, #1
 8009724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009726:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009728:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800972c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009730:	d112      	bne.n	8009758 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009736:	2b00      	cmp	r3, #0
 8009738:	d016      	beq.n	8009768 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800973a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973c:	3324      	adds	r3, #36	@ 0x24
 800973e:	4618      	mov	r0, r3
 8009740:	f001 fbba 	bl	800aeb8 <xTaskRemoveFromEventList>
 8009744:	4603      	mov	r3, r0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00e      	beq.n	8009768 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d00b      	beq.n	8009768 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	2201      	movs	r2, #1
 8009754:	601a      	str	r2, [r3, #0]
 8009756:	e007      	b.n	8009768 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800975c:	3301      	adds	r3, #1
 800975e:	b2db      	uxtb	r3, r3
 8009760:	b25a      	sxtb	r2, r3
 8009762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009768:	2301      	movs	r3, #1
 800976a:	637b      	str	r3, [r7, #52]	@ 0x34
 800976c:	e001      	b.n	8009772 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800976e:	2300      	movs	r3, #0
 8009770:	637b      	str	r3, [r7, #52]	@ 0x34
 8009772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009774:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f383 8811 	msr	BASEPRI, r3
}
 800977c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800977e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009780:	4618      	mov	r0, r3
 8009782:	3738      	adds	r7, #56	@ 0x38
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b08c      	sub	sp, #48	@ 0x30
 800978c:	af00      	add	r7, sp, #0
 800978e:	60f8      	str	r0, [r7, #12]
 8009790:	60b9      	str	r1, [r7, #8]
 8009792:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009794:	2300      	movs	r3, #0
 8009796:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800979c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d10b      	bne.n	80097ba <xQueueReceive+0x32>
	__asm volatile
 80097a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a6:	f383 8811 	msr	BASEPRI, r3
 80097aa:	f3bf 8f6f 	isb	sy
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	623b      	str	r3, [r7, #32]
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	e7fd      	b.n	80097b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d103      	bne.n	80097c8 <xQueueReceive+0x40>
 80097c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d101      	bne.n	80097cc <xQueueReceive+0x44>
 80097c8:	2301      	movs	r3, #1
 80097ca:	e000      	b.n	80097ce <xQueueReceive+0x46>
 80097cc:	2300      	movs	r3, #0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10b      	bne.n	80097ea <xQueueReceive+0x62>
	__asm volatile
 80097d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d6:	f383 8811 	msr	BASEPRI, r3
 80097da:	f3bf 8f6f 	isb	sy
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	61fb      	str	r3, [r7, #28]
}
 80097e4:	bf00      	nop
 80097e6:	bf00      	nop
 80097e8:	e7fd      	b.n	80097e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80097ea:	f001 fe17 	bl	800b41c <xTaskGetSchedulerState>
 80097ee:	4603      	mov	r3, r0
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d102      	bne.n	80097fa <xQueueReceive+0x72>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d101      	bne.n	80097fe <xQueueReceive+0x76>
 80097fa:	2301      	movs	r3, #1
 80097fc:	e000      	b.n	8009800 <xQueueReceive+0x78>
 80097fe:	2300      	movs	r3, #0
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10b      	bne.n	800981c <xQueueReceive+0x94>
	__asm volatile
 8009804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009808:	f383 8811 	msr	BASEPRI, r3
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	61bb      	str	r3, [r7, #24]
}
 8009816:	bf00      	nop
 8009818:	bf00      	nop
 800981a:	e7fd      	b.n	8009818 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800981c:	f002 fbdc 	bl	800bfd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009824:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009828:	2b00      	cmp	r3, #0
 800982a:	d01f      	beq.n	800986c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800982c:	68b9      	ldr	r1, [r7, #8]
 800982e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009830:	f000 fa1e 	bl	8009c70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009836:	1e5a      	subs	r2, r3, #1
 8009838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	691b      	ldr	r3, [r3, #16]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d00f      	beq.n	8009864 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009846:	3310      	adds	r3, #16
 8009848:	4618      	mov	r0, r3
 800984a:	f001 fb35 	bl	800aeb8 <xTaskRemoveFromEventList>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d007      	beq.n	8009864 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009854:	4b3c      	ldr	r3, [pc, #240]	@ (8009948 <xQueueReceive+0x1c0>)
 8009856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800985a:	601a      	str	r2, [r3, #0]
 800985c:	f3bf 8f4f 	dsb	sy
 8009860:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009864:	f002 fbea 	bl	800c03c <vPortExitCritical>
				return pdPASS;
 8009868:	2301      	movs	r3, #1
 800986a:	e069      	b.n	8009940 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d103      	bne.n	800987a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009872:	f002 fbe3 	bl	800c03c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009876:	2300      	movs	r3, #0
 8009878:	e062      	b.n	8009940 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800987a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800987c:	2b00      	cmp	r3, #0
 800987e:	d106      	bne.n	800988e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009880:	f107 0310 	add.w	r3, r7, #16
 8009884:	4618      	mov	r0, r3
 8009886:	f001 fba3 	bl	800afd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800988a:	2301      	movs	r3, #1
 800988c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800988e:	f002 fbd5 	bl	800c03c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009892:	f001 f877 	bl	800a984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009896:	f002 fb9f 	bl	800bfd8 <vPortEnterCritical>
 800989a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800989c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098a0:	b25b      	sxtb	r3, r3
 80098a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a6:	d103      	bne.n	80098b0 <xQueueReceive+0x128>
 80098a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098aa:	2200      	movs	r2, #0
 80098ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098b6:	b25b      	sxtb	r3, r3
 80098b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098bc:	d103      	bne.n	80098c6 <xQueueReceive+0x13e>
 80098be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098c6:	f002 fbb9 	bl	800c03c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098ca:	1d3a      	adds	r2, r7, #4
 80098cc:	f107 0310 	add.w	r3, r7, #16
 80098d0:	4611      	mov	r1, r2
 80098d2:	4618      	mov	r0, r3
 80098d4:	f001 fb92 	bl	800affc <xTaskCheckForTimeOut>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d123      	bne.n	8009926 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80098de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098e0:	f000 fa3e 	bl	8009d60 <prvIsQueueEmpty>
 80098e4:	4603      	mov	r3, r0
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d017      	beq.n	800991a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80098ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ec:	3324      	adds	r3, #36	@ 0x24
 80098ee:	687a      	ldr	r2, [r7, #4]
 80098f0:	4611      	mov	r1, r2
 80098f2:	4618      	mov	r0, r3
 80098f4:	f001 faba 	bl	800ae6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80098f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098fa:	f000 f9df 	bl	8009cbc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80098fe:	f001 f84f 	bl	800a9a0 <xTaskResumeAll>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d189      	bne.n	800981c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009908:	4b0f      	ldr	r3, [pc, #60]	@ (8009948 <xQueueReceive+0x1c0>)
 800990a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800990e:	601a      	str	r2, [r3, #0]
 8009910:	f3bf 8f4f 	dsb	sy
 8009914:	f3bf 8f6f 	isb	sy
 8009918:	e780      	b.n	800981c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800991a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800991c:	f000 f9ce 	bl	8009cbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009920:	f001 f83e 	bl	800a9a0 <xTaskResumeAll>
 8009924:	e77a      	b.n	800981c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009926:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009928:	f000 f9c8 	bl	8009cbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800992c:	f001 f838 	bl	800a9a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009930:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009932:	f000 fa15 	bl	8009d60 <prvIsQueueEmpty>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	f43f af6f 	beq.w	800981c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800993e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009940:	4618      	mov	r0, r3
 8009942:	3730      	adds	r7, #48	@ 0x30
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}
 8009948:	e000ed04 	.word	0xe000ed04

0800994c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b08e      	sub	sp, #56	@ 0x38
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009956:	2300      	movs	r3, #0
 8009958:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800995e:	2300      	movs	r3, #0
 8009960:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009964:	2b00      	cmp	r3, #0
 8009966:	d10b      	bne.n	8009980 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800996c:	f383 8811 	msr	BASEPRI, r3
 8009970:	f3bf 8f6f 	isb	sy
 8009974:	f3bf 8f4f 	dsb	sy
 8009978:	623b      	str	r3, [r7, #32]
}
 800997a:	bf00      	nop
 800997c:	bf00      	nop
 800997e:	e7fd      	b.n	800997c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00b      	beq.n	80099a0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800998c:	f383 8811 	msr	BASEPRI, r3
 8009990:	f3bf 8f6f 	isb	sy
 8009994:	f3bf 8f4f 	dsb	sy
 8009998:	61fb      	str	r3, [r7, #28]
}
 800999a:	bf00      	nop
 800999c:	bf00      	nop
 800999e:	e7fd      	b.n	800999c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099a0:	f001 fd3c 	bl	800b41c <xTaskGetSchedulerState>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d102      	bne.n	80099b0 <xQueueSemaphoreTake+0x64>
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d101      	bne.n	80099b4 <xQueueSemaphoreTake+0x68>
 80099b0:	2301      	movs	r3, #1
 80099b2:	e000      	b.n	80099b6 <xQueueSemaphoreTake+0x6a>
 80099b4:	2300      	movs	r3, #0
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10b      	bne.n	80099d2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80099ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099be:	f383 8811 	msr	BASEPRI, r3
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	f3bf 8f4f 	dsb	sy
 80099ca:	61bb      	str	r3, [r7, #24]
}
 80099cc:	bf00      	nop
 80099ce:	bf00      	nop
 80099d0:	e7fd      	b.n	80099ce <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80099d2:	f002 fb01 	bl	800bfd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80099d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099da:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80099dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d024      	beq.n	8009a2c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80099e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e4:	1e5a      	subs	r2, r3, #1
 80099e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d104      	bne.n	80099fc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80099f2:	f001 ffff 	bl	800b9f4 <pvTaskIncrementMutexHeldCount>
 80099f6:	4602      	mov	r2, r0
 80099f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099fe:	691b      	ldr	r3, [r3, #16]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00f      	beq.n	8009a24 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a06:	3310      	adds	r3, #16
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f001 fa55 	bl	800aeb8 <xTaskRemoveFromEventList>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d007      	beq.n	8009a24 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a14:	4b54      	ldr	r3, [pc, #336]	@ (8009b68 <xQueueSemaphoreTake+0x21c>)
 8009a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a1a:	601a      	str	r2, [r3, #0]
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a24:	f002 fb0a 	bl	800c03c <vPortExitCritical>
				return pdPASS;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e098      	b.n	8009b5e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d112      	bne.n	8009a58 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d00b      	beq.n	8009a50 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3c:	f383 8811 	msr	BASEPRI, r3
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	f3bf 8f4f 	dsb	sy
 8009a48:	617b      	str	r3, [r7, #20]
}
 8009a4a:	bf00      	nop
 8009a4c:	bf00      	nop
 8009a4e:	e7fd      	b.n	8009a4c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009a50:	f002 faf4 	bl	800c03c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a54:	2300      	movs	r3, #0
 8009a56:	e082      	b.n	8009b5e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d106      	bne.n	8009a6c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a5e:	f107 030c 	add.w	r3, r7, #12
 8009a62:	4618      	mov	r0, r3
 8009a64:	f001 fab4 	bl	800afd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a6c:	f002 fae6 	bl	800c03c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a70:	f000 ff88 	bl	800a984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a74:	f002 fab0 	bl	800bfd8 <vPortEnterCritical>
 8009a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a7e:	b25b      	sxtb	r3, r3
 8009a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a84:	d103      	bne.n	8009a8e <xQueueSemaphoreTake+0x142>
 8009a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a94:	b25b      	sxtb	r3, r3
 8009a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a9a:	d103      	bne.n	8009aa4 <xQueueSemaphoreTake+0x158>
 8009a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009aa4:	f002 faca 	bl	800c03c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009aa8:	463a      	mov	r2, r7
 8009aaa:	f107 030c 	add.w	r3, r7, #12
 8009aae:	4611      	mov	r1, r2
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f001 faa3 	bl	800affc <xTaskCheckForTimeOut>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d132      	bne.n	8009b22 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009abc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009abe:	f000 f94f 	bl	8009d60 <prvIsQueueEmpty>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d026      	beq.n	8009b16 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d109      	bne.n	8009ae4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009ad0:	f002 fa82 	bl	800bfd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f001 fcbd 	bl	800b458 <xTaskPriorityInherit>
 8009ade:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009ae0:	f002 faac 	bl	800c03c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ae6:	3324      	adds	r3, #36	@ 0x24
 8009ae8:	683a      	ldr	r2, [r7, #0]
 8009aea:	4611      	mov	r1, r2
 8009aec:	4618      	mov	r0, r3
 8009aee:	f001 f9bd 	bl	800ae6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009af2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009af4:	f000 f8e2 	bl	8009cbc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009af8:	f000 ff52 	bl	800a9a0 <xTaskResumeAll>
 8009afc:	4603      	mov	r3, r0
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	f47f af67 	bne.w	80099d2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009b04:	4b18      	ldr	r3, [pc, #96]	@ (8009b68 <xQueueSemaphoreTake+0x21c>)
 8009b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b0a:	601a      	str	r2, [r3, #0]
 8009b0c:	f3bf 8f4f 	dsb	sy
 8009b10:	f3bf 8f6f 	isb	sy
 8009b14:	e75d      	b.n	80099d2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009b16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b18:	f000 f8d0 	bl	8009cbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b1c:	f000 ff40 	bl	800a9a0 <xTaskResumeAll>
 8009b20:	e757      	b.n	80099d2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009b22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b24:	f000 f8ca 	bl	8009cbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b28:	f000 ff3a 	bl	800a9a0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b2e:	f000 f917 	bl	8009d60 <prvIsQueueEmpty>
 8009b32:	4603      	mov	r3, r0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	f43f af4c 	beq.w	80099d2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d00d      	beq.n	8009b5c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009b40:	f002 fa4a 	bl	800bfd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009b44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b46:	f000 f811 	bl	8009b6c <prvGetDisinheritPriorityAfterTimeout>
 8009b4a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009b52:	4618      	mov	r0, r3
 8009b54:	f001 fd7e 	bl	800b654 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009b58:	f002 fa70 	bl	800c03c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3738      	adds	r7, #56	@ 0x38
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	e000ed04 	.word	0xe000ed04

08009b6c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b085      	sub	sp, #20
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d006      	beq.n	8009b8a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f1c3 0307 	rsb	r3, r3, #7
 8009b86:	60fb      	str	r3, [r7, #12]
 8009b88:	e001      	b.n	8009b8e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
	}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3714      	adds	r7, #20
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b086      	sub	sp, #24
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	60f8      	str	r0, [r7, #12]
 8009ba4:	60b9      	str	r1, [r7, #8]
 8009ba6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d10d      	bne.n	8009bd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d14d      	bne.n	8009c5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f001 fcbc 	bl	800b544 <xTaskPriorityDisinherit>
 8009bcc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	609a      	str	r2, [r3, #8]
 8009bd4:	e043      	b.n	8009c5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d119      	bne.n	8009c10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6858      	ldr	r0, [r3, #4]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be4:	461a      	mov	r2, r3
 8009be6:	68b9      	ldr	r1, [r7, #8]
 8009be8:	f004 fb9f 	bl	800e32a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	685a      	ldr	r2, [r3, #4]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf4:	441a      	add	r2, r3
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	685a      	ldr	r2, [r3, #4]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d32b      	bcc.n	8009c5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	605a      	str	r2, [r3, #4]
 8009c0e:	e026      	b.n	8009c5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	68d8      	ldr	r0, [r3, #12]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c18:	461a      	mov	r2, r3
 8009c1a:	68b9      	ldr	r1, [r7, #8]
 8009c1c:	f004 fb85 	bl	800e32a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	68da      	ldr	r2, [r3, #12]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c28:	425b      	negs	r3, r3
 8009c2a:	441a      	add	r2, r3
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	68da      	ldr	r2, [r3, #12]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d207      	bcs.n	8009c4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	689a      	ldr	r2, [r3, #8]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c44:	425b      	negs	r3, r3
 8009c46:	441a      	add	r2, r3
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2b02      	cmp	r3, #2
 8009c50:	d105      	bne.n	8009c5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d002      	beq.n	8009c5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	1c5a      	adds	r2, r3, #1
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009c66:	697b      	ldr	r3, [r7, #20]
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3718      	adds	r7, #24
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d018      	beq.n	8009cb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	68da      	ldr	r2, [r3, #12]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c8a:	441a      	add	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	68da      	ldr	r2, [r3, #12]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d303      	bcc.n	8009ca4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	68d9      	ldr	r1, [r3, #12]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cac:	461a      	mov	r2, r3
 8009cae:	6838      	ldr	r0, [r7, #0]
 8009cb0:	f004 fb3b 	bl	800e32a <memcpy>
	}
}
 8009cb4:	bf00      	nop
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009cc4:	f002 f988 	bl	800bfd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009cce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cd0:	e011      	b.n	8009cf6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d012      	beq.n	8009d00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	3324      	adds	r3, #36	@ 0x24
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f001 f8ea 	bl	800aeb8 <xTaskRemoveFromEventList>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d001      	beq.n	8009cee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cea:	f001 f9eb 	bl	800b0c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009cee:	7bfb      	ldrb	r3, [r7, #15]
 8009cf0:	3b01      	subs	r3, #1
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	dce9      	bgt.n	8009cd2 <prvUnlockQueue+0x16>
 8009cfe:	e000      	b.n	8009d02 <prvUnlockQueue+0x46>
					break;
 8009d00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	22ff      	movs	r2, #255	@ 0xff
 8009d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009d0a:	f002 f997 	bl	800c03c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d0e:	f002 f963 	bl	800bfd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d1a:	e011      	b.n	8009d40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	691b      	ldr	r3, [r3, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d012      	beq.n	8009d4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	3310      	adds	r3, #16
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f001 f8c5 	bl	800aeb8 <xTaskRemoveFromEventList>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d001      	beq.n	8009d38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d34:	f001 f9c6 	bl	800b0c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d38:	7bbb      	ldrb	r3, [r7, #14]
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dce9      	bgt.n	8009d1c <prvUnlockQueue+0x60>
 8009d48:	e000      	b.n	8009d4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	22ff      	movs	r2, #255	@ 0xff
 8009d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009d54:	f002 f972 	bl	800c03c <vPortExitCritical>
}
 8009d58:	bf00      	nop
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d68:	f002 f936 	bl	800bfd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d102      	bne.n	8009d7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d74:	2301      	movs	r3, #1
 8009d76:	60fb      	str	r3, [r7, #12]
 8009d78:	e001      	b.n	8009d7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d7e:	f002 f95d 	bl	800c03c <vPortExitCritical>

	return xReturn;
 8009d82:	68fb      	ldr	r3, [r7, #12]
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3710      	adds	r7, #16
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d94:	f002 f920 	bl	800bfd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d102      	bne.n	8009daa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009da4:	2301      	movs	r3, #1
 8009da6:	60fb      	str	r3, [r7, #12]
 8009da8:	e001      	b.n	8009dae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009daa:	2300      	movs	r3, #0
 8009dac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009dae:	f002 f945 	bl	800c03c <vPortExitCritical>

	return xReturn;
 8009db2:	68fb      	ldr	r3, [r7, #12]
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b08c      	sub	sp, #48	@ 0x30
 8009dc0:	af02      	add	r7, sp, #8
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d111      	bne.n	8009df2 <xStreamBufferGenericCreate+0x36>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2b04      	cmp	r3, #4
 8009dd8:	d81d      	bhi.n	8009e16 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	61fb      	str	r3, [r7, #28]
}
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	e7fd      	b.n	8009dee <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8009df2:	2300      	movs	r3, #0
 8009df4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d10b      	bne.n	8009e16 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	61bb      	str	r3, [r7, #24]
}
 8009e10:	bf00      	nop
 8009e12:	bf00      	nop
 8009e14:	e7fd      	b.n	8009e12 <xStreamBufferGenericCreate+0x56>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8009e16:	68ba      	ldr	r2, [r7, #8]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d90b      	bls.n	8009e36 <xStreamBufferGenericCreate+0x7a>
	__asm volatile
 8009e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e22:	f383 8811 	msr	BASEPRI, r3
 8009e26:	f3bf 8f6f 	isb	sy
 8009e2a:	f3bf 8f4f 	dsb	sy
 8009e2e:	617b      	str	r3, [r7, #20]
}
 8009e30:	bf00      	nop
 8009e32:	bf00      	nop
 8009e34:	e7fd      	b.n	8009e32 <xStreamBufferGenericCreate+0x76>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d101      	bne.n	8009e40 <xStreamBufferGenericCreate+0x84>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	3301      	adds	r3, #1
 8009e44:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	3324      	adds	r3, #36	@ 0x24
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f002 f9e6 	bl	800c21c <pvPortMalloc>
 8009e50:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8009e52:	6a3b      	ldr	r3, [r7, #32]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00a      	beq.n	8009e6e <xStreamBufferGenericCreate+0xb2>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8009e58:	6a3b      	ldr	r3, [r7, #32]
 8009e5a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8009e5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e62:	9300      	str	r3, [sp, #0]
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	6a38      	ldr	r0, [r7, #32]
 8009e6a:	f000 fb0b 	bl	800a484 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8009e6e:	6a3b      	ldr	r3, [r7, #32]
	}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3728      	adds	r7, #40	@ 0x28
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b087      	sub	sp, #28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d10b      	bne.n	8009ea2 <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 8009e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8e:	f383 8811 	msr	BASEPRI, r3
 8009e92:	f3bf 8f6f 	isb	sy
 8009e96:	f3bf 8f4f 	dsb	sy
 8009e9a:	60fb      	str	r3, [r7, #12]
}
 8009e9c:	bf00      	nop
 8009e9e:	bf00      	nop
 8009ea0:	e7fd      	b.n	8009e9e <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	689a      	ldr	r2, [r3, #8]
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4413      	add	r3, r2
 8009eac:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	697a      	ldr	r2, [r7, #20]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	697a      	ldr	r2, [r7, #20]
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d304      	bcc.n	8009ed2 <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	689b      	ldr	r3, [r3, #8]
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	1ad3      	subs	r3, r2, r3
 8009ed0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8009ed2:	697b      	ldr	r3, [r7, #20]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	371c      	adds	r7, #28
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b090      	sub	sp, #64	@ 0x40
 8009ee4:	af02      	add	r7, sp, #8
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
 8009eec:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
size_t xReturn, xSpace = 0;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	637b      	str	r3, [r7, #52]	@ 0x34
size_t xRequiredSpace = xDataLengthBytes;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	633b      	str	r3, [r7, #48]	@ 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d10b      	bne.n	8009f18 <xStreamBufferSend+0x38>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f12:	bf00      	nop
 8009f14:	bf00      	nop
 8009f16:	e7fd      	b.n	8009f14 <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 8009f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d10b      	bne.n	8009f36 <xStreamBufferSend+0x56>
	__asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	623b      	str	r3, [r7, #32]
}
 8009f30:	bf00      	nop
 8009f32:	bf00      	nop
 8009f34:	e7fd      	b.n	8009f32 <xStreamBufferSend+0x52>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8009f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f38:	7f1b      	ldrb	r3, [r3, #28]
 8009f3a:	f003 0301 	and.w	r3, r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d012      	beq.n	8009f68 <xStreamBufferSend+0x88>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8009f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f44:	3304      	adds	r3, #4
 8009f46:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 8009f48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d80b      	bhi.n	8009f68 <xStreamBufferSend+0x88>
	__asm volatile
 8009f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f54:	f383 8811 	msr	BASEPRI, r3
 8009f58:	f3bf 8f6f 	isb	sy
 8009f5c:	f3bf 8f4f 	dsb	sy
 8009f60:	61fb      	str	r3, [r7, #28]
}
 8009f62:	bf00      	nop
 8009f64:	bf00      	nop
 8009f66:	e7fd      	b.n	8009f64 <xStreamBufferSend+0x84>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d03f      	beq.n	8009fee <xStreamBufferSend+0x10e>
	{
		vTaskSetTimeOutState( &xTimeOut );
 8009f6e:	f107 0310 	add.w	r3, r7, #16
 8009f72:	4618      	mov	r0, r3
 8009f74:	f001 f804 	bl	800af80 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 8009f78:	f002 f82e 	bl	800bfd8 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009f7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f7e:	f7ff ff7b 	bl	8009e78 <xStreamBufferSpacesAvailable>
 8009f82:	6378      	str	r0, [r7, #52]	@ 0x34

				if( xSpace < xRequiredSpace )
 8009f84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d218      	bcs.n	8009fbe <xStreamBufferSend+0xde>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	f001 fe67 	bl	800bc60 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8009f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f94:	695b      	ldr	r3, [r3, #20]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00b      	beq.n	8009fb2 <xStreamBufferSend+0xd2>
	__asm volatile
 8009f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f9e:	f383 8811 	msr	BASEPRI, r3
 8009fa2:	f3bf 8f6f 	isb	sy
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	61bb      	str	r3, [r7, #24]
}
 8009fac:	bf00      	nop
 8009fae:	bf00      	nop
 8009fb0:	e7fd      	b.n	8009fae <xStreamBufferSend+0xce>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 8009fb2:	f001 fa23 	bl	800b3fc <xTaskGetCurrentTaskHandle>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fba:	615a      	str	r2, [r3, #20]
 8009fbc:	e002      	b.n	8009fc4 <xStreamBufferSend+0xe4>
				}
				else
				{
					taskEXIT_CRITICAL();
 8009fbe:	f002 f83d 	bl	800c03c <vPortExitCritical>
					break;
 8009fc2:	e014      	b.n	8009fee <xStreamBufferSend+0x10e>
				}
			}
			taskEXIT_CRITICAL();
 8009fc4:	f002 f83a 	bl	800c03c <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	2100      	movs	r1, #0
 8009fce:	2000      	movs	r0, #0
 8009fd0:	f001 fd24 	bl	800ba1c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 8009fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 8009fda:	463a      	mov	r2, r7
 8009fdc:	f107 0310 	add.w	r3, r7, #16
 8009fe0:	4611      	mov	r1, r2
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f001 f80a 	bl	800affc <xTaskCheckForTimeOut>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d0c4      	beq.n	8009f78 <xStreamBufferSend+0x98>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 8009fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d103      	bne.n	8009ffc <xStreamBufferSend+0x11c>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009ff4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009ff6:	f7ff ff3f 	bl	8009e78 <xStreamBufferSpacesAvailable>
 8009ffa:	6378      	str	r0, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8009ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffe:	9300      	str	r3, [sp, #0]
 800a000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	68b9      	ldr	r1, [r7, #8]
 800a006:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a008:	f000 f823 	bl	800a052 <prvWriteMessageToBuffer>
 800a00c:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 800a00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a010:	2b00      	cmp	r3, #0
 800a012:	d019      	beq.n	800a048 <xStreamBufferSend+0x168>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800a014:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a016:	f000 fa15 	bl	800a444 <prvBytesInBuffer>
 800a01a:	4602      	mov	r2, r0
 800a01c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	429a      	cmp	r2, r3
 800a022:	d311      	bcc.n	800a048 <xStreamBufferSend+0x168>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 800a024:	f000 fcae 	bl	800a984 <vTaskSuspendAll>
 800a028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a02a:	691b      	ldr	r3, [r3, #16]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d009      	beq.n	800a044 <xStreamBufferSend+0x164>
 800a030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a032:	6918      	ldr	r0, [r3, #16]
 800a034:	2300      	movs	r3, #0
 800a036:	2200      	movs	r2, #0
 800a038:	2100      	movs	r1, #0
 800a03a:	f001 fd4f 	bl	800badc <xTaskGenericNotify>
 800a03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a040:	2200      	movs	r2, #0
 800a042:	611a      	str	r2, [r3, #16]
 800a044:	f000 fcac 	bl	800a9a0 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 800a048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3738      	adds	r7, #56	@ 0x38
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b086      	sub	sp, #24
 800a056:	af00      	add	r7, sp, #0
 800a058:	60f8      	str	r0, [r7, #12]
 800a05a:	60b9      	str	r1, [r7, #8]
 800a05c:	607a      	str	r2, [r7, #4]
 800a05e:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d102      	bne.n	800a06c <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800a066:	2300      	movs	r3, #0
 800a068:	617b      	str	r3, [r7, #20]
 800a06a:	e01d      	b.n	800a0a8 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	7f1b      	ldrb	r3, [r3, #28]
 800a070:	f003 0301 	and.w	r3, r3, #1
 800a074:	2b00      	cmp	r3, #0
 800a076:	d108      	bne.n	800a08a <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800a078:	2301      	movs	r3, #1
 800a07a:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	4293      	cmp	r3, r2
 800a082:	bf28      	it	cs
 800a084:	4613      	movcs	r3, r2
 800a086:	607b      	str	r3, [r7, #4]
 800a088:	e00e      	b.n	800a0a8 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800a08a:	683a      	ldr	r2, [r7, #0]
 800a08c:	6a3b      	ldr	r3, [r7, #32]
 800a08e:	429a      	cmp	r2, r3
 800a090:	d308      	bcc.n	800a0a4 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800a092:	2301      	movs	r3, #1
 800a094:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800a096:	1d3b      	adds	r3, r7, #4
 800a098:	2204      	movs	r2, #4
 800a09a:	4619      	mov	r1, r3
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 f8df 	bl	800a260 <prvWriteBytesToBuffer>
 800a0a2:	e001      	b.n	800a0a8 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d007      	beq.n	800a0be <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	461a      	mov	r2, r3
 800a0b2:	68b9      	ldr	r1, [r7, #8]
 800a0b4:	68f8      	ldr	r0, [r7, #12]
 800a0b6:	f000 f8d3 	bl	800a260 <prvWriteBytesToBuffer>
 800a0ba:	6138      	str	r0, [r7, #16]
 800a0bc:	e001      	b.n	800a0c2 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800a0c2:	693b      	ldr	r3, [r7, #16]
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3718      	adds	r7, #24
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b08e      	sub	sp, #56	@ 0x38
 800a0d0:	af02      	add	r7, sp, #8
 800a0d2:	60f8      	str	r0, [r7, #12]
 800a0d4:	60b9      	str	r1, [r7, #8]
 800a0d6:	607a      	str	r2, [r7, #4]
 800a0d8:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d10b      	bne.n	800a100 <xStreamBufferReceive+0x34>
	__asm volatile
 800a0e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ec:	f383 8811 	msr	BASEPRI, r3
 800a0f0:	f3bf 8f6f 	isb	sy
 800a0f4:	f3bf 8f4f 	dsb	sy
 800a0f8:	61fb      	str	r3, [r7, #28]
}
 800a0fa:	bf00      	nop
 800a0fc:	bf00      	nop
 800a0fe:	e7fd      	b.n	800a0fc <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800a100:	6a3b      	ldr	r3, [r7, #32]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d10b      	bne.n	800a11e <xStreamBufferReceive+0x52>
	__asm volatile
 800a106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a10a:	f383 8811 	msr	BASEPRI, r3
 800a10e:	f3bf 8f6f 	isb	sy
 800a112:	f3bf 8f4f 	dsb	sy
 800a116:	61bb      	str	r3, [r7, #24]
}
 800a118:	bf00      	nop
 800a11a:	bf00      	nop
 800a11c:	e7fd      	b.n	800a11a <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800a11e:	6a3b      	ldr	r3, [r7, #32]
 800a120:	7f1b      	ldrb	r3, [r3, #28]
 800a122:	f003 0301 	and.w	r3, r3, #1
 800a126:	2b00      	cmp	r3, #0
 800a128:	d002      	beq.n	800a130 <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800a12a:	2304      	movs	r3, #4
 800a12c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a12e:	e001      	b.n	800a134 <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800a130:	2300      	movs	r3, #0
 800a132:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d035      	beq.n	800a1a6 <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800a13a:	f001 ff4d 	bl	800bfd8 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800a13e:	6a38      	ldr	r0, [r7, #32]
 800a140:	f000 f980 	bl	800a444 <prvBytesInBuffer>
 800a144:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800a146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d817      	bhi.n	800a17e <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800a14e:	2000      	movs	r0, #0
 800a150:	f001 fd86 	bl	800bc60 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800a154:	6a3b      	ldr	r3, [r7, #32]
 800a156:	691b      	ldr	r3, [r3, #16]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00b      	beq.n	800a174 <xStreamBufferReceive+0xa8>
	__asm volatile
 800a15c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	617b      	str	r3, [r7, #20]
}
 800a16e:	bf00      	nop
 800a170:	bf00      	nop
 800a172:	e7fd      	b.n	800a170 <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800a174:	f001 f942 	bl	800b3fc <xTaskGetCurrentTaskHandle>
 800a178:	4602      	mov	r2, r0
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a17e:	f001 ff5d 	bl	800c03c <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800a182:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a186:	429a      	cmp	r2, r3
 800a188:	d811      	bhi.n	800a1ae <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	2200      	movs	r2, #0
 800a18e:	2100      	movs	r1, #0
 800a190:	2000      	movs	r0, #0
 800a192:	f001 fc43 	bl	800ba1c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800a196:	6a3b      	ldr	r3, [r7, #32]
 800a198:	2200      	movs	r2, #0
 800a19a:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800a19c:	6a38      	ldr	r0, [r7, #32]
 800a19e:	f000 f951 	bl	800a444 <prvBytesInBuffer>
 800a1a2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a1a4:	e003      	b.n	800a1ae <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800a1a6:	6a38      	ldr	r0, [r7, #32]
 800a1a8:	f000 f94c 	bl	800a444 <prvBytesInBuffer>
 800a1ac:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800a1ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d91d      	bls.n	800a1f2 <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b8:	9300      	str	r3, [sp, #0]
 800a1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	68b9      	ldr	r1, [r7, #8]
 800a1c0:	6a38      	ldr	r0, [r7, #32]
 800a1c2:	f000 f81b 	bl	800a1fc <prvReadMessageFromBuffer>
 800a1c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800a1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d011      	beq.n	800a1f2 <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800a1ce:	f000 fbd9 	bl	800a984 <vTaskSuspendAll>
 800a1d2:	6a3b      	ldr	r3, [r7, #32]
 800a1d4:	695b      	ldr	r3, [r3, #20]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d009      	beq.n	800a1ee <xStreamBufferReceive+0x122>
 800a1da:	6a3b      	ldr	r3, [r7, #32]
 800a1dc:	6958      	ldr	r0, [r3, #20]
 800a1de:	2300      	movs	r3, #0
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	f001 fc7a 	bl	800badc <xTaskGenericNotify>
 800a1e8:	6a3b      	ldr	r3, [r7, #32]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	615a      	str	r2, [r3, #20]
 800a1ee:	f000 fbd7 	bl	800a9a0 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800a1f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3730      	adds	r7, #48	@ 0x30
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b088      	sub	sp, #32
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	60b9      	str	r1, [r7, #8]
 800a206:	607a      	str	r2, [r7, #4]
 800a208:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800a20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d019      	beq.n	800a244 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800a216:	f107 0110 	add.w	r1, r7, #16
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a21e:	68f8      	ldr	r0, [r7, #12]
 800a220:	f000 f893 	bl	800a34a <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800a228:	683a      	ldr	r2, [r7, #0]
 800a22a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22c:	1ad3      	subs	r3, r2, r3
 800a22e:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800a230:	69fa      	ldr	r2, [r7, #28]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	429a      	cmp	r2, r3
 800a236:	d907      	bls.n	800a248 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800a23e:	2300      	movs	r3, #0
 800a240:	61fb      	str	r3, [r7, #28]
 800a242:	e001      	b.n	800a248 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	69fa      	ldr	r2, [r7, #28]
 800a24c:	68b9      	ldr	r1, [r7, #8]
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	f000 f87b 	bl	800a34a <prvReadBytesFromBuffer>
 800a254:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800a256:	697b      	ldr	r3, [r7, #20]
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3720      	adds	r7, #32
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b08a      	sub	sp, #40	@ 0x28
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d10b      	bne.n	800a28a <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 800a272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a276:	f383 8811 	msr	BASEPRI, r3
 800a27a:	f3bf 8f6f 	isb	sy
 800a27e:	f3bf 8f4f 	dsb	sy
 800a282:	61fb      	str	r3, [r7, #28]
}
 800a284:	bf00      	nop
 800a286:	bf00      	nop
 800a288:	e7fd      	b.n	800a286 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	689a      	ldr	r2, [r3, #8]
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	1ad3      	subs	r3, r2, r3
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	4293      	cmp	r3, r2
 800a29c:	bf28      	it	cs
 800a29e:	4613      	movcs	r3, r2
 800a2a0:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800a2a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2a4:	6a3b      	ldr	r3, [r7, #32]
 800a2a6:	441a      	add	r2, r3
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d90b      	bls.n	800a2c8 <prvWriteBytesToBuffer+0x68>
	__asm volatile
 800a2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b4:	f383 8811 	msr	BASEPRI, r3
 800a2b8:	f3bf 8f6f 	isb	sy
 800a2bc:	f3bf 8f4f 	dsb	sy
 800a2c0:	61bb      	str	r3, [r7, #24]
}
 800a2c2:	bf00      	nop
 800a2c4:	bf00      	nop
 800a2c6:	e7fd      	b.n	800a2c4 <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	699a      	ldr	r2, [r3, #24]
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ce:	4413      	add	r3, r2
 800a2d0:	6a3a      	ldr	r2, [r7, #32]
 800a2d2:	68b9      	ldr	r1, [r7, #8]
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f004 f828 	bl	800e32a <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	6a3b      	ldr	r3, [r7, #32]
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	d91d      	bls.n	800a31e <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	6a3b      	ldr	r3, [r7, #32]
 800a2e6:	1ad2      	subs	r2, r2, r3
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	689b      	ldr	r3, [r3, #8]
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d90b      	bls.n	800a308 <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 800a2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f4:	f383 8811 	msr	BASEPRI, r3
 800a2f8:	f3bf 8f6f 	isb	sy
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	617b      	str	r3, [r7, #20]
}
 800a302:	bf00      	nop
 800a304:	bf00      	nop
 800a306:	e7fd      	b.n	800a304 <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	6998      	ldr	r0, [r3, #24]
 800a30c:	68ba      	ldr	r2, [r7, #8]
 800a30e:	6a3b      	ldr	r3, [r7, #32]
 800a310:	18d1      	adds	r1, r2, r3
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	6a3b      	ldr	r3, [r7, #32]
 800a316:	1ad3      	subs	r3, r2, r3
 800a318:	461a      	mov	r2, r3
 800a31a:	f004 f806 	bl	800e32a <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800a31e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4413      	add	r3, r2
 800a324:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	689b      	ldr	r3, [r3, #8]
 800a32a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d304      	bcc.n	800a33a <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a336:	1ad3      	subs	r3, r2, r3
 800a338:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a33e:	605a      	str	r2, [r3, #4]

	return xCount;
 800a340:	687b      	ldr	r3, [r7, #4]
}
 800a342:	4618      	mov	r0, r3
 800a344:	3728      	adds	r7, #40	@ 0x28
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b08a      	sub	sp, #40	@ 0x28
 800a34e:	af00      	add	r7, sp, #0
 800a350:	60f8      	str	r0, [r7, #12]
 800a352:	60b9      	str	r1, [r7, #8]
 800a354:	607a      	str	r2, [r7, #4]
 800a356:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800a358:	687a      	ldr	r2, [r7, #4]
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	4293      	cmp	r3, r2
 800a35e:	bf28      	it	cs
 800a360:	4613      	movcs	r3, r2
 800a362:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800a364:	6a3b      	ldr	r3, [r7, #32]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d067      	beq.n	800a43a <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	689a      	ldr	r2, [r3, #8]
 800a374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a376:	1ad3      	subs	r3, r2, r3
 800a378:	6a3a      	ldr	r2, [r7, #32]
 800a37a:	4293      	cmp	r3, r2
 800a37c:	bf28      	it	cs
 800a37e:	4613      	movcs	r3, r2
 800a380:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800a382:	69fa      	ldr	r2, [r7, #28]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	429a      	cmp	r2, r3
 800a388:	d90b      	bls.n	800a3a2 <prvReadBytesFromBuffer+0x58>
	__asm volatile
 800a38a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a38e:	f383 8811 	msr	BASEPRI, r3
 800a392:	f3bf 8f6f 	isb	sy
 800a396:	f3bf 8f4f 	dsb	sy
 800a39a:	61bb      	str	r3, [r7, #24]
}
 800a39c:	bf00      	nop
 800a39e:	bf00      	nop
 800a3a0:	e7fd      	b.n	800a39e <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800a3a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	441a      	add	r2, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d90b      	bls.n	800a3c8 <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	617b      	str	r3, [r7, #20]
}
 800a3c2:	bf00      	nop
 800a3c4:	bf00      	nop
 800a3c6:	e7fd      	b.n	800a3c4 <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	699a      	ldr	r2, [r3, #24]
 800a3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ce:	4413      	add	r3, r2
 800a3d0:	69fa      	ldr	r2, [r7, #28]
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	68b8      	ldr	r0, [r7, #8]
 800a3d6:	f003 ffa8 	bl	800e32a <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800a3da:	6a3a      	ldr	r2, [r7, #32]
 800a3dc:	69fb      	ldr	r3, [r7, #28]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d91a      	bls.n	800a418 <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800a3e2:	6a3a      	ldr	r2, [r7, #32]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d90b      	bls.n	800a402 <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 800a3ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ee:	f383 8811 	msr	BASEPRI, r3
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	f3bf 8f4f 	dsb	sy
 800a3fa:	613b      	str	r3, [r7, #16]
}
 800a3fc:	bf00      	nop
 800a3fe:	bf00      	nop
 800a400:	e7fd      	b.n	800a3fe <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a402:	68ba      	ldr	r2, [r7, #8]
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	18d0      	adds	r0, r2, r3
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	6999      	ldr	r1, [r3, #24]
 800a40c:	6a3a      	ldr	r2, [r7, #32]
 800a40e:	69fb      	ldr	r3, [r7, #28]
 800a410:	1ad3      	subs	r3, r2, r3
 800a412:	461a      	mov	r2, r3
 800a414:	f003 ff89 	bl	800e32a <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800a418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a41a:	6a3b      	ldr	r3, [r7, #32]
 800a41c:	4413      	add	r3, r2
 800a41e:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a426:	429a      	cmp	r2, r3
 800a428:	d304      	bcc.n	800a434 <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a430:	1ad3      	subs	r3, r2, r3
 800a432:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a438:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800a43a:	6a3b      	ldr	r3, [r7, #32]
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3728      	adds	r7, #40	@ 0x28
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	689a      	ldr	r2, [r3, #8]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	4413      	add	r3, r2
 800a456:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	68fa      	ldr	r2, [r7, #12]
 800a45e:	1ad3      	subs	r3, r2, r3
 800a460:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	429a      	cmp	r2, r3
 800a46a:	d304      	bcc.n	800a476 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	1ad3      	subs	r3, r2, r3
 800a474:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800a476:	68fb      	ldr	r3, [r7, #12]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr

0800a484 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b086      	sub	sp, #24
 800a488:	af00      	add	r7, sp, #0
 800a48a:	60f8      	str	r0, [r7, #12]
 800a48c:	60b9      	str	r1, [r7, #8]
 800a48e:	607a      	str	r2, [r7, #4]
 800a490:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800a492:	2355      	movs	r3, #85	@ 0x55
 800a494:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800a496:	687a      	ldr	r2, [r7, #4]
 800a498:	6979      	ldr	r1, [r7, #20]
 800a49a:	68b8      	ldr	r0, [r7, #8]
 800a49c:	f003 fe43 	bl	800e126 <memset>
 800a4a0:	4602      	mov	r2, r0
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d00b      	beq.n	800a4c0 <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ac:	f383 8811 	msr	BASEPRI, r3
 800a4b0:	f3bf 8f6f 	isb	sy
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	613b      	str	r3, [r7, #16]
}
 800a4ba:	bf00      	nop
 800a4bc:	bf00      	nop
 800a4be:	e7fd      	b.n	800a4bc <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800a4c0:	2224      	movs	r2, #36	@ 0x24
 800a4c2:	2100      	movs	r1, #0
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	f003 fe2e 	bl	800e126 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	683a      	ldr	r2, [r7, #0]
 800a4da:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a4e2:	771a      	strb	r2, [r3, #28]
}
 800a4e4:	bf00      	nop
 800a4e6:	3718      	adds	r7, #24
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b08c      	sub	sp, #48	@ 0x30
 800a4f0:	af04      	add	r7, sp, #16
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	603b      	str	r3, [r7, #0]
 800a4f8:	4613      	mov	r3, r2
 800a4fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a4fc:	88fb      	ldrh	r3, [r7, #6]
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	4618      	mov	r0, r3
 800a502:	f001 fe8b 	bl	800c21c <pvPortMalloc>
 800a506:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00e      	beq.n	800a52c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a50e:	20bc      	movs	r0, #188	@ 0xbc
 800a510:	f001 fe84 	bl	800c21c <pvPortMalloc>
 800a514:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a516:	69fb      	ldr	r3, [r7, #28]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d003      	beq.n	800a524 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	697a      	ldr	r2, [r7, #20]
 800a520:	631a      	str	r2, [r3, #48]	@ 0x30
 800a522:	e005      	b.n	800a530 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a524:	6978      	ldr	r0, [r7, #20]
 800a526:	f001 ff47 	bl	800c3b8 <vPortFree>
 800a52a:	e001      	b.n	800a530 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a52c:	2300      	movs	r3, #0
 800a52e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a530:	69fb      	ldr	r3, [r7, #28]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d013      	beq.n	800a55e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a536:	88fa      	ldrh	r2, [r7, #6]
 800a538:	2300      	movs	r3, #0
 800a53a:	9303      	str	r3, [sp, #12]
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	9302      	str	r3, [sp, #8]
 800a540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a542:	9301      	str	r3, [sp, #4]
 800a544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a546:	9300      	str	r3, [sp, #0]
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	68b9      	ldr	r1, [r7, #8]
 800a54c:	68f8      	ldr	r0, [r7, #12]
 800a54e:	f000 f80f 	bl	800a570 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a552:	69f8      	ldr	r0, [r7, #28]
 800a554:	f000 f8b6 	bl	800a6c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a558:	2301      	movs	r3, #1
 800a55a:	61bb      	str	r3, [r7, #24]
 800a55c:	e002      	b.n	800a564 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a55e:	f04f 33ff 	mov.w	r3, #4294967295
 800a562:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a564:	69bb      	ldr	r3, [r7, #24]
	}
 800a566:	4618      	mov	r0, r3
 800a568:	3720      	adds	r7, #32
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
	...

0800a570 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b088      	sub	sp, #32
 800a574:	af00      	add	r7, sp, #0
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
 800a57c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a580:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	461a      	mov	r2, r3
 800a588:	21a5      	movs	r1, #165	@ 0xa5
 800a58a:	f003 fdcc 	bl	800e126 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a598:	3b01      	subs	r3, #1
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	4413      	add	r3, r2
 800a59e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	f023 0307 	bic.w	r3, r3, #7
 800a5a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a5a8:	69bb      	ldr	r3, [r7, #24]
 800a5aa:	f003 0307 	and.w	r3, r3, #7
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d00b      	beq.n	800a5ca <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b6:	f383 8811 	msr	BASEPRI, r3
 800a5ba:	f3bf 8f6f 	isb	sy
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	617b      	str	r3, [r7, #20]
}
 800a5c4:	bf00      	nop
 800a5c6:	bf00      	nop
 800a5c8:	e7fd      	b.n	800a5c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d01f      	beq.n	800a610 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	61fb      	str	r3, [r7, #28]
 800a5d4:	e012      	b.n	800a5fc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a5d6:	68ba      	ldr	r2, [r7, #8]
 800a5d8:	69fb      	ldr	r3, [r7, #28]
 800a5da:	4413      	add	r3, r2
 800a5dc:	7819      	ldrb	r1, [r3, #0]
 800a5de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	3334      	adds	r3, #52	@ 0x34
 800a5e6:	460a      	mov	r2, r1
 800a5e8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a5ea:	68ba      	ldr	r2, [r7, #8]
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d006      	beq.n	800a604 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5f6:	69fb      	ldr	r3, [r7, #28]
 800a5f8:	3301      	adds	r3, #1
 800a5fa:	61fb      	str	r3, [r7, #28]
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	2b1f      	cmp	r3, #31
 800a600:	d9e9      	bls.n	800a5d6 <prvInitialiseNewTask+0x66>
 800a602:	e000      	b.n	800a606 <prvInitialiseNewTask+0x96>
			{
				break;
 800a604:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a608:	2200      	movs	r2, #0
 800a60a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800a60e:	e003      	b.n	800a618 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a612:	2200      	movs	r2, #0
 800a614:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61a:	2b06      	cmp	r3, #6
 800a61c:	d901      	bls.n	800a622 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a61e:	2306      	movs	r3, #6
 800a620:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a626:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a62c:	65da      	str	r2, [r3, #92]	@ 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800a62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a630:	2200      	movs	r2, #0
 800a632:	661a      	str	r2, [r3, #96]	@ 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a636:	3304      	adds	r3, #4
 800a638:	4618      	mov	r0, r3
 800a63a:	f7fe fceb 	bl	8009014 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a640:	3318      	adds	r3, #24
 800a642:	4618      	mov	r0, r3
 800a644:	f7fe fce6 	bl	8009014 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a64c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a650:	f1c3 0207 	rsb	r2, r3, #7
 800a654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a656:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a65c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a660:	2200      	movs	r2, #0
 800a662:	665a      	str	r2, [r3, #100]	@ 0x64
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a666:	2200      	movs	r2, #0
 800a668:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66e:	2200      	movs	r2, #0
 800a670:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a676:	3368      	adds	r3, #104	@ 0x68
 800a678:	224c      	movs	r2, #76	@ 0x4c
 800a67a:	2100      	movs	r1, #0
 800a67c:	4618      	mov	r0, r3
 800a67e:	f003 fd52 	bl	800e126 <memset>
 800a682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a684:	4a0c      	ldr	r2, [pc, #48]	@ (800a6b8 <prvInitialiseNewTask+0x148>)
 800a686:	66da      	str	r2, [r3, #108]	@ 0x6c
 800a688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a68a:	4a0c      	ldr	r2, [pc, #48]	@ (800a6bc <prvInitialiseNewTask+0x14c>)
 800a68c:	671a      	str	r2, [r3, #112]	@ 0x70
 800a68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a690:	4a0b      	ldr	r2, [pc, #44]	@ (800a6c0 <prvInitialiseNewTask+0x150>)
 800a692:	675a      	str	r2, [r3, #116]	@ 0x74
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a694:	683a      	ldr	r2, [r7, #0]
 800a696:	68f9      	ldr	r1, [r7, #12]
 800a698:	69b8      	ldr	r0, [r7, #24]
 800a69a:	f001 fb6d 	bl	800bd78 <pxPortInitialiseStack>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d002      	beq.n	800a6b0 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a6aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6b0:	bf00      	nop
 800a6b2:	3720      	adds	r7, #32
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	20007860 	.word	0x20007860
 800a6bc:	200078c8 	.word	0x200078c8
 800a6c0:	20007930 	.word	0x20007930

0800a6c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a6cc:	f001 fc84 	bl	800bfd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a6d0:	4b2c      	ldr	r3, [pc, #176]	@ (800a784 <prvAddNewTaskToReadyList+0xc0>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	4a2b      	ldr	r2, [pc, #172]	@ (800a784 <prvAddNewTaskToReadyList+0xc0>)
 800a6d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a6da:	4b2b      	ldr	r3, [pc, #172]	@ (800a788 <prvAddNewTaskToReadyList+0xc4>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d109      	bne.n	800a6f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a6e2:	4a29      	ldr	r2, [pc, #164]	@ (800a788 <prvAddNewTaskToReadyList+0xc4>)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a6e8:	4b26      	ldr	r3, [pc, #152]	@ (800a784 <prvAddNewTaskToReadyList+0xc0>)
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d110      	bne.n	800a712 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a6f0:	f000 fd0c 	bl	800b10c <prvInitialiseTaskLists>
 800a6f4:	e00d      	b.n	800a712 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a6f6:	4b25      	ldr	r3, [pc, #148]	@ (800a78c <prvAddNewTaskToReadyList+0xc8>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d109      	bne.n	800a712 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a6fe:	4b22      	ldr	r3, [pc, #136]	@ (800a788 <prvAddNewTaskToReadyList+0xc4>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a708:	429a      	cmp	r2, r3
 800a70a:	d802      	bhi.n	800a712 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a70c:	4a1e      	ldr	r2, [pc, #120]	@ (800a788 <prvAddNewTaskToReadyList+0xc4>)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a712:	4b1f      	ldr	r3, [pc, #124]	@ (800a790 <prvAddNewTaskToReadyList+0xcc>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3301      	adds	r3, #1
 800a718:	4a1d      	ldr	r2, [pc, #116]	@ (800a790 <prvAddNewTaskToReadyList+0xcc>)
 800a71a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a71c:	4b1c      	ldr	r3, [pc, #112]	@ (800a790 <prvAddNewTaskToReadyList+0xcc>)
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	655a      	str	r2, [r3, #84]	@ 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a728:	2201      	movs	r2, #1
 800a72a:	409a      	lsls	r2, r3
 800a72c:	4b19      	ldr	r3, [pc, #100]	@ (800a794 <prvAddNewTaskToReadyList+0xd0>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4313      	orrs	r3, r2
 800a732:	4a18      	ldr	r2, [pc, #96]	@ (800a794 <prvAddNewTaskToReadyList+0xd0>)
 800a734:	6013      	str	r3, [r2, #0]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a73a:	4613      	mov	r3, r2
 800a73c:	009b      	lsls	r3, r3, #2
 800a73e:	4413      	add	r3, r2
 800a740:	009b      	lsls	r3, r3, #2
 800a742:	4a15      	ldr	r2, [pc, #84]	@ (800a798 <prvAddNewTaskToReadyList+0xd4>)
 800a744:	441a      	add	r2, r3
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	3304      	adds	r3, #4
 800a74a:	4619      	mov	r1, r3
 800a74c:	4610      	mov	r0, r2
 800a74e:	f7fe fc6e 	bl	800902e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a752:	f001 fc73 	bl	800c03c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a756:	4b0d      	ldr	r3, [pc, #52]	@ (800a78c <prvAddNewTaskToReadyList+0xc8>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00e      	beq.n	800a77c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a75e:	4b0a      	ldr	r3, [pc, #40]	@ (800a788 <prvAddNewTaskToReadyList+0xc4>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a768:	429a      	cmp	r2, r3
 800a76a:	d207      	bcs.n	800a77c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a76c:	4b0b      	ldr	r3, [pc, #44]	@ (800a79c <prvAddNewTaskToReadyList+0xd8>)
 800a76e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a772:	601a      	str	r2, [r3, #0]
 800a774:	f3bf 8f4f 	dsb	sy
 800a778:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a77c:	bf00      	nop
 800a77e:	3708      	adds	r7, #8
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	20000aa4 	.word	0x20000aa4
 800a788:	200009a4 	.word	0x200009a4
 800a78c:	20000ab0 	.word	0x20000ab0
 800a790:	20000ac0 	.word	0x20000ac0
 800a794:	20000aac 	.word	0x20000aac
 800a798:	200009a8 	.word	0x200009a8
 800a79c:	e000ed04 	.word	0xe000ed04

0800a7a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b084      	sub	sp, #16
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d018      	beq.n	800a7e4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a7b2:	4b14      	ldr	r3, [pc, #80]	@ (800a804 <vTaskDelay+0x64>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00b      	beq.n	800a7d2 <vTaskDelay+0x32>
	__asm volatile
 800a7ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7be:	f383 8811 	msr	BASEPRI, r3
 800a7c2:	f3bf 8f6f 	isb	sy
 800a7c6:	f3bf 8f4f 	dsb	sy
 800a7ca:	60bb      	str	r3, [r7, #8]
}
 800a7cc:	bf00      	nop
 800a7ce:	bf00      	nop
 800a7d0:	e7fd      	b.n	800a7ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a7d2:	f000 f8d7 	bl	800a984 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a7d6:	2100      	movs	r1, #0
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f001 fa67 	bl	800bcac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a7de:	f000 f8df 	bl	800a9a0 <xTaskResumeAll>
 800a7e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d107      	bne.n	800a7fa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a7ea:	4b07      	ldr	r3, [pc, #28]	@ (800a808 <vTaskDelay+0x68>)
 800a7ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7f0:	601a      	str	r2, [r3, #0]
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a7fa:	bf00      	nop
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	20000acc 	.word	0x20000acc
 800a808:	e000ed04 	.word	0xe000ed04

0800a80c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b088      	sub	sp, #32
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d10b      	bne.n	800a836 <eTaskGetState+0x2a>
	__asm volatile
 800a81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a822:	f383 8811 	msr	BASEPRI, r3
 800a826:	f3bf 8f6f 	isb	sy
 800a82a:	f3bf 8f4f 	dsb	sy
 800a82e:	60bb      	str	r3, [r7, #8]
}
 800a830:	bf00      	nop
 800a832:	bf00      	nop
 800a834:	e7fd      	b.n	800a832 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800a836:	4b24      	ldr	r3, [pc, #144]	@ (800a8c8 <eTaskGetState+0xbc>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	69ba      	ldr	r2, [r7, #24]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d102      	bne.n	800a846 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800a840:	2300      	movs	r3, #0
 800a842:	77fb      	strb	r3, [r7, #31]
 800a844:	e03a      	b.n	800a8bc <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 800a846:	f001 fbc7 	bl	800bfd8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800a84a:	69bb      	ldr	r3, [r7, #24]
 800a84c:	695b      	ldr	r3, [r3, #20]
 800a84e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800a850:	4b1e      	ldr	r3, [pc, #120]	@ (800a8cc <eTaskGetState+0xc0>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800a856:	4b1e      	ldr	r3, [pc, #120]	@ (800a8d0 <eTaskGetState+0xc4>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800a85c:	f001 fbee 	bl	800c03c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	429a      	cmp	r2, r3
 800a866:	d003      	beq.n	800a870 <eTaskGetState+0x64>
 800a868:	697a      	ldr	r2, [r7, #20]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d102      	bne.n	800a876 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800a870:	2302      	movs	r3, #2
 800a872:	77fb      	strb	r3, [r7, #31]
 800a874:	e022      	b.n	800a8bc <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	4a16      	ldr	r2, [pc, #88]	@ (800a8d4 <eTaskGetState+0xc8>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d112      	bne.n	800a8a4 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10b      	bne.n	800a89e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800a88c:	b2db      	uxtb	r3, r3
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d102      	bne.n	800a898 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 800a892:	2302      	movs	r3, #2
 800a894:	77fb      	strb	r3, [r7, #31]
 800a896:	e011      	b.n	800a8bc <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 800a898:	2303      	movs	r3, #3
 800a89a:	77fb      	strb	r3, [r7, #31]
 800a89c:	e00e      	b.n	800a8bc <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800a89e:	2302      	movs	r3, #2
 800a8a0:	77fb      	strb	r3, [r7, #31]
 800a8a2:	e00b      	b.n	800a8bc <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	4a0c      	ldr	r2, [pc, #48]	@ (800a8d8 <eTaskGetState+0xcc>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d002      	beq.n	800a8b2 <eTaskGetState+0xa6>
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d102      	bne.n	800a8b8 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800a8b2:	2304      	movs	r3, #4
 800a8b4:	77fb      	strb	r3, [r7, #31]
 800a8b6:	e001      	b.n	800a8bc <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800a8bc:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3720      	adds	r7, #32
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	200009a4 	.word	0x200009a4
 800a8cc:	20000a5c 	.word	0x20000a5c
 800a8d0:	20000a60 	.word	0x20000a60
 800a8d4:	20000a90 	.word	0x20000a90
 800a8d8:	20000a78 	.word	0x20000a78

0800a8dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b086      	sub	sp, #24
 800a8e0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a8e2:	4b20      	ldr	r3, [pc, #128]	@ (800a964 <vTaskStartScheduler+0x88>)
 800a8e4:	9301      	str	r3, [sp, #4]
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	9300      	str	r3, [sp, #0]
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a8f0:	491d      	ldr	r1, [pc, #116]	@ (800a968 <vTaskStartScheduler+0x8c>)
 800a8f2:	481e      	ldr	r0, [pc, #120]	@ (800a96c <vTaskStartScheduler+0x90>)
 800a8f4:	f7ff fdfa 	bl	800a4ec <xTaskCreate>
 800a8f8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d11d      	bne.n	800a93c <vTaskStartScheduler+0x60>
	__asm volatile
 800a900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a904:	f383 8811 	msr	BASEPRI, r3
 800a908:	f3bf 8f6f 	isb	sy
 800a90c:	f3bf 8f4f 	dsb	sy
 800a910:	60bb      	str	r3, [r7, #8]
}
 800a912:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a914:	4b16      	ldr	r3, [pc, #88]	@ (800a970 <vTaskStartScheduler+0x94>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	3368      	adds	r3, #104	@ 0x68
 800a91a:	4a16      	ldr	r2, [pc, #88]	@ (800a974 <vTaskStartScheduler+0x98>)
 800a91c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a91e:	4b16      	ldr	r3, [pc, #88]	@ (800a978 <vTaskStartScheduler+0x9c>)
 800a920:	f04f 32ff 	mov.w	r2, #4294967295
 800a924:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a926:	4b15      	ldr	r3, [pc, #84]	@ (800a97c <vTaskStartScheduler+0xa0>)
 800a928:	2201      	movs	r2, #1
 800a92a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a92c:	4b14      	ldr	r3, [pc, #80]	@ (800a980 <vTaskStartScheduler+0xa4>)
 800a92e:	2200      	movs	r2, #0
 800a930:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a932:	f7f6 fceb 	bl	800130c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a936:	f001 faab 	bl	800be90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a93a:	e00f      	b.n	800a95c <vTaskStartScheduler+0x80>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a942:	d10b      	bne.n	800a95c <vTaskStartScheduler+0x80>
	__asm volatile
 800a944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	607b      	str	r3, [r7, #4]
}
 800a956:	bf00      	nop
 800a958:	bf00      	nop
 800a95a:	e7fd      	b.n	800a958 <vTaskStartScheduler+0x7c>
}
 800a95c:	bf00      	nop
 800a95e:	3710      	adds	r7, #16
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}
 800a964:	20000ac8 	.word	0x20000ac8
 800a968:	080109b8 	.word	0x080109b8
 800a96c:	0800b0dd 	.word	0x0800b0dd
 800a970:	200009a4 	.word	0x200009a4
 800a974:	2000042c 	.word	0x2000042c
 800a978:	20000ac4 	.word	0x20000ac4
 800a97c:	20000ab0 	.word	0x20000ab0
 800a980:	20000aa8 	.word	0x20000aa8

0800a984 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a984:	b480      	push	{r7}
 800a986:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a988:	4b04      	ldr	r3, [pc, #16]	@ (800a99c <vTaskSuspendAll+0x18>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	3301      	adds	r3, #1
 800a98e:	4a03      	ldr	r2, [pc, #12]	@ (800a99c <vTaskSuspendAll+0x18>)
 800a990:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a992:	bf00      	nop
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr
 800a99c:	20000acc 	.word	0x20000acc

0800a9a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a9ae:	4b42      	ldr	r3, [pc, #264]	@ (800aab8 <xTaskResumeAll+0x118>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d10b      	bne.n	800a9ce <xTaskResumeAll+0x2e>
	__asm volatile
 800a9b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ba:	f383 8811 	msr	BASEPRI, r3
 800a9be:	f3bf 8f6f 	isb	sy
 800a9c2:	f3bf 8f4f 	dsb	sy
 800a9c6:	603b      	str	r3, [r7, #0]
}
 800a9c8:	bf00      	nop
 800a9ca:	bf00      	nop
 800a9cc:	e7fd      	b.n	800a9ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a9ce:	f001 fb03 	bl	800bfd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a9d2:	4b39      	ldr	r3, [pc, #228]	@ (800aab8 <xTaskResumeAll+0x118>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	3b01      	subs	r3, #1
 800a9d8:	4a37      	ldr	r2, [pc, #220]	@ (800aab8 <xTaskResumeAll+0x118>)
 800a9da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9dc:	4b36      	ldr	r3, [pc, #216]	@ (800aab8 <xTaskResumeAll+0x118>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d161      	bne.n	800aaa8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a9e4:	4b35      	ldr	r3, [pc, #212]	@ (800aabc <xTaskResumeAll+0x11c>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d05d      	beq.n	800aaa8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9ec:	e02e      	b.n	800aa4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9ee:	4b34      	ldr	r3, [pc, #208]	@ (800aac0 <xTaskResumeAll+0x120>)
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	68db      	ldr	r3, [r3, #12]
 800a9f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3318      	adds	r3, #24
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f7fe fb74 	bl	80090e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	3304      	adds	r3, #4
 800aa04:	4618      	mov	r0, r3
 800aa06:	f7fe fb6f 	bl	80090e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa0e:	2201      	movs	r2, #1
 800aa10:	409a      	lsls	r2, r3
 800aa12:	4b2c      	ldr	r3, [pc, #176]	@ (800aac4 <xTaskResumeAll+0x124>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	4a2a      	ldr	r2, [pc, #168]	@ (800aac4 <xTaskResumeAll+0x124>)
 800aa1a:	6013      	str	r3, [r2, #0]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa20:	4613      	mov	r3, r2
 800aa22:	009b      	lsls	r3, r3, #2
 800aa24:	4413      	add	r3, r2
 800aa26:	009b      	lsls	r3, r3, #2
 800aa28:	4a27      	ldr	r2, [pc, #156]	@ (800aac8 <xTaskResumeAll+0x128>)
 800aa2a:	441a      	add	r2, r3
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	3304      	adds	r3, #4
 800aa30:	4619      	mov	r1, r3
 800aa32:	4610      	mov	r0, r2
 800aa34:	f7fe fafb 	bl	800902e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa3c:	4b23      	ldr	r3, [pc, #140]	@ (800aacc <xTaskResumeAll+0x12c>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d302      	bcc.n	800aa4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800aa46:	4b22      	ldr	r3, [pc, #136]	@ (800aad0 <xTaskResumeAll+0x130>)
 800aa48:	2201      	movs	r2, #1
 800aa4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa4c:	4b1c      	ldr	r3, [pc, #112]	@ (800aac0 <xTaskResumeAll+0x120>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1cc      	bne.n	800a9ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d001      	beq.n	800aa5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa5a:	f000 fcaf 	bl	800b3bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aa5e:	4b1d      	ldr	r3, [pc, #116]	@ (800aad4 <xTaskResumeAll+0x134>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d010      	beq.n	800aa8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aa6a:	f000 f8c7 	bl	800abfc <xTaskIncrementTick>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800aa74:	4b16      	ldr	r3, [pc, #88]	@ (800aad0 <xTaskResumeAll+0x130>)
 800aa76:	2201      	movs	r2, #1
 800aa78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	3b01      	subs	r3, #1
 800aa7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d1f1      	bne.n	800aa6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800aa86:	4b13      	ldr	r3, [pc, #76]	@ (800aad4 <xTaskResumeAll+0x134>)
 800aa88:	2200      	movs	r2, #0
 800aa8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aa8c:	4b10      	ldr	r3, [pc, #64]	@ (800aad0 <xTaskResumeAll+0x130>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d009      	beq.n	800aaa8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aa94:	2301      	movs	r3, #1
 800aa96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aa98:	4b0f      	ldr	r3, [pc, #60]	@ (800aad8 <xTaskResumeAll+0x138>)
 800aa9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa9e:	601a      	str	r2, [r3, #0]
 800aaa0:	f3bf 8f4f 	dsb	sy
 800aaa4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aaa8:	f001 fac8 	bl	800c03c <vPortExitCritical>

	return xAlreadyYielded;
 800aaac:	68bb      	ldr	r3, [r7, #8]
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3710      	adds	r7, #16
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	20000acc 	.word	0x20000acc
 800aabc:	20000aa4 	.word	0x20000aa4
 800aac0:	20000a64 	.word	0x20000a64
 800aac4:	20000aac 	.word	0x20000aac
 800aac8:	200009a8 	.word	0x200009a8
 800aacc:	200009a4 	.word	0x200009a4
 800aad0:	20000ab8 	.word	0x20000ab8
 800aad4:	20000ab4 	.word	0x20000ab4
 800aad8:	e000ed04 	.word	0xe000ed04

0800aadc <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b086      	sub	sp, #24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800aae8:	2300      	movs	r3, #0
 800aaea:	617b      	str	r3, [r7, #20]
 800aaec:	2307      	movs	r3, #7
 800aaee:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800aaf0:	f7ff ff48 	bl	800a984 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800aaf4:	4b3b      	ldr	r3, [pc, #236]	@ (800abe4 <uxTaskGetSystemState+0x108>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	68ba      	ldr	r2, [r7, #8]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d36a      	bcc.n	800abd4 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	3b01      	subs	r3, #1
 800ab02:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800ab04:	697a      	ldr	r2, [r7, #20]
 800ab06:	4613      	mov	r3, r2
 800ab08:	00db      	lsls	r3, r3, #3
 800ab0a:	4413      	add	r3, r2
 800ab0c:	009b      	lsls	r3, r3, #2
 800ab0e:	461a      	mov	r2, r3
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	1898      	adds	r0, r3, r2
 800ab14:	693a      	ldr	r2, [r7, #16]
 800ab16:	4613      	mov	r3, r2
 800ab18:	009b      	lsls	r3, r3, #2
 800ab1a:	4413      	add	r3, r2
 800ab1c:	009b      	lsls	r3, r3, #2
 800ab1e:	4a32      	ldr	r2, [pc, #200]	@ (800abe8 <uxTaskGetSystemState+0x10c>)
 800ab20:	4413      	add	r3, r2
 800ab22:	2201      	movs	r2, #1
 800ab24:	4619      	mov	r1, r3
 800ab26:	f000 fbc5 	bl	800b2b4 <prvListTasksWithinSingleList>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	4413      	add	r3, r2
 800ab30:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e2      	bne.n	800aafe <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800ab38:	697a      	ldr	r2, [r7, #20]
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	00db      	lsls	r3, r3, #3
 800ab3e:	4413      	add	r3, r2
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	461a      	mov	r2, r3
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	4413      	add	r3, r2
 800ab48:	4a28      	ldr	r2, [pc, #160]	@ (800abec <uxTaskGetSystemState+0x110>)
 800ab4a:	6811      	ldr	r1, [r2, #0]
 800ab4c:	2202      	movs	r2, #2
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f000 fbb0 	bl	800b2b4 <prvListTasksWithinSingleList>
 800ab54:	4602      	mov	r2, r0
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	4413      	add	r3, r2
 800ab5a:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800ab5c:	697a      	ldr	r2, [r7, #20]
 800ab5e:	4613      	mov	r3, r2
 800ab60:	00db      	lsls	r3, r3, #3
 800ab62:	4413      	add	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	461a      	mov	r2, r3
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	4a20      	ldr	r2, [pc, #128]	@ (800abf0 <uxTaskGetSystemState+0x114>)
 800ab6e:	6811      	ldr	r1, [r2, #0]
 800ab70:	2202      	movs	r2, #2
 800ab72:	4618      	mov	r0, r3
 800ab74:	f000 fb9e 	bl	800b2b4 <prvListTasksWithinSingleList>
 800ab78:	4602      	mov	r2, r0
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800ab80:	697a      	ldr	r2, [r7, #20]
 800ab82:	4613      	mov	r3, r2
 800ab84:	00db      	lsls	r3, r3, #3
 800ab86:	4413      	add	r3, r2
 800ab88:	009b      	lsls	r3, r3, #2
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	4413      	add	r3, r2
 800ab90:	2204      	movs	r2, #4
 800ab92:	4918      	ldr	r1, [pc, #96]	@ (800abf4 <uxTaskGetSystemState+0x118>)
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 fb8d 	bl	800b2b4 <prvListTasksWithinSingleList>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	4413      	add	r3, r2
 800aba0:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800aba2:	697a      	ldr	r2, [r7, #20]
 800aba4:	4613      	mov	r3, r2
 800aba6:	00db      	lsls	r3, r3, #3
 800aba8:	4413      	add	r3, r2
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	461a      	mov	r2, r3
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	4413      	add	r3, r2
 800abb2:	2203      	movs	r2, #3
 800abb4:	4910      	ldr	r1, [pc, #64]	@ (800abf8 <uxTaskGetSystemState+0x11c>)
 800abb6:	4618      	mov	r0, r3
 800abb8:	f000 fb7c 	bl	800b2b4 <prvListTasksWithinSingleList>
 800abbc:	4602      	mov	r2, r0
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	4413      	add	r3, r2
 800abc2:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d004      	beq.n	800abd4 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800abca:	f7f6 fba9 	bl	8001320 <getRunTimeCounterValue>
 800abce:	4602      	mov	r2, r0
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800abd4:	f7ff fee4 	bl	800a9a0 <xTaskResumeAll>

		return uxTask;
 800abd8:	697b      	ldr	r3, [r7, #20]
	}
 800abda:	4618      	mov	r0, r3
 800abdc:	3718      	adds	r7, #24
 800abde:	46bd      	mov	sp, r7
 800abe0:	bd80      	pop	{r7, pc}
 800abe2:	bf00      	nop
 800abe4:	20000aa4 	.word	0x20000aa4
 800abe8:	200009a8 	.word	0x200009a8
 800abec:	20000a5c 	.word	0x20000a5c
 800abf0:	20000a60 	.word	0x20000a60
 800abf4:	20000a78 	.word	0x20000a78
 800abf8:	20000a90 	.word	0x20000a90

0800abfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b086      	sub	sp, #24
 800ac00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ac02:	2300      	movs	r3, #0
 800ac04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac06:	4b4f      	ldr	r3, [pc, #316]	@ (800ad44 <xTaskIncrementTick+0x148>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	f040 808f 	bne.w	800ad2e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac10:	4b4d      	ldr	r3, [pc, #308]	@ (800ad48 <xTaskIncrementTick+0x14c>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	3301      	adds	r3, #1
 800ac16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac18:	4a4b      	ldr	r2, [pc, #300]	@ (800ad48 <xTaskIncrementTick+0x14c>)
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d121      	bne.n	800ac68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac24:	4b49      	ldr	r3, [pc, #292]	@ (800ad4c <xTaskIncrementTick+0x150>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d00b      	beq.n	800ac46 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	603b      	str	r3, [r7, #0]
}
 800ac40:	bf00      	nop
 800ac42:	bf00      	nop
 800ac44:	e7fd      	b.n	800ac42 <xTaskIncrementTick+0x46>
 800ac46:	4b41      	ldr	r3, [pc, #260]	@ (800ad4c <xTaskIncrementTick+0x150>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	60fb      	str	r3, [r7, #12]
 800ac4c:	4b40      	ldr	r3, [pc, #256]	@ (800ad50 <xTaskIncrementTick+0x154>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a3e      	ldr	r2, [pc, #248]	@ (800ad4c <xTaskIncrementTick+0x150>)
 800ac52:	6013      	str	r3, [r2, #0]
 800ac54:	4a3e      	ldr	r2, [pc, #248]	@ (800ad50 <xTaskIncrementTick+0x154>)
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6013      	str	r3, [r2, #0]
 800ac5a:	4b3e      	ldr	r3, [pc, #248]	@ (800ad54 <xTaskIncrementTick+0x158>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	3301      	adds	r3, #1
 800ac60:	4a3c      	ldr	r2, [pc, #240]	@ (800ad54 <xTaskIncrementTick+0x158>)
 800ac62:	6013      	str	r3, [r2, #0]
 800ac64:	f000 fbaa 	bl	800b3bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac68:	4b3b      	ldr	r3, [pc, #236]	@ (800ad58 <xTaskIncrementTick+0x15c>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	693a      	ldr	r2, [r7, #16]
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d348      	bcc.n	800ad04 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac72:	4b36      	ldr	r3, [pc, #216]	@ (800ad4c <xTaskIncrementTick+0x150>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d104      	bne.n	800ac86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac7c:	4b36      	ldr	r3, [pc, #216]	@ (800ad58 <xTaskIncrementTick+0x15c>)
 800ac7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac82:	601a      	str	r2, [r3, #0]
					break;
 800ac84:	e03e      	b.n	800ad04 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac86:	4b31      	ldr	r3, [pc, #196]	@ (800ad4c <xTaskIncrementTick+0x150>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	68db      	ldr	r3, [r3, #12]
 800ac8c:	68db      	ldr	r3, [r3, #12]
 800ac8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ac96:	693a      	ldr	r2, [r7, #16]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d203      	bcs.n	800aca6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ac9e:	4a2e      	ldr	r2, [pc, #184]	@ (800ad58 <xTaskIncrementTick+0x15c>)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aca4:	e02e      	b.n	800ad04 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	3304      	adds	r3, #4
 800acaa:	4618      	mov	r0, r3
 800acac:	f7fe fa1c 	bl	80090e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d004      	beq.n	800acc2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	3318      	adds	r3, #24
 800acbc:	4618      	mov	r0, r3
 800acbe:	f7fe fa13 	bl	80090e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acc6:	2201      	movs	r2, #1
 800acc8:	409a      	lsls	r2, r3
 800acca:	4b24      	ldr	r3, [pc, #144]	@ (800ad5c <xTaskIncrementTick+0x160>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4313      	orrs	r3, r2
 800acd0:	4a22      	ldr	r2, [pc, #136]	@ (800ad5c <xTaskIncrementTick+0x160>)
 800acd2:	6013      	str	r3, [r2, #0]
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acd8:	4613      	mov	r3, r2
 800acda:	009b      	lsls	r3, r3, #2
 800acdc:	4413      	add	r3, r2
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	4a1f      	ldr	r2, [pc, #124]	@ (800ad60 <xTaskIncrementTick+0x164>)
 800ace2:	441a      	add	r2, r3
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	3304      	adds	r3, #4
 800ace8:	4619      	mov	r1, r3
 800acea:	4610      	mov	r0, r2
 800acec:	f7fe f99f 	bl	800902e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acf4:	4b1b      	ldr	r3, [pc, #108]	@ (800ad64 <xTaskIncrementTick+0x168>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d3b9      	bcc.n	800ac72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800acfe:	2301      	movs	r3, #1
 800ad00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad02:	e7b6      	b.n	800ac72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ad04:	4b17      	ldr	r3, [pc, #92]	@ (800ad64 <xTaskIncrementTick+0x168>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad0a:	4915      	ldr	r1, [pc, #84]	@ (800ad60 <xTaskIncrementTick+0x164>)
 800ad0c:	4613      	mov	r3, r2
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	4413      	add	r3, r2
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	440b      	add	r3, r1
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d901      	bls.n	800ad20 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ad20:	4b11      	ldr	r3, [pc, #68]	@ (800ad68 <xTaskIncrementTick+0x16c>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d007      	beq.n	800ad38 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ad28:	2301      	movs	r3, #1
 800ad2a:	617b      	str	r3, [r7, #20]
 800ad2c:	e004      	b.n	800ad38 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ad2e:	4b0f      	ldr	r3, [pc, #60]	@ (800ad6c <xTaskIncrementTick+0x170>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	3301      	adds	r3, #1
 800ad34:	4a0d      	ldr	r2, [pc, #52]	@ (800ad6c <xTaskIncrementTick+0x170>)
 800ad36:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ad38:	697b      	ldr	r3, [r7, #20]
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3718      	adds	r7, #24
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
 800ad42:	bf00      	nop
 800ad44:	20000acc 	.word	0x20000acc
 800ad48:	20000aa8 	.word	0x20000aa8
 800ad4c:	20000a5c 	.word	0x20000a5c
 800ad50:	20000a60 	.word	0x20000a60
 800ad54:	20000abc 	.word	0x20000abc
 800ad58:	20000ac4 	.word	0x20000ac4
 800ad5c:	20000aac 	.word	0x20000aac
 800ad60:	200009a8 	.word	0x200009a8
 800ad64:	200009a4 	.word	0x200009a4
 800ad68:	20000ab8 	.word	0x20000ab8
 800ad6c:	20000ab4 	.word	0x20000ab4

0800ad70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b086      	sub	sp, #24
 800ad74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad76:	4b35      	ldr	r3, [pc, #212]	@ (800ae4c <vTaskSwitchContext+0xdc>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d003      	beq.n	800ad86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ad7e:	4b34      	ldr	r3, [pc, #208]	@ (800ae50 <vTaskSwitchContext+0xe0>)
 800ad80:	2201      	movs	r2, #1
 800ad82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ad84:	e05e      	b.n	800ae44 <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 800ad86:	4b32      	ldr	r3, [pc, #200]	@ (800ae50 <vTaskSwitchContext+0xe0>)
 800ad88:	2200      	movs	r2, #0
 800ad8a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800ad8c:	f7f6 fac8 	bl	8001320 <getRunTimeCounterValue>
 800ad90:	4603      	mov	r3, r0
 800ad92:	4a30      	ldr	r2, [pc, #192]	@ (800ae54 <vTaskSwitchContext+0xe4>)
 800ad94:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800ad96:	4b2f      	ldr	r3, [pc, #188]	@ (800ae54 <vTaskSwitchContext+0xe4>)
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	4b2f      	ldr	r3, [pc, #188]	@ (800ae58 <vTaskSwitchContext+0xe8>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d909      	bls.n	800adb6 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800ada2:	4b2e      	ldr	r3, [pc, #184]	@ (800ae5c <vTaskSwitchContext+0xec>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 800ada8:	4a2a      	ldr	r2, [pc, #168]	@ (800ae54 <vTaskSwitchContext+0xe4>)
 800adaa:	6810      	ldr	r0, [r2, #0]
 800adac:	4a2a      	ldr	r2, [pc, #168]	@ (800ae58 <vTaskSwitchContext+0xe8>)
 800adae:	6812      	ldr	r2, [r2, #0]
 800adb0:	1a82      	subs	r2, r0, r2
 800adb2:	440a      	add	r2, r1
 800adb4:	665a      	str	r2, [r3, #100]	@ 0x64
			ulTaskSwitchedInTime = ulTotalRunTime;
 800adb6:	4b27      	ldr	r3, [pc, #156]	@ (800ae54 <vTaskSwitchContext+0xe4>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4a27      	ldr	r2, [pc, #156]	@ (800ae58 <vTaskSwitchContext+0xe8>)
 800adbc:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adbe:	4b28      	ldr	r3, [pc, #160]	@ (800ae60 <vTaskSwitchContext+0xf0>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	fab3 f383 	clz	r3, r3
 800adca:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800adcc:	7afb      	ldrb	r3, [r7, #11]
 800adce:	f1c3 031f 	rsb	r3, r3, #31
 800add2:	617b      	str	r3, [r7, #20]
 800add4:	4923      	ldr	r1, [pc, #140]	@ (800ae64 <vTaskSwitchContext+0xf4>)
 800add6:	697a      	ldr	r2, [r7, #20]
 800add8:	4613      	mov	r3, r2
 800adda:	009b      	lsls	r3, r3, #2
 800addc:	4413      	add	r3, r2
 800adde:	009b      	lsls	r3, r3, #2
 800ade0:	440b      	add	r3, r1
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d10b      	bne.n	800ae00 <vTaskSwitchContext+0x90>
	__asm volatile
 800ade8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adec:	f383 8811 	msr	BASEPRI, r3
 800adf0:	f3bf 8f6f 	isb	sy
 800adf4:	f3bf 8f4f 	dsb	sy
 800adf8:	607b      	str	r3, [r7, #4]
}
 800adfa:	bf00      	nop
 800adfc:	bf00      	nop
 800adfe:	e7fd      	b.n	800adfc <vTaskSwitchContext+0x8c>
 800ae00:	697a      	ldr	r2, [r7, #20]
 800ae02:	4613      	mov	r3, r2
 800ae04:	009b      	lsls	r3, r3, #2
 800ae06:	4413      	add	r3, r2
 800ae08:	009b      	lsls	r3, r3, #2
 800ae0a:	4a16      	ldr	r2, [pc, #88]	@ (800ae64 <vTaskSwitchContext+0xf4>)
 800ae0c:	4413      	add	r3, r2
 800ae0e:	613b      	str	r3, [r7, #16]
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	685a      	ldr	r2, [r3, #4]
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	605a      	str	r2, [r3, #4]
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	685a      	ldr	r2, [r3, #4]
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	3308      	adds	r3, #8
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d104      	bne.n	800ae30 <vTaskSwitchContext+0xc0>
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	685b      	ldr	r3, [r3, #4]
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	605a      	str	r2, [r3, #4]
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	4a09      	ldr	r2, [pc, #36]	@ (800ae5c <vTaskSwitchContext+0xec>)
 800ae38:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ae3a:	4b08      	ldr	r3, [pc, #32]	@ (800ae5c <vTaskSwitchContext+0xec>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	3368      	adds	r3, #104	@ 0x68
 800ae40:	4a09      	ldr	r2, [pc, #36]	@ (800ae68 <vTaskSwitchContext+0xf8>)
 800ae42:	6013      	str	r3, [r2, #0]
}
 800ae44:	bf00      	nop
 800ae46:	3718      	adds	r7, #24
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	20000acc 	.word	0x20000acc
 800ae50:	20000ab8 	.word	0x20000ab8
 800ae54:	20000ad4 	.word	0x20000ad4
 800ae58:	20000ad0 	.word	0x20000ad0
 800ae5c:	200009a4 	.word	0x200009a4
 800ae60:	20000aac 	.word	0x20000aac
 800ae64:	200009a8 	.word	0x200009a8
 800ae68:	2000042c 	.word	0x2000042c

0800ae6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10b      	bne.n	800ae94 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ae7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae80:	f383 8811 	msr	BASEPRI, r3
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	f3bf 8f4f 	dsb	sy
 800ae8c:	60fb      	str	r3, [r7, #12]
}
 800ae8e:	bf00      	nop
 800ae90:	bf00      	nop
 800ae92:	e7fd      	b.n	800ae90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae94:	4b07      	ldr	r3, [pc, #28]	@ (800aeb4 <vTaskPlaceOnEventList+0x48>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	3318      	adds	r3, #24
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f7fe f8ea 	bl	8009076 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aea2:	2101      	movs	r1, #1
 800aea4:	6838      	ldr	r0, [r7, #0]
 800aea6:	f000 ff01 	bl	800bcac <prvAddCurrentTaskToDelayedList>
}
 800aeaa:	bf00      	nop
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
 800aeb2:	bf00      	nop
 800aeb4:	200009a4 	.word	0x200009a4

0800aeb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b086      	sub	sp, #24
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	68db      	ldr	r3, [r3, #12]
 800aec6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d10b      	bne.n	800aee6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800aece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed2:	f383 8811 	msr	BASEPRI, r3
 800aed6:	f3bf 8f6f 	isb	sy
 800aeda:	f3bf 8f4f 	dsb	sy
 800aede:	60fb      	str	r3, [r7, #12]
}
 800aee0:	bf00      	nop
 800aee2:	bf00      	nop
 800aee4:	e7fd      	b.n	800aee2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	3318      	adds	r3, #24
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fe f8fc 	bl	80090e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aef0:	4b1d      	ldr	r3, [pc, #116]	@ (800af68 <xTaskRemoveFromEventList+0xb0>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d11c      	bne.n	800af32 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	3304      	adds	r3, #4
 800aefc:	4618      	mov	r0, r3
 800aefe:	f7fe f8f3 	bl	80090e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af06:	2201      	movs	r2, #1
 800af08:	409a      	lsls	r2, r3
 800af0a:	4b18      	ldr	r3, [pc, #96]	@ (800af6c <xTaskRemoveFromEventList+0xb4>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4313      	orrs	r3, r2
 800af10:	4a16      	ldr	r2, [pc, #88]	@ (800af6c <xTaskRemoveFromEventList+0xb4>)
 800af12:	6013      	str	r3, [r2, #0]
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af18:	4613      	mov	r3, r2
 800af1a:	009b      	lsls	r3, r3, #2
 800af1c:	4413      	add	r3, r2
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	4a13      	ldr	r2, [pc, #76]	@ (800af70 <xTaskRemoveFromEventList+0xb8>)
 800af22:	441a      	add	r2, r3
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	3304      	adds	r3, #4
 800af28:	4619      	mov	r1, r3
 800af2a:	4610      	mov	r0, r2
 800af2c:	f7fe f87f 	bl	800902e <vListInsertEnd>
 800af30:	e005      	b.n	800af3e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	3318      	adds	r3, #24
 800af36:	4619      	mov	r1, r3
 800af38:	480e      	ldr	r0, [pc, #56]	@ (800af74 <xTaskRemoveFromEventList+0xbc>)
 800af3a:	f7fe f878 	bl	800902e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af42:	4b0d      	ldr	r3, [pc, #52]	@ (800af78 <xTaskRemoveFromEventList+0xc0>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af48:	429a      	cmp	r2, r3
 800af4a:	d905      	bls.n	800af58 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800af4c:	2301      	movs	r3, #1
 800af4e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800af50:	4b0a      	ldr	r3, [pc, #40]	@ (800af7c <xTaskRemoveFromEventList+0xc4>)
 800af52:	2201      	movs	r2, #1
 800af54:	601a      	str	r2, [r3, #0]
 800af56:	e001      	b.n	800af5c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800af58:	2300      	movs	r3, #0
 800af5a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800af5c:	697b      	ldr	r3, [r7, #20]
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3718      	adds	r7, #24
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}
 800af66:	bf00      	nop
 800af68:	20000acc 	.word	0x20000acc
 800af6c:	20000aac 	.word	0x20000aac
 800af70:	200009a8 	.word	0x200009a8
 800af74:	20000a64 	.word	0x20000a64
 800af78:	200009a4 	.word	0x200009a4
 800af7c:	20000ab8 	.word	0x20000ab8

0800af80 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d10b      	bne.n	800afa6 <vTaskSetTimeOutState+0x26>
	__asm volatile
 800af8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af92:	f383 8811 	msr	BASEPRI, r3
 800af96:	f3bf 8f6f 	isb	sy
 800af9a:	f3bf 8f4f 	dsb	sy
 800af9e:	60fb      	str	r3, [r7, #12]
}
 800afa0:	bf00      	nop
 800afa2:	bf00      	nop
 800afa4:	e7fd      	b.n	800afa2 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800afa6:	f001 f817 	bl	800bfd8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800afaa:	4b07      	ldr	r3, [pc, #28]	@ (800afc8 <vTaskSetTimeOutState+0x48>)
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800afb2:	4b06      	ldr	r3, [pc, #24]	@ (800afcc <vTaskSetTimeOutState+0x4c>)
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800afba:	f001 f83f 	bl	800c03c <vPortExitCritical>
}
 800afbe:	bf00      	nop
 800afc0:	3710      	adds	r7, #16
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	bf00      	nop
 800afc8:	20000abc 	.word	0x20000abc
 800afcc:	20000aa8 	.word	0x20000aa8

0800afd0 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800afd0:	b480      	push	{r7}
 800afd2:	b083      	sub	sp, #12
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800afd8:	4b06      	ldr	r3, [pc, #24]	@ (800aff4 <vTaskInternalSetTimeOutState+0x24>)
 800afda:	681a      	ldr	r2, [r3, #0]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800afe0:	4b05      	ldr	r3, [pc, #20]	@ (800aff8 <vTaskInternalSetTimeOutState+0x28>)
 800afe2:	681a      	ldr	r2, [r3, #0]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	605a      	str	r2, [r3, #4]
}
 800afe8:	bf00      	nop
 800afea:	370c      	adds	r7, #12
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr
 800aff4:	20000abc 	.word	0x20000abc
 800aff8:	20000aa8 	.word	0x20000aa8

0800affc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b088      	sub	sp, #32
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d10b      	bne.n	800b024 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b010:	f383 8811 	msr	BASEPRI, r3
 800b014:	f3bf 8f6f 	isb	sy
 800b018:	f3bf 8f4f 	dsb	sy
 800b01c:	613b      	str	r3, [r7, #16]
}
 800b01e:	bf00      	nop
 800b020:	bf00      	nop
 800b022:	e7fd      	b.n	800b020 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d10b      	bne.n	800b042 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b02a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02e:	f383 8811 	msr	BASEPRI, r3
 800b032:	f3bf 8f6f 	isb	sy
 800b036:	f3bf 8f4f 	dsb	sy
 800b03a:	60fb      	str	r3, [r7, #12]
}
 800b03c:	bf00      	nop
 800b03e:	bf00      	nop
 800b040:	e7fd      	b.n	800b03e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b042:	f000 ffc9 	bl	800bfd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b046:	4b1d      	ldr	r3, [pc, #116]	@ (800b0bc <xTaskCheckForTimeOut+0xc0>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	69ba      	ldr	r2, [r7, #24]
 800b052:	1ad3      	subs	r3, r2, r3
 800b054:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b05e:	d102      	bne.n	800b066 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b060:	2300      	movs	r3, #0
 800b062:	61fb      	str	r3, [r7, #28]
 800b064:	e023      	b.n	800b0ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681a      	ldr	r2, [r3, #0]
 800b06a:	4b15      	ldr	r3, [pc, #84]	@ (800b0c0 <xTaskCheckForTimeOut+0xc4>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	429a      	cmp	r2, r3
 800b070:	d007      	beq.n	800b082 <xTaskCheckForTimeOut+0x86>
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	69ba      	ldr	r2, [r7, #24]
 800b078:	429a      	cmp	r2, r3
 800b07a:	d302      	bcc.n	800b082 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b07c:	2301      	movs	r3, #1
 800b07e:	61fb      	str	r3, [r7, #28]
 800b080:	e015      	b.n	800b0ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	697a      	ldr	r2, [r7, #20]
 800b088:	429a      	cmp	r2, r3
 800b08a:	d20b      	bcs.n	800b0a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	681a      	ldr	r2, [r3, #0]
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	1ad2      	subs	r2, r2, r3
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f7ff ff99 	bl	800afd0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	61fb      	str	r3, [r7, #28]
 800b0a2:	e004      	b.n	800b0ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b0ae:	f000 ffc5 	bl	800c03c <vPortExitCritical>

	return xReturn;
 800b0b2:	69fb      	ldr	r3, [r7, #28]
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3720      	adds	r7, #32
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	20000aa8 	.word	0x20000aa8
 800b0c0:	20000abc 	.word	0x20000abc

0800b0c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b0c8:	4b03      	ldr	r3, [pc, #12]	@ (800b0d8 <vTaskMissedYield+0x14>)
 800b0ca:	2201      	movs	r2, #1
 800b0cc:	601a      	str	r2, [r3, #0]
}
 800b0ce:	bf00      	nop
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr
 800b0d8:	20000ab8 	.word	0x20000ab8

0800b0dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b0e4:	f000 f852 	bl	800b18c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b0e8:	4b06      	ldr	r3, [pc, #24]	@ (800b104 <prvIdleTask+0x28>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2b01      	cmp	r3, #1
 800b0ee:	d9f9      	bls.n	800b0e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b0f0:	4b05      	ldr	r3, [pc, #20]	@ (800b108 <prvIdleTask+0x2c>)
 800b0f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0f6:	601a      	str	r2, [r3, #0]
 800b0f8:	f3bf 8f4f 	dsb	sy
 800b0fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b100:	e7f0      	b.n	800b0e4 <prvIdleTask+0x8>
 800b102:	bf00      	nop
 800b104:	200009a8 	.word	0x200009a8
 800b108:	e000ed04 	.word	0xe000ed04

0800b10c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b112:	2300      	movs	r3, #0
 800b114:	607b      	str	r3, [r7, #4]
 800b116:	e00c      	b.n	800b132 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b118:	687a      	ldr	r2, [r7, #4]
 800b11a:	4613      	mov	r3, r2
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	4413      	add	r3, r2
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	4a12      	ldr	r2, [pc, #72]	@ (800b16c <prvInitialiseTaskLists+0x60>)
 800b124:	4413      	add	r3, r2
 800b126:	4618      	mov	r0, r3
 800b128:	f7fd ff54 	bl	8008fd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	3301      	adds	r3, #1
 800b130:	607b      	str	r3, [r7, #4]
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2b06      	cmp	r3, #6
 800b136:	d9ef      	bls.n	800b118 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b138:	480d      	ldr	r0, [pc, #52]	@ (800b170 <prvInitialiseTaskLists+0x64>)
 800b13a:	f7fd ff4b 	bl	8008fd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b13e:	480d      	ldr	r0, [pc, #52]	@ (800b174 <prvInitialiseTaskLists+0x68>)
 800b140:	f7fd ff48 	bl	8008fd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b144:	480c      	ldr	r0, [pc, #48]	@ (800b178 <prvInitialiseTaskLists+0x6c>)
 800b146:	f7fd ff45 	bl	8008fd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b14a:	480c      	ldr	r0, [pc, #48]	@ (800b17c <prvInitialiseTaskLists+0x70>)
 800b14c:	f7fd ff42 	bl	8008fd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b150:	480b      	ldr	r0, [pc, #44]	@ (800b180 <prvInitialiseTaskLists+0x74>)
 800b152:	f7fd ff3f 	bl	8008fd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b156:	4b0b      	ldr	r3, [pc, #44]	@ (800b184 <prvInitialiseTaskLists+0x78>)
 800b158:	4a05      	ldr	r2, [pc, #20]	@ (800b170 <prvInitialiseTaskLists+0x64>)
 800b15a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b15c:	4b0a      	ldr	r3, [pc, #40]	@ (800b188 <prvInitialiseTaskLists+0x7c>)
 800b15e:	4a05      	ldr	r2, [pc, #20]	@ (800b174 <prvInitialiseTaskLists+0x68>)
 800b160:	601a      	str	r2, [r3, #0]
}
 800b162:	bf00      	nop
 800b164:	3708      	adds	r7, #8
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	200009a8 	.word	0x200009a8
 800b170:	20000a34 	.word	0x20000a34
 800b174:	20000a48 	.word	0x20000a48
 800b178:	20000a64 	.word	0x20000a64
 800b17c:	20000a78 	.word	0x20000a78
 800b180:	20000a90 	.word	0x20000a90
 800b184:	20000a5c 	.word	0x20000a5c
 800b188:	20000a60 	.word	0x20000a60

0800b18c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b082      	sub	sp, #8
 800b190:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b192:	e019      	b.n	800b1c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b194:	f000 ff20 	bl	800bfd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b198:	4b10      	ldr	r3, [pc, #64]	@ (800b1dc <prvCheckTasksWaitingTermination+0x50>)
 800b19a:	68db      	ldr	r3, [r3, #12]
 800b19c:	68db      	ldr	r3, [r3, #12]
 800b19e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	3304      	adds	r3, #4
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f7fd ff9f 	bl	80090e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b1aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e0 <prvCheckTasksWaitingTermination+0x54>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	3b01      	subs	r3, #1
 800b1b0:	4a0b      	ldr	r2, [pc, #44]	@ (800b1e0 <prvCheckTasksWaitingTermination+0x54>)
 800b1b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b1b4:	4b0b      	ldr	r3, [pc, #44]	@ (800b1e4 <prvCheckTasksWaitingTermination+0x58>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	3b01      	subs	r3, #1
 800b1ba:	4a0a      	ldr	r2, [pc, #40]	@ (800b1e4 <prvCheckTasksWaitingTermination+0x58>)
 800b1bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b1be:	f000 ff3d 	bl	800c03c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 f8e4 	bl	800b390 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1c8:	4b06      	ldr	r3, [pc, #24]	@ (800b1e4 <prvCheckTasksWaitingTermination+0x58>)
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d1e1      	bne.n	800b194 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b1d0:	bf00      	nop
 800b1d2:	bf00      	nop
 800b1d4:	3708      	adds	r7, #8
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	20000a78 	.word	0x20000a78
 800b1e0:	20000aa4 	.word	0x20000aa4
 800b1e4:	20000a8c 	.word	0x20000a8c

0800b1e8 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b086      	sub	sp, #24
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	60f8      	str	r0, [r7, #12]
 800b1f0:	60b9      	str	r1, [r7, #8]
 800b1f2:	607a      	str	r2, [r7, #4]
 800b1f4:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d102      	bne.n	800b202 <vTaskGetInfo+0x1a>
 800b1fc:	4b2c      	ldr	r3, [pc, #176]	@ (800b2b0 <vTaskGetInfo+0xc8>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	e000      	b.n	800b204 <vTaskGetInfo+0x1c>
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	697a      	ldr	r2, [r7, #20]
 800b20a:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800b23e:	78fb      	ldrb	r3, [r7, #3]
 800b240:	2b05      	cmp	r3, #5
 800b242:	d01a      	beq.n	800b27a <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 800b244:	4b1a      	ldr	r3, [pc, #104]	@ (800b2b0 <vTaskGetInfo+0xc8>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	697a      	ldr	r2, [r7, #20]
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d103      	bne.n	800b256 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	2200      	movs	r2, #0
 800b252:	731a      	strb	r2, [r3, #12]
 800b254:	e018      	b.n	800b288 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	78fa      	ldrb	r2, [r7, #3]
 800b25a:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800b25c:	78fb      	ldrb	r3, [r7, #3]
 800b25e:	2b03      	cmp	r3, #3
 800b260:	d112      	bne.n	800b288 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800b262:	f7ff fb8f 	bl	800a984 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d002      	beq.n	800b274 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	2202      	movs	r2, #2
 800b272:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800b274:	f7ff fb94 	bl	800a9a0 <xTaskResumeAll>
 800b278:	e006      	b.n	800b288 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800b27a:	6978      	ldr	r0, [r7, #20]
 800b27c:	f7ff fac6 	bl	800a80c <eTaskGetState>
 800b280:	4603      	mov	r3, r0
 800b282:	461a      	mov	r2, r3
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d009      	beq.n	800b2a2 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b292:	4618      	mov	r0, r3
 800b294:	f000 f860 	bl	800b358 <prvTaskCheckFreeStackSpace>
 800b298:	4603      	mov	r3, r0
 800b29a:	461a      	mov	r2, r3
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800b2a0:	e002      	b.n	800b2a8 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	841a      	strh	r2, [r3, #32]
	}
 800b2a8:	bf00      	nop
 800b2aa:	3718      	adds	r7, #24
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}
 800b2b0:	200009a4 	.word	0x200009a4

0800b2b4 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b08a      	sub	sp, #40	@ 0x28
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	60f8      	str	r0, [r7, #12]
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	4613      	mov	r3, r2
 800b2c0:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	627b      	str	r3, [r7, #36]	@ 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d03f      	beq.n	800b34e <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	623b      	str	r3, [r7, #32]
 800b2d2:	6a3b      	ldr	r3, [r7, #32]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	685a      	ldr	r2, [r3, #4]
 800b2d8:	6a3b      	ldr	r3, [r7, #32]
 800b2da:	605a      	str	r2, [r3, #4]
 800b2dc:	6a3b      	ldr	r3, [r7, #32]
 800b2de:	685a      	ldr	r2, [r3, #4]
 800b2e0:	6a3b      	ldr	r3, [r7, #32]
 800b2e2:	3308      	adds	r3, #8
 800b2e4:	429a      	cmp	r2, r3
 800b2e6:	d104      	bne.n	800b2f2 <prvListTasksWithinSingleList+0x3e>
 800b2e8:	6a3b      	ldr	r3, [r7, #32]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	685a      	ldr	r2, [r3, #4]
 800b2ee:	6a3b      	ldr	r3, [r7, #32]
 800b2f0:	605a      	str	r2, [r3, #4]
 800b2f2:	6a3b      	ldr	r3, [r7, #32]
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	61bb      	str	r3, [r7, #24]
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	685a      	ldr	r2, [r3, #4]
 800b304:	69bb      	ldr	r3, [r7, #24]
 800b306:	605a      	str	r2, [r3, #4]
 800b308:	69bb      	ldr	r3, [r7, #24]
 800b30a:	685a      	ldr	r2, [r3, #4]
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	3308      	adds	r3, #8
 800b310:	429a      	cmp	r2, r3
 800b312:	d104      	bne.n	800b31e <prvListTasksWithinSingleList+0x6a>
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	685a      	ldr	r2, [r3, #4]
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	605a      	str	r2, [r3, #4]
 800b31e:	69bb      	ldr	r3, [r7, #24]
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	68db      	ldr	r3, [r3, #12]
 800b324:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800b326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b328:	4613      	mov	r3, r2
 800b32a:	00db      	lsls	r3, r3, #3
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	461a      	mov	r2, r3
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	1899      	adds	r1, r3, r2
 800b336:	79fb      	ldrb	r3, [r7, #7]
 800b338:	2201      	movs	r2, #1
 800b33a:	6978      	ldr	r0, [r7, #20]
 800b33c:	f7ff ff54 	bl	800b1e8 <vTaskGetInfo>
				uxTask++;
 800b340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b342:	3301      	adds	r3, #1
 800b344:	627b      	str	r3, [r7, #36]	@ 0x24
			} while( pxNextTCB != pxFirstTCB );
 800b346:	697a      	ldr	r2, [r7, #20]
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d1d5      	bne.n	800b2fa <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800b34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800b350:	4618      	mov	r0, r3
 800b352:	3728      	adds	r7, #40	@ 0x28
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b360:	2300      	movs	r3, #0
 800b362:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b364:	e005      	b.n	800b372 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	3301      	adds	r3, #1
 800b36a:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	3301      	adds	r3, #1
 800b370:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	781b      	ldrb	r3, [r3, #0]
 800b376:	2ba5      	cmp	r3, #165	@ 0xa5
 800b378:	d0f5      	beq.n	800b366 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	089b      	lsrs	r3, r3, #2
 800b37e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	b29b      	uxth	r3, r3
	}
 800b384:	4618      	mov	r0, r3
 800b386:	3714      	adds	r7, #20
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr

0800b390 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	3368      	adds	r3, #104	@ 0x68
 800b39c:	4618      	mov	r0, r3
 800b39e:	f002 ff03 	bl	800e1a8 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f001 f806 	bl	800c3b8 <vPortFree>
			vPortFree( pxTCB );
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f001 f803 	bl	800c3b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b3b2:	bf00      	nop
 800b3b4:	3708      	adds	r7, #8
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
	...

0800b3bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3f4 <prvResetNextTaskUnblockTime+0x38>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d104      	bne.n	800b3d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b3cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b3f8 <prvResetNextTaskUnblockTime+0x3c>)
 800b3ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b3d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b3d4:	e008      	b.n	800b3e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3d6:	4b07      	ldr	r3, [pc, #28]	@ (800b3f4 <prvResetNextTaskUnblockTime+0x38>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	68db      	ldr	r3, [r3, #12]
 800b3dc:	68db      	ldr	r3, [r3, #12]
 800b3de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	685b      	ldr	r3, [r3, #4]
 800b3e4:	4a04      	ldr	r2, [pc, #16]	@ (800b3f8 <prvResetNextTaskUnblockTime+0x3c>)
 800b3e6:	6013      	str	r3, [r2, #0]
}
 800b3e8:	bf00      	nop
 800b3ea:	370c      	adds	r7, #12
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr
 800b3f4:	20000a5c 	.word	0x20000a5c
 800b3f8:	20000ac4 	.word	0x20000ac4

0800b3fc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b402:	4b05      	ldr	r3, [pc, #20]	@ (800b418 <xTaskGetCurrentTaskHandle+0x1c>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b408:	687b      	ldr	r3, [r7, #4]
	}
 800b40a:	4618      	mov	r0, r3
 800b40c:	370c      	adds	r7, #12
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	200009a4 	.word	0x200009a4

0800b41c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b41c:	b480      	push	{r7}
 800b41e:	b083      	sub	sp, #12
 800b420:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b422:	4b0b      	ldr	r3, [pc, #44]	@ (800b450 <xTaskGetSchedulerState+0x34>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d102      	bne.n	800b430 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b42a:	2301      	movs	r3, #1
 800b42c:	607b      	str	r3, [r7, #4]
 800b42e:	e008      	b.n	800b442 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b430:	4b08      	ldr	r3, [pc, #32]	@ (800b454 <xTaskGetSchedulerState+0x38>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d102      	bne.n	800b43e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b438:	2302      	movs	r3, #2
 800b43a:	607b      	str	r3, [r7, #4]
 800b43c:	e001      	b.n	800b442 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b43e:	2300      	movs	r3, #0
 800b440:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b442:	687b      	ldr	r3, [r7, #4]
	}
 800b444:	4618      	mov	r0, r3
 800b446:	370c      	adds	r7, #12
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr
 800b450:	20000ab0 	.word	0x20000ab0
 800b454:	20000acc 	.word	0x20000acc

0800b458 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b464:	2300      	movs	r3, #0
 800b466:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d05e      	beq.n	800b52c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b472:	4b31      	ldr	r3, [pc, #196]	@ (800b538 <xTaskPriorityInherit+0xe0>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b478:	429a      	cmp	r2, r3
 800b47a:	d24e      	bcs.n	800b51a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	699b      	ldr	r3, [r3, #24]
 800b480:	2b00      	cmp	r3, #0
 800b482:	db06      	blt.n	800b492 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b484:	4b2c      	ldr	r3, [pc, #176]	@ (800b538 <xTaskPriorityInherit+0xe0>)
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b48a:	f1c3 0207 	rsb	r2, r3, #7
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	6959      	ldr	r1, [r3, #20]
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b49a:	4613      	mov	r3, r2
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	4413      	add	r3, r2
 800b4a0:	009b      	lsls	r3, r3, #2
 800b4a2:	4a26      	ldr	r2, [pc, #152]	@ (800b53c <xTaskPriorityInherit+0xe4>)
 800b4a4:	4413      	add	r3, r2
 800b4a6:	4299      	cmp	r1, r3
 800b4a8:	d12f      	bne.n	800b50a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	3304      	adds	r3, #4
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f7fd fe1a 	bl	80090e8 <uxListRemove>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d10a      	bne.n	800b4d0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4be:	2201      	movs	r2, #1
 800b4c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b4c4:	43da      	mvns	r2, r3
 800b4c6:	4b1e      	ldr	r3, [pc, #120]	@ (800b540 <xTaskPriorityInherit+0xe8>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	4013      	ands	r3, r2
 800b4cc:	4a1c      	ldr	r2, [pc, #112]	@ (800b540 <xTaskPriorityInherit+0xe8>)
 800b4ce:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b4d0:	4b19      	ldr	r3, [pc, #100]	@ (800b538 <xTaskPriorityInherit+0xe0>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4de:	2201      	movs	r2, #1
 800b4e0:	409a      	lsls	r2, r3
 800b4e2:	4b17      	ldr	r3, [pc, #92]	@ (800b540 <xTaskPriorityInherit+0xe8>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	4a15      	ldr	r2, [pc, #84]	@ (800b540 <xTaskPriorityInherit+0xe8>)
 800b4ea:	6013      	str	r3, [r2, #0]
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4f0:	4613      	mov	r3, r2
 800b4f2:	009b      	lsls	r3, r3, #2
 800b4f4:	4413      	add	r3, r2
 800b4f6:	009b      	lsls	r3, r3, #2
 800b4f8:	4a10      	ldr	r2, [pc, #64]	@ (800b53c <xTaskPriorityInherit+0xe4>)
 800b4fa:	441a      	add	r2, r3
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	3304      	adds	r3, #4
 800b500:	4619      	mov	r1, r3
 800b502:	4610      	mov	r0, r2
 800b504:	f7fd fd93 	bl	800902e <vListInsertEnd>
 800b508:	e004      	b.n	800b514 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b50a:	4b0b      	ldr	r3, [pc, #44]	@ (800b538 <xTaskPriorityInherit+0xe0>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b514:	2301      	movs	r3, #1
 800b516:	60fb      	str	r3, [r7, #12]
 800b518:	e008      	b.n	800b52c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b51e:	4b06      	ldr	r3, [pc, #24]	@ (800b538 <xTaskPriorityInherit+0xe0>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b524:	429a      	cmp	r2, r3
 800b526:	d201      	bcs.n	800b52c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b528:	2301      	movs	r3, #1
 800b52a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b52c:	68fb      	ldr	r3, [r7, #12]
	}
 800b52e:	4618      	mov	r0, r3
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	200009a4 	.word	0x200009a4
 800b53c:	200009a8 	.word	0x200009a8
 800b540:	20000aac 	.word	0x20000aac

0800b544 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b550:	2300      	movs	r3, #0
 800b552:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d070      	beq.n	800b63c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b55a:	4b3b      	ldr	r3, [pc, #236]	@ (800b648 <xTaskPriorityDisinherit+0x104>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	429a      	cmp	r2, r3
 800b562:	d00b      	beq.n	800b57c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b568:	f383 8811 	msr	BASEPRI, r3
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	60fb      	str	r3, [r7, #12]
}
 800b576:	bf00      	nop
 800b578:	bf00      	nop
 800b57a:	e7fd      	b.n	800b578 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b580:	2b00      	cmp	r3, #0
 800b582:	d10b      	bne.n	800b59c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b588:	f383 8811 	msr	BASEPRI, r3
 800b58c:	f3bf 8f6f 	isb	sy
 800b590:	f3bf 8f4f 	dsb	sy
 800b594:	60bb      	str	r3, [r7, #8]
}
 800b596:	bf00      	nop
 800b598:	bf00      	nop
 800b59a:	e7fd      	b.n	800b598 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b59c:	693b      	ldr	r3, [r7, #16]
 800b59e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5a0:	1e5a      	subs	r2, r3, #1
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	661a      	str	r2, [r3, #96]	@ 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b5a6:	693b      	ldr	r3, [r7, #16]
 800b5a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d044      	beq.n	800b63c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d140      	bne.n	800b63c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	3304      	adds	r3, #4
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f7fd fd92 	bl	80090e8 <uxListRemove>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d115      	bne.n	800b5f6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ce:	491f      	ldr	r1, [pc, #124]	@ (800b64c <xTaskPriorityDisinherit+0x108>)
 800b5d0:	4613      	mov	r3, r2
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	4413      	add	r3, r2
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	440b      	add	r3, r1
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d10a      	bne.n	800b5f6 <xTaskPriorityDisinherit+0xb2>
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ea:	43da      	mvns	r2, r3
 800b5ec:	4b18      	ldr	r3, [pc, #96]	@ (800b650 <xTaskPriorityDisinherit+0x10c>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	4a17      	ldr	r2, [pc, #92]	@ (800b650 <xTaskPriorityDisinherit+0x10c>)
 800b5f4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b602:	f1c3 0207 	rsb	r2, r3, #7
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60e:	2201      	movs	r2, #1
 800b610:	409a      	lsls	r2, r3
 800b612:	4b0f      	ldr	r3, [pc, #60]	@ (800b650 <xTaskPriorityDisinherit+0x10c>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4313      	orrs	r3, r2
 800b618:	4a0d      	ldr	r2, [pc, #52]	@ (800b650 <xTaskPriorityDisinherit+0x10c>)
 800b61a:	6013      	str	r3, [r2, #0]
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b620:	4613      	mov	r3, r2
 800b622:	009b      	lsls	r3, r3, #2
 800b624:	4413      	add	r3, r2
 800b626:	009b      	lsls	r3, r3, #2
 800b628:	4a08      	ldr	r2, [pc, #32]	@ (800b64c <xTaskPriorityDisinherit+0x108>)
 800b62a:	441a      	add	r2, r3
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	3304      	adds	r3, #4
 800b630:	4619      	mov	r1, r3
 800b632:	4610      	mov	r0, r2
 800b634:	f7fd fcfb 	bl	800902e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b638:	2301      	movs	r3, #1
 800b63a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b63c:	697b      	ldr	r3, [r7, #20]
	}
 800b63e:	4618      	mov	r0, r3
 800b640:	3718      	adds	r7, #24
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}
 800b646:	bf00      	nop
 800b648:	200009a4 	.word	0x200009a4
 800b64c:	200009a8 	.word	0x200009a8
 800b650:	20000aac 	.word	0x20000aac

0800b654 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b654:	b580      	push	{r7, lr}
 800b656:	b088      	sub	sp, #32
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b662:	2301      	movs	r3, #1
 800b664:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d079      	beq.n	800b760 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b66c:	69bb      	ldr	r3, [r7, #24]
 800b66e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b670:	2b00      	cmp	r3, #0
 800b672:	d10b      	bne.n	800b68c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b678:	f383 8811 	msr	BASEPRI, r3
 800b67c:	f3bf 8f6f 	isb	sy
 800b680:	f3bf 8f4f 	dsb	sy
 800b684:	60fb      	str	r3, [r7, #12]
}
 800b686:	bf00      	nop
 800b688:	bf00      	nop
 800b68a:	e7fd      	b.n	800b688 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b68c:	69bb      	ldr	r3, [r7, #24]
 800b68e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b690:	683a      	ldr	r2, [r7, #0]
 800b692:	429a      	cmp	r2, r3
 800b694:	d902      	bls.n	800b69c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	61fb      	str	r3, [r7, #28]
 800b69a:	e002      	b.n	800b6a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b69c:	69bb      	ldr	r3, [r7, #24]
 800b69e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b6a2:	69bb      	ldr	r3, [r7, #24]
 800b6a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a6:	69fa      	ldr	r2, [r7, #28]
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d059      	beq.n	800b760 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6b0:	697a      	ldr	r2, [r7, #20]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d154      	bne.n	800b760 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b6b6:	4b2c      	ldr	r3, [pc, #176]	@ (800b768 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	69ba      	ldr	r2, [r7, #24]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d10b      	bne.n	800b6d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b6c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6c4:	f383 8811 	msr	BASEPRI, r3
 800b6c8:	f3bf 8f6f 	isb	sy
 800b6cc:	f3bf 8f4f 	dsb	sy
 800b6d0:	60bb      	str	r3, [r7, #8]
}
 800b6d2:	bf00      	nop
 800b6d4:	bf00      	nop
 800b6d6:	e7fd      	b.n	800b6d4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b6de:	69bb      	ldr	r3, [r7, #24]
 800b6e0:	69fa      	ldr	r2, [r7, #28]
 800b6e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b6e4:	69bb      	ldr	r3, [r7, #24]
 800b6e6:	699b      	ldr	r3, [r3, #24]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	db04      	blt.n	800b6f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6ec:	69fb      	ldr	r3, [r7, #28]
 800b6ee:	f1c3 0207 	rsb	r2, r3, #7
 800b6f2:	69bb      	ldr	r3, [r7, #24]
 800b6f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	6959      	ldr	r1, [r3, #20]
 800b6fa:	693a      	ldr	r2, [r7, #16]
 800b6fc:	4613      	mov	r3, r2
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	4413      	add	r3, r2
 800b702:	009b      	lsls	r3, r3, #2
 800b704:	4a19      	ldr	r2, [pc, #100]	@ (800b76c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b706:	4413      	add	r3, r2
 800b708:	4299      	cmp	r1, r3
 800b70a:	d129      	bne.n	800b760 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b70c:	69bb      	ldr	r3, [r7, #24]
 800b70e:	3304      	adds	r3, #4
 800b710:	4618      	mov	r0, r3
 800b712:	f7fd fce9 	bl	80090e8 <uxListRemove>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d10a      	bne.n	800b732 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b720:	2201      	movs	r2, #1
 800b722:	fa02 f303 	lsl.w	r3, r2, r3
 800b726:	43da      	mvns	r2, r3
 800b728:	4b11      	ldr	r3, [pc, #68]	@ (800b770 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4013      	ands	r3, r2
 800b72e:	4a10      	ldr	r2, [pc, #64]	@ (800b770 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b730:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b732:	69bb      	ldr	r3, [r7, #24]
 800b734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b736:	2201      	movs	r2, #1
 800b738:	409a      	lsls	r2, r3
 800b73a:	4b0d      	ldr	r3, [pc, #52]	@ (800b770 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	4313      	orrs	r3, r2
 800b740:	4a0b      	ldr	r2, [pc, #44]	@ (800b770 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b742:	6013      	str	r3, [r2, #0]
 800b744:	69bb      	ldr	r3, [r7, #24]
 800b746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b748:	4613      	mov	r3, r2
 800b74a:	009b      	lsls	r3, r3, #2
 800b74c:	4413      	add	r3, r2
 800b74e:	009b      	lsls	r3, r3, #2
 800b750:	4a06      	ldr	r2, [pc, #24]	@ (800b76c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b752:	441a      	add	r2, r3
 800b754:	69bb      	ldr	r3, [r7, #24]
 800b756:	3304      	adds	r3, #4
 800b758:	4619      	mov	r1, r3
 800b75a:	4610      	mov	r0, r2
 800b75c:	f7fd fc67 	bl	800902e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b760:	bf00      	nop
 800b762:	3720      	adds	r7, #32
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}
 800b768:	200009a4 	.word	0x200009a4
 800b76c:	200009a8 	.word	0x200009a8
 800b770:	20000aac 	.word	0x20000aac

0800b774 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800b774:	b580      	push	{r7, lr}
 800b776:	b084      	sub	sp, #16
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800b77e:	6839      	ldr	r1, [r7, #0]
 800b780:	6878      	ldr	r0, [r7, #4]
 800b782:	f002 fdca 	bl	800e31a <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f7f4 fdaa 	bl	80002e0 <strlen>
 800b78c:	60f8      	str	r0, [r7, #12]
 800b78e:	e007      	b.n	800b7a0 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	4413      	add	r3, r2
 800b796:	2220      	movs	r2, #32
 800b798:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	3301      	adds	r3, #1
 800b79e:	60fb      	str	r3, [r7, #12]
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2b1e      	cmp	r3, #30
 800b7a4:	d9f4      	bls.n	800b790 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800b7a6:	687a      	ldr	r2, [r7, #4]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800b7b0:	687a      	ldr	r2, [r7, #4]
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	4413      	add	r3, r2
	}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3710      	adds	r7, #16
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
	...

0800b7c0 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800b7c0:	b590      	push	{r4, r7, lr}
 800b7c2:	b089      	sub	sp, #36	@ 0x24
 800b7c4:	af02      	add	r7, sp, #8
 800b7c6:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800b7ce:	4b45      	ldr	r3, [pc, #276]	@ (800b8e4 <vTaskList+0x124>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800b7d4:	4b43      	ldr	r3, [pc, #268]	@ (800b8e4 <vTaskList+0x124>)
 800b7d6:	681a      	ldr	r2, [r3, #0]
 800b7d8:	4613      	mov	r3, r2
 800b7da:	00db      	lsls	r3, r3, #3
 800b7dc:	4413      	add	r3, r2
 800b7de:	009b      	lsls	r3, r3, #2
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f000 fd1b 	bl	800c21c <pvPortMalloc>
 800b7e6:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d076      	beq.n	800b8dc <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	68f9      	ldr	r1, [r7, #12]
 800b7f2:	68b8      	ldr	r0, [r7, #8]
 800b7f4:	f7ff f972 	bl	800aadc <uxTaskGetSystemState>
 800b7f8:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	617b      	str	r3, [r7, #20]
 800b7fe:	e066      	b.n	800b8ce <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800b800:	697a      	ldr	r2, [r7, #20]
 800b802:	4613      	mov	r3, r2
 800b804:	00db      	lsls	r3, r3, #3
 800b806:	4413      	add	r3, r2
 800b808:	009b      	lsls	r3, r3, #2
 800b80a:	461a      	mov	r2, r3
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	4413      	add	r3, r2
 800b810:	7b1b      	ldrb	r3, [r3, #12]
 800b812:	2b04      	cmp	r3, #4
 800b814:	d81b      	bhi.n	800b84e <vTaskList+0x8e>
 800b816:	a201      	add	r2, pc, #4	@ (adr r2, 800b81c <vTaskList+0x5c>)
 800b818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b81c:	0800b831 	.word	0x0800b831
 800b820:	0800b837 	.word	0x0800b837
 800b824:	0800b83d 	.word	0x0800b83d
 800b828:	0800b843 	.word	0x0800b843
 800b82c:	0800b849 	.word	0x0800b849
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800b830:	2358      	movs	r3, #88	@ 0x58
 800b832:	74fb      	strb	r3, [r7, #19]
										break;
 800b834:	e00e      	b.n	800b854 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 800b836:	2352      	movs	r3, #82	@ 0x52
 800b838:	74fb      	strb	r3, [r7, #19]
										break;
 800b83a:	e00b      	b.n	800b854 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800b83c:	2342      	movs	r3, #66	@ 0x42
 800b83e:	74fb      	strb	r3, [r7, #19]
										break;
 800b840:	e008      	b.n	800b854 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800b842:	2353      	movs	r3, #83	@ 0x53
 800b844:	74fb      	strb	r3, [r7, #19]
										break;
 800b846:	e005      	b.n	800b854 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 800b848:	2344      	movs	r3, #68	@ 0x44
 800b84a:	74fb      	strb	r3, [r7, #19]
										break;
 800b84c:	e002      	b.n	800b854 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800b84e:	2300      	movs	r3, #0
 800b850:	74fb      	strb	r3, [r7, #19]
										break;
 800b852:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800b854:	697a      	ldr	r2, [r7, #20]
 800b856:	4613      	mov	r3, r2
 800b858:	00db      	lsls	r3, r3, #3
 800b85a:	4413      	add	r3, r2
 800b85c:	009b      	lsls	r3, r3, #2
 800b85e:	461a      	mov	r2, r3
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	4413      	add	r3, r2
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	4619      	mov	r1, r3
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f7ff ff83 	bl	800b774 <prvWriteNameToBuffer>
 800b86e:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800b870:	7cf9      	ldrb	r1, [r7, #19]
 800b872:	697a      	ldr	r2, [r7, #20]
 800b874:	4613      	mov	r3, r2
 800b876:	00db      	lsls	r3, r3, #3
 800b878:	4413      	add	r3, r2
 800b87a:	009b      	lsls	r3, r3, #2
 800b87c:	461a      	mov	r2, r3
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	4413      	add	r3, r2
 800b882:	6918      	ldr	r0, [r3, #16]
 800b884:	697a      	ldr	r2, [r7, #20]
 800b886:	4613      	mov	r3, r2
 800b888:	00db      	lsls	r3, r3, #3
 800b88a:	4413      	add	r3, r2
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	461a      	mov	r2, r3
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	4413      	add	r3, r2
 800b894:	8c1b      	ldrh	r3, [r3, #32]
 800b896:	461c      	mov	r4, r3
 800b898:	697a      	ldr	r2, [r7, #20]
 800b89a:	4613      	mov	r3, r2
 800b89c:	00db      	lsls	r3, r3, #3
 800b89e:	4413      	add	r3, r2
 800b8a0:	009b      	lsls	r3, r3, #2
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	4413      	add	r3, r2
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	9301      	str	r3, [sp, #4]
 800b8ac:	9400      	str	r4, [sp, #0]
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	460a      	mov	r2, r1
 800b8b2:	490d      	ldr	r1, [pc, #52]	@ (800b8e8 <vTaskList+0x128>)
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f002 fbd3 	bl	800e060 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f7f4 fd10 	bl	80002e0 <strlen>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	4413      	add	r3, r2
 800b8c6:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	3301      	adds	r3, #1
 800b8cc:	617b      	str	r3, [r7, #20]
 800b8ce:	697a      	ldr	r2, [r7, #20]
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d394      	bcc.n	800b800 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800b8d6:	68b8      	ldr	r0, [r7, #8]
 800b8d8:	f000 fd6e 	bl	800c3b8 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b8dc:	bf00      	nop
 800b8de:	371c      	adds	r7, #28
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd90      	pop	{r4, r7, pc}
 800b8e4:	20000aa4 	.word	0x20000aa4
 800b8e8:	080109c0 	.word	0x080109c0

0800b8ec <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b088      	sub	sp, #32
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800b8fa:	4b3a      	ldr	r3, [pc, #232]	@ (800b9e4 <vTaskGetRunTimeStats+0xf8>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800b900:	4b38      	ldr	r3, [pc, #224]	@ (800b9e4 <vTaskGetRunTimeStats+0xf8>)
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	4613      	mov	r3, r2
 800b906:	00db      	lsls	r3, r3, #3
 800b908:	4413      	add	r3, r2
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	4618      	mov	r0, r3
 800b90e:	f000 fc85 	bl	800c21c <pvPortMalloc>
 800b912:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d05f      	beq.n	800b9da <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800b91a:	f107 030c 	add.w	r3, r7, #12
 800b91e:	461a      	mov	r2, r3
 800b920:	69b9      	ldr	r1, [r7, #24]
 800b922:	6978      	ldr	r0, [r7, #20]
 800b924:	f7ff f8da 	bl	800aadc <uxTaskGetSystemState>
 800b928:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	4a2e      	ldr	r2, [pc, #184]	@ (800b9e8 <vTaskGetRunTimeStats+0xfc>)
 800b92e:	fba2 2303 	umull	r2, r3, r2, r3
 800b932:	095b      	lsrs	r3, r3, #5
 800b934:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d04b      	beq.n	800b9d4 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800b93c:	2300      	movs	r3, #0
 800b93e:	61fb      	str	r3, [r7, #28]
 800b940:	e044      	b.n	800b9cc <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 800b942:	69fa      	ldr	r2, [r7, #28]
 800b944:	4613      	mov	r3, r2
 800b946:	00db      	lsls	r3, r3, #3
 800b948:	4413      	add	r3, r2
 800b94a:	009b      	lsls	r3, r3, #2
 800b94c:	461a      	mov	r2, r3
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	4413      	add	r3, r2
 800b952:	699a      	ldr	r2, [r3, #24]
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	fbb2 f3f3 	udiv	r3, r2, r3
 800b95a:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800b95c:	69fa      	ldr	r2, [r7, #28]
 800b95e:	4613      	mov	r3, r2
 800b960:	00db      	lsls	r3, r3, #3
 800b962:	4413      	add	r3, r2
 800b964:	009b      	lsls	r3, r3, #2
 800b966:	461a      	mov	r2, r3
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	4413      	add	r3, r2
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	4619      	mov	r1, r3
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f7ff feff 	bl	800b774 <prvWriteNameToBuffer>
 800b976:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d00e      	beq.n	800b99c <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800b97e:	69fa      	ldr	r2, [r7, #28]
 800b980:	4613      	mov	r3, r2
 800b982:	00db      	lsls	r3, r3, #3
 800b984:	4413      	add	r3, r2
 800b986:	009b      	lsls	r3, r3, #2
 800b988:	461a      	mov	r2, r3
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	4413      	add	r3, r2
 800b98e:	699a      	ldr	r2, [r3, #24]
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	4916      	ldr	r1, [pc, #88]	@ (800b9ec <vTaskGetRunTimeStats+0x100>)
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f002 fb63 	bl	800e060 <siprintf>
 800b99a:	e00d      	b.n	800b9b8 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800b99c:	69fa      	ldr	r2, [r7, #28]
 800b99e:	4613      	mov	r3, r2
 800b9a0:	00db      	lsls	r3, r3, #3
 800b9a2:	4413      	add	r3, r2
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	461a      	mov	r2, r3
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	4413      	add	r3, r2
 800b9ac:	699b      	ldr	r3, [r3, #24]
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	490f      	ldr	r1, [pc, #60]	@ (800b9f0 <vTaskGetRunTimeStats+0x104>)
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f002 fb54 	bl	800e060 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f7f4 fc91 	bl	80002e0 <strlen>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4413      	add	r3, r2
 800b9c4:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 800b9c6:	69fb      	ldr	r3, [r7, #28]
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	61fb      	str	r3, [r7, #28]
 800b9cc:	69fa      	ldr	r2, [r7, #28]
 800b9ce:	69bb      	ldr	r3, [r7, #24]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d3b6      	bcc.n	800b942 <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800b9d4:	6978      	ldr	r0, [r7, #20]
 800b9d6:	f000 fcef 	bl	800c3b8 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b9da:	bf00      	nop
 800b9dc:	3720      	adds	r7, #32
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	20000aa4 	.word	0x20000aa4
 800b9e8:	51eb851f 	.word	0x51eb851f
 800b9ec:	080109d0 	.word	0x080109d0
 800b9f0:	080109dc 	.word	0x080109dc

0800b9f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b9f4:	b480      	push	{r7}
 800b9f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b9f8:	4b07      	ldr	r3, [pc, #28]	@ (800ba18 <pvTaskIncrementMutexHeldCount+0x24>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d004      	beq.n	800ba0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ba00:	4b05      	ldr	r3, [pc, #20]	@ (800ba18 <pvTaskIncrementMutexHeldCount+0x24>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ba06:	3201      	adds	r2, #1
 800ba08:	661a      	str	r2, [r3, #96]	@ 0x60
		}

		return pxCurrentTCB;
 800ba0a:	4b03      	ldr	r3, [pc, #12]	@ (800ba18 <pvTaskIncrementMutexHeldCount+0x24>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
	}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr
 800ba18:	200009a4 	.word	0x200009a4

0800ba1c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b086      	sub	sp, #24
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	607a      	str	r2, [r7, #4]
 800ba28:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800ba2a:	f000 fad5 	bl	800bfd8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800ba2e:	4b29      	ldr	r3, [pc, #164]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	2b02      	cmp	r3, #2
 800ba3a:	d01c      	beq.n	800ba76 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800ba3c:	4b25      	ldr	r3, [pc, #148]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	f8d3 10b4 	ldr.w	r1, [r3, #180]	@ 0xb4
 800ba44:	68fa      	ldr	r2, [r7, #12]
 800ba46:	43d2      	mvns	r2, r2
 800ba48:	400a      	ands	r2, r1
 800ba4a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800ba4e:	4b21      	ldr	r3, [pc, #132]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d00b      	beq.n	800ba76 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba5e:	2101      	movs	r1, #1
 800ba60:	6838      	ldr	r0, [r7, #0]
 800ba62:	f000 f923 	bl	800bcac <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800ba66:	4b1c      	ldr	r3, [pc, #112]	@ (800bad8 <xTaskNotifyWait+0xbc>)
 800ba68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba6c:	601a      	str	r2, [r3, #0]
 800ba6e:	f3bf 8f4f 	dsb	sy
 800ba72:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ba76:	f000 fae1 	bl	800c03c <vPortExitCritical>

		taskENTER_CRITICAL();
 800ba7a:	f000 faad 	bl	800bfd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d005      	beq.n	800ba90 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800ba84:	4b13      	ldr	r3, [pc, #76]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800ba90:	4b10      	ldr	r3, [pc, #64]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	2b02      	cmp	r3, #2
 800ba9c:	d002      	beq.n	800baa4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	617b      	str	r3, [r7, #20]
 800baa2:	e00a      	b.n	800baba <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800baa4:	4b0b      	ldr	r3, [pc, #44]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	@ 0xb4
 800baac:	68ba      	ldr	r2, [r7, #8]
 800baae:	43d2      	mvns	r2, r2
 800bab0:	400a      	ands	r2, r1
 800bab2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
				xReturn = pdTRUE;
 800bab6:	2301      	movs	r3, #1
 800bab8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800baba:	4b06      	ldr	r3, [pc, #24]	@ (800bad4 <xTaskNotifyWait+0xb8>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2200      	movs	r2, #0
 800bac0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
		}
		taskEXIT_CRITICAL();
 800bac4:	f000 faba 	bl	800c03c <vPortExitCritical>

		return xReturn;
 800bac8:	697b      	ldr	r3, [r7, #20]
	}
 800baca:	4618      	mov	r0, r3
 800bacc:	3718      	adds	r7, #24
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	200009a4 	.word	0x200009a4
 800bad8:	e000ed04 	.word	0xe000ed04

0800badc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800badc:	b580      	push	{r7, lr}
 800bade:	b08a      	sub	sp, #40	@ 0x28
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	603b      	str	r3, [r7, #0]
 800bae8:	4613      	mov	r3, r2
 800baea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800baec:	2301      	movs	r3, #1
 800baee:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d10b      	bne.n	800bb0e <xTaskGenericNotify+0x32>
	__asm volatile
 800baf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bafa:	f383 8811 	msr	BASEPRI, r3
 800bafe:	f3bf 8f6f 	isb	sy
 800bb02:	f3bf 8f4f 	dsb	sy
 800bb06:	61bb      	str	r3, [r7, #24]
}
 800bb08:	bf00      	nop
 800bb0a:	bf00      	nop
 800bb0c:	e7fd      	b.n	800bb0a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800bb12:	f000 fa61 	bl	800bfd8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d004      	beq.n	800bb26 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bb1c:	6a3b      	ldr	r3, [r7, #32]
 800bb1e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bb26:	6a3b      	ldr	r3, [r7, #32]
 800bb28:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800bb2c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bb2e:	6a3b      	ldr	r3, [r7, #32]
 800bb30:	2202      	movs	r2, #2
 800bb32:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

			switch( eAction )
 800bb36:	79fb      	ldrb	r3, [r7, #7]
 800bb38:	2b04      	cmp	r3, #4
 800bb3a:	d82e      	bhi.n	800bb9a <xTaskGenericNotify+0xbe>
 800bb3c:	a201      	add	r2, pc, #4	@ (adr r2, 800bb44 <xTaskGenericNotify+0x68>)
 800bb3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb42:	bf00      	nop
 800bb44:	0800bbbf 	.word	0x0800bbbf
 800bb48:	0800bb59 	.word	0x0800bb59
 800bb4c:	0800bb6b 	.word	0x0800bb6b
 800bb50:	0800bb7b 	.word	0x0800bb7b
 800bb54:	0800bb85 	.word	0x0800bb85
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bb58:	6a3b      	ldr	r3, [r7, #32]
 800bb5a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	431a      	orrs	r2, r3
 800bb62:	6a3b      	ldr	r3, [r7, #32]
 800bb64:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					break;
 800bb68:	e02c      	b.n	800bbc4 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bb6a:	6a3b      	ldr	r3, [r7, #32]
 800bb6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb70:	1c5a      	adds	r2, r3, #1
 800bb72:	6a3b      	ldr	r3, [r7, #32]
 800bb74:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					break;
 800bb78:	e024      	b.n	800bbc4 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bb7a:	6a3b      	ldr	r3, [r7, #32]
 800bb7c:	68ba      	ldr	r2, [r7, #8]
 800bb7e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					break;
 800bb82:	e01f      	b.n	800bbc4 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bb84:	7ffb      	ldrb	r3, [r7, #31]
 800bb86:	2b02      	cmp	r3, #2
 800bb88:	d004      	beq.n	800bb94 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bb8a:	6a3b      	ldr	r3, [r7, #32]
 800bb8c:	68ba      	ldr	r2, [r7, #8]
 800bb8e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bb92:	e017      	b.n	800bbc4 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800bb94:	2300      	movs	r3, #0
 800bb96:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800bb98:	e014      	b.n	800bbc4 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800bb9a:	6a3b      	ldr	r3, [r7, #32]
 800bb9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bba4:	d00d      	beq.n	800bbc2 <xTaskGenericNotify+0xe6>
	__asm volatile
 800bba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbaa:	f383 8811 	msr	BASEPRI, r3
 800bbae:	f3bf 8f6f 	isb	sy
 800bbb2:	f3bf 8f4f 	dsb	sy
 800bbb6:	617b      	str	r3, [r7, #20]
}
 800bbb8:	bf00      	nop
 800bbba:	bf00      	nop
 800bbbc:	e7fd      	b.n	800bbba <xTaskGenericNotify+0xde>
					break;
 800bbbe:	bf00      	nop
 800bbc0:	e000      	b.n	800bbc4 <xTaskGenericNotify+0xe8>

					break;
 800bbc2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bbc4:	7ffb      	ldrb	r3, [r7, #31]
 800bbc6:	2b01      	cmp	r3, #1
 800bbc8:	d13a      	bne.n	800bc40 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbca:	6a3b      	ldr	r3, [r7, #32]
 800bbcc:	3304      	adds	r3, #4
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7fd fa8a 	bl	80090e8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800bbd4:	6a3b      	ldr	r3, [r7, #32]
 800bbd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd8:	2201      	movs	r2, #1
 800bbda:	409a      	lsls	r2, r3
 800bbdc:	4b1c      	ldr	r3, [pc, #112]	@ (800bc50 <xTaskGenericNotify+0x174>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	4a1b      	ldr	r2, [pc, #108]	@ (800bc50 <xTaskGenericNotify+0x174>)
 800bbe4:	6013      	str	r3, [r2, #0]
 800bbe6:	6a3b      	ldr	r3, [r7, #32]
 800bbe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbea:	4613      	mov	r3, r2
 800bbec:	009b      	lsls	r3, r3, #2
 800bbee:	4413      	add	r3, r2
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	4a18      	ldr	r2, [pc, #96]	@ (800bc54 <xTaskGenericNotify+0x178>)
 800bbf4:	441a      	add	r2, r3
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	3304      	adds	r3, #4
 800bbfa:	4619      	mov	r1, r3
 800bbfc:	4610      	mov	r0, r2
 800bbfe:	f7fd fa16 	bl	800902e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bc02:	6a3b      	ldr	r3, [r7, #32]
 800bc04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00b      	beq.n	800bc22 <xTaskGenericNotify+0x146>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	613b      	str	r3, [r7, #16]
}
 800bc1c:	bf00      	nop
 800bc1e:	bf00      	nop
 800bc20:	e7fd      	b.n	800bc1e <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bc22:	6a3b      	ldr	r3, [r7, #32]
 800bc24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc26:	4b0c      	ldr	r3, [pc, #48]	@ (800bc58 <xTaskGenericNotify+0x17c>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d907      	bls.n	800bc40 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800bc30:	4b0a      	ldr	r3, [pc, #40]	@ (800bc5c <xTaskGenericNotify+0x180>)
 800bc32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc36:	601a      	str	r2, [r3, #0]
 800bc38:	f3bf 8f4f 	dsb	sy
 800bc3c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bc40:	f000 f9fc 	bl	800c03c <vPortExitCritical>

		return xReturn;
 800bc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3728      	adds	r7, #40	@ 0x28
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	bf00      	nop
 800bc50:	20000aac 	.word	0x20000aac
 800bc54:	200009a8 	.word	0x200009a8
 800bc58:	200009a4 	.word	0x200009a4
 800bc5c:	e000ed04 	.word	0xe000ed04

0800bc60 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b084      	sub	sp, #16
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d102      	bne.n	800bc74 <xTaskNotifyStateClear+0x14>
 800bc6e:	4b0e      	ldr	r3, [pc, #56]	@ (800bca8 <xTaskNotifyStateClear+0x48>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	e000      	b.n	800bc76 <xTaskNotifyStateClear+0x16>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800bc78:	f000 f9ae 	bl	800bfd8 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800bc82:	b2db      	uxtb	r3, r3
 800bc84:	2b02      	cmp	r3, #2
 800bc86:	d106      	bne.n	800bc96 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
				xReturn = pdPASS;
 800bc90:	2301      	movs	r3, #1
 800bc92:	60fb      	str	r3, [r7, #12]
 800bc94:	e001      	b.n	800bc9a <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800bc96:	2300      	movs	r3, #0
 800bc98:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800bc9a:	f000 f9cf 	bl	800c03c <vPortExitCritical>

		return xReturn;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
	}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	200009a4 	.word	0x200009a4

0800bcac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
 800bcb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bcb6:	4b29      	ldr	r3, [pc, #164]	@ (800bd5c <prvAddCurrentTaskToDelayedList+0xb0>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bcbc:	4b28      	ldr	r3, [pc, #160]	@ (800bd60 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	3304      	adds	r3, #4
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f7fd fa10 	bl	80090e8 <uxListRemove>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d10b      	bne.n	800bce6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bcce:	4b24      	ldr	r3, [pc, #144]	@ (800bd60 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	fa02 f303 	lsl.w	r3, r2, r3
 800bcda:	43da      	mvns	r2, r3
 800bcdc:	4b21      	ldr	r3, [pc, #132]	@ (800bd64 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4013      	ands	r3, r2
 800bce2:	4a20      	ldr	r2, [pc, #128]	@ (800bd64 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bce4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcec:	d10a      	bne.n	800bd04 <prvAddCurrentTaskToDelayedList+0x58>
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d007      	beq.n	800bd04 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bcf4:	4b1a      	ldr	r3, [pc, #104]	@ (800bd60 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	3304      	adds	r3, #4
 800bcfa:	4619      	mov	r1, r3
 800bcfc:	481a      	ldr	r0, [pc, #104]	@ (800bd68 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bcfe:	f7fd f996 	bl	800902e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bd02:	e026      	b.n	800bd52 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bd04:	68fa      	ldr	r2, [r7, #12]
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	4413      	add	r3, r2
 800bd0a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bd0c:	4b14      	ldr	r3, [pc, #80]	@ (800bd60 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	68ba      	ldr	r2, [r7, #8]
 800bd12:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bd14:	68ba      	ldr	r2, [r7, #8]
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d209      	bcs.n	800bd30 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bd1c:	4b13      	ldr	r3, [pc, #76]	@ (800bd6c <prvAddCurrentTaskToDelayedList+0xc0>)
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	4b0f      	ldr	r3, [pc, #60]	@ (800bd60 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	3304      	adds	r3, #4
 800bd26:	4619      	mov	r1, r3
 800bd28:	4610      	mov	r0, r2
 800bd2a:	f7fd f9a4 	bl	8009076 <vListInsert>
}
 800bd2e:	e010      	b.n	800bd52 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bd30:	4b0f      	ldr	r3, [pc, #60]	@ (800bd70 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	4b0a      	ldr	r3, [pc, #40]	@ (800bd60 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	3304      	adds	r3, #4
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	4610      	mov	r0, r2
 800bd3e:	f7fd f99a 	bl	8009076 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bd42:	4b0c      	ldr	r3, [pc, #48]	@ (800bd74 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	68ba      	ldr	r2, [r7, #8]
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d202      	bcs.n	800bd52 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bd4c:	4a09      	ldr	r2, [pc, #36]	@ (800bd74 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	6013      	str	r3, [r2, #0]
}
 800bd52:	bf00      	nop
 800bd54:	3710      	adds	r7, #16
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bd80      	pop	{r7, pc}
 800bd5a:	bf00      	nop
 800bd5c:	20000aa8 	.word	0x20000aa8
 800bd60:	200009a4 	.word	0x200009a4
 800bd64:	20000aac 	.word	0x20000aac
 800bd68:	20000a90 	.word	0x20000a90
 800bd6c:	20000a60 	.word	0x20000a60
 800bd70:	20000a5c 	.word	0x20000a5c
 800bd74:	20000ac4 	.word	0x20000ac4

0800bd78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bd78:	b480      	push	{r7}
 800bd7a:	b085      	sub	sp, #20
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	60f8      	str	r0, [r7, #12]
 800bd80:	60b9      	str	r1, [r7, #8]
 800bd82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	3b04      	subs	r3, #4
 800bd88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bd90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	3b04      	subs	r3, #4
 800bd96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bd98:	68bb      	ldr	r3, [r7, #8]
 800bd9a:	f023 0201 	bic.w	r2, r3, #1
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	3b04      	subs	r3, #4
 800bda6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bda8:	4a0c      	ldr	r2, [pc, #48]	@ (800bddc <pxPortInitialiseStack+0x64>)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	3b14      	subs	r3, #20
 800bdb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bdb4:	687a      	ldr	r2, [r7, #4]
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	3b04      	subs	r3, #4
 800bdbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f06f 0202 	mvn.w	r2, #2
 800bdc6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	3b20      	subs	r3, #32
 800bdcc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bdce:	68fb      	ldr	r3, [r7, #12]
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3714      	adds	r7, #20
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdda:	4770      	bx	lr
 800bddc:	0800bde1 	.word	0x0800bde1

0800bde0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bde6:	2300      	movs	r3, #0
 800bde8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bdea:	4b13      	ldr	r3, [pc, #76]	@ (800be38 <prvTaskExitError+0x58>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdf2:	d00b      	beq.n	800be0c <prvTaskExitError+0x2c>
	__asm volatile
 800bdf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdf8:	f383 8811 	msr	BASEPRI, r3
 800bdfc:	f3bf 8f6f 	isb	sy
 800be00:	f3bf 8f4f 	dsb	sy
 800be04:	60fb      	str	r3, [r7, #12]
}
 800be06:	bf00      	nop
 800be08:	bf00      	nop
 800be0a:	e7fd      	b.n	800be08 <prvTaskExitError+0x28>
	__asm volatile
 800be0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be10:	f383 8811 	msr	BASEPRI, r3
 800be14:	f3bf 8f6f 	isb	sy
 800be18:	f3bf 8f4f 	dsb	sy
 800be1c:	60bb      	str	r3, [r7, #8]
}
 800be1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800be20:	bf00      	nop
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d0fc      	beq.n	800be22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800be28:	bf00      	nop
 800be2a:	bf00      	nop
 800be2c:	3714      	adds	r7, #20
 800be2e:	46bd      	mov	sp, r7
 800be30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be34:	4770      	bx	lr
 800be36:	bf00      	nop
 800be38:	2000041c 	.word	0x2000041c
 800be3c:	00000000 	.word	0x00000000

0800be40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800be40:	4b07      	ldr	r3, [pc, #28]	@ (800be60 <pxCurrentTCBConst2>)
 800be42:	6819      	ldr	r1, [r3, #0]
 800be44:	6808      	ldr	r0, [r1, #0]
 800be46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4a:	f380 8809 	msr	PSP, r0
 800be4e:	f3bf 8f6f 	isb	sy
 800be52:	f04f 0000 	mov.w	r0, #0
 800be56:	f380 8811 	msr	BASEPRI, r0
 800be5a:	4770      	bx	lr
 800be5c:	f3af 8000 	nop.w

0800be60 <pxCurrentTCBConst2>:
 800be60:	200009a4 	.word	0x200009a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800be64:	bf00      	nop
 800be66:	bf00      	nop

0800be68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800be68:	4808      	ldr	r0, [pc, #32]	@ (800be8c <prvPortStartFirstTask+0x24>)
 800be6a:	6800      	ldr	r0, [r0, #0]
 800be6c:	6800      	ldr	r0, [r0, #0]
 800be6e:	f380 8808 	msr	MSP, r0
 800be72:	f04f 0000 	mov.w	r0, #0
 800be76:	f380 8814 	msr	CONTROL, r0
 800be7a:	b662      	cpsie	i
 800be7c:	b661      	cpsie	f
 800be7e:	f3bf 8f4f 	dsb	sy
 800be82:	f3bf 8f6f 	isb	sy
 800be86:	df00      	svc	0
 800be88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800be8a:	bf00      	nop
 800be8c:	e000ed08 	.word	0xe000ed08

0800be90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b086      	sub	sp, #24
 800be94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800be96:	4b47      	ldr	r3, [pc, #284]	@ (800bfb4 <xPortStartScheduler+0x124>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4a47      	ldr	r2, [pc, #284]	@ (800bfb8 <xPortStartScheduler+0x128>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d10b      	bne.n	800beb8 <xPortStartScheduler+0x28>
	__asm volatile
 800bea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea4:	f383 8811 	msr	BASEPRI, r3
 800bea8:	f3bf 8f6f 	isb	sy
 800beac:	f3bf 8f4f 	dsb	sy
 800beb0:	613b      	str	r3, [r7, #16]
}
 800beb2:	bf00      	nop
 800beb4:	bf00      	nop
 800beb6:	e7fd      	b.n	800beb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800beb8:	4b3e      	ldr	r3, [pc, #248]	@ (800bfb4 <xPortStartScheduler+0x124>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	4a3f      	ldr	r2, [pc, #252]	@ (800bfbc <xPortStartScheduler+0x12c>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d10b      	bne.n	800beda <xPortStartScheduler+0x4a>
	__asm volatile
 800bec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec6:	f383 8811 	msr	BASEPRI, r3
 800beca:	f3bf 8f6f 	isb	sy
 800bece:	f3bf 8f4f 	dsb	sy
 800bed2:	60fb      	str	r3, [r7, #12]
}
 800bed4:	bf00      	nop
 800bed6:	bf00      	nop
 800bed8:	e7fd      	b.n	800bed6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800beda:	4b39      	ldr	r3, [pc, #228]	@ (800bfc0 <xPortStartScheduler+0x130>)
 800bedc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	b2db      	uxtb	r3, r3
 800bee4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	22ff      	movs	r2, #255	@ 0xff
 800beea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	781b      	ldrb	r3, [r3, #0]
 800bef0:	b2db      	uxtb	r3, r3
 800bef2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bef4:	78fb      	ldrb	r3, [r7, #3]
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800befc:	b2da      	uxtb	r2, r3
 800befe:	4b31      	ldr	r3, [pc, #196]	@ (800bfc4 <xPortStartScheduler+0x134>)
 800bf00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bf02:	4b31      	ldr	r3, [pc, #196]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf04:	2207      	movs	r2, #7
 800bf06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bf08:	e009      	b.n	800bf1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bf0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	4a2d      	ldr	r2, [pc, #180]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bf14:	78fb      	ldrb	r3, [r7, #3]
 800bf16:	b2db      	uxtb	r3, r3
 800bf18:	005b      	lsls	r3, r3, #1
 800bf1a:	b2db      	uxtb	r3, r3
 800bf1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bf1e:	78fb      	ldrb	r3, [r7, #3]
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf26:	2b80      	cmp	r3, #128	@ 0x80
 800bf28:	d0ef      	beq.n	800bf0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bf2a:	4b27      	ldr	r3, [pc, #156]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f1c3 0307 	rsb	r3, r3, #7
 800bf32:	2b04      	cmp	r3, #4
 800bf34:	d00b      	beq.n	800bf4e <xPortStartScheduler+0xbe>
	__asm volatile
 800bf36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf3a:	f383 8811 	msr	BASEPRI, r3
 800bf3e:	f3bf 8f6f 	isb	sy
 800bf42:	f3bf 8f4f 	dsb	sy
 800bf46:	60bb      	str	r3, [r7, #8]
}
 800bf48:	bf00      	nop
 800bf4a:	bf00      	nop
 800bf4c:	e7fd      	b.n	800bf4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bf4e:	4b1e      	ldr	r3, [pc, #120]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	021b      	lsls	r3, r3, #8
 800bf54:	4a1c      	ldr	r2, [pc, #112]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bf58:	4b1b      	ldr	r3, [pc, #108]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bf60:	4a19      	ldr	r2, [pc, #100]	@ (800bfc8 <xPortStartScheduler+0x138>)
 800bf62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	b2da      	uxtb	r2, r3
 800bf68:	697b      	ldr	r3, [r7, #20]
 800bf6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bf6c:	4b17      	ldr	r3, [pc, #92]	@ (800bfcc <xPortStartScheduler+0x13c>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	4a16      	ldr	r2, [pc, #88]	@ (800bfcc <xPortStartScheduler+0x13c>)
 800bf72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bf76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bf78:	4b14      	ldr	r3, [pc, #80]	@ (800bfcc <xPortStartScheduler+0x13c>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a13      	ldr	r2, [pc, #76]	@ (800bfcc <xPortStartScheduler+0x13c>)
 800bf7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bf82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bf84:	f000 f8da 	bl	800c13c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bf88:	4b11      	ldr	r3, [pc, #68]	@ (800bfd0 <xPortStartScheduler+0x140>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bf8e:	f000 f8f9 	bl	800c184 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bf92:	4b10      	ldr	r3, [pc, #64]	@ (800bfd4 <xPortStartScheduler+0x144>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4a0f      	ldr	r2, [pc, #60]	@ (800bfd4 <xPortStartScheduler+0x144>)
 800bf98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bf9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bf9e:	f7ff ff63 	bl	800be68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bfa2:	f7fe fee5 	bl	800ad70 <vTaskSwitchContext>
	prvTaskExitError();
 800bfa6:	f7ff ff1b 	bl	800bde0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bfaa:	2300      	movs	r3, #0
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3718      	adds	r7, #24
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}
 800bfb4:	e000ed00 	.word	0xe000ed00
 800bfb8:	410fc271 	.word	0x410fc271
 800bfbc:	410fc270 	.word	0x410fc270
 800bfc0:	e000e400 	.word	0xe000e400
 800bfc4:	20000ad8 	.word	0x20000ad8
 800bfc8:	20000adc 	.word	0x20000adc
 800bfcc:	e000ed20 	.word	0xe000ed20
 800bfd0:	2000041c 	.word	0x2000041c
 800bfd4:	e000ef34 	.word	0xe000ef34

0800bfd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b083      	sub	sp, #12
 800bfdc:	af00      	add	r7, sp, #0
	__asm volatile
 800bfde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe2:	f383 8811 	msr	BASEPRI, r3
 800bfe6:	f3bf 8f6f 	isb	sy
 800bfea:	f3bf 8f4f 	dsb	sy
 800bfee:	607b      	str	r3, [r7, #4]
}
 800bff0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bff2:	4b10      	ldr	r3, [pc, #64]	@ (800c034 <vPortEnterCritical+0x5c>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	3301      	adds	r3, #1
 800bff8:	4a0e      	ldr	r2, [pc, #56]	@ (800c034 <vPortEnterCritical+0x5c>)
 800bffa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bffc:	4b0d      	ldr	r3, [pc, #52]	@ (800c034 <vPortEnterCritical+0x5c>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2b01      	cmp	r3, #1
 800c002:	d110      	bne.n	800c026 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c004:	4b0c      	ldr	r3, [pc, #48]	@ (800c038 <vPortEnterCritical+0x60>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d00b      	beq.n	800c026 <vPortEnterCritical+0x4e>
	__asm volatile
 800c00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c012:	f383 8811 	msr	BASEPRI, r3
 800c016:	f3bf 8f6f 	isb	sy
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	603b      	str	r3, [r7, #0]
}
 800c020:	bf00      	nop
 800c022:	bf00      	nop
 800c024:	e7fd      	b.n	800c022 <vPortEnterCritical+0x4a>
	}
}
 800c026:	bf00      	nop
 800c028:	370c      	adds	r7, #12
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr
 800c032:	bf00      	nop
 800c034:	2000041c 	.word	0x2000041c
 800c038:	e000ed04 	.word	0xe000ed04

0800c03c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c042:	4b12      	ldr	r3, [pc, #72]	@ (800c08c <vPortExitCritical+0x50>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d10b      	bne.n	800c062 <vPortExitCritical+0x26>
	__asm volatile
 800c04a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c04e:	f383 8811 	msr	BASEPRI, r3
 800c052:	f3bf 8f6f 	isb	sy
 800c056:	f3bf 8f4f 	dsb	sy
 800c05a:	607b      	str	r3, [r7, #4]
}
 800c05c:	bf00      	nop
 800c05e:	bf00      	nop
 800c060:	e7fd      	b.n	800c05e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c062:	4b0a      	ldr	r3, [pc, #40]	@ (800c08c <vPortExitCritical+0x50>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	3b01      	subs	r3, #1
 800c068:	4a08      	ldr	r2, [pc, #32]	@ (800c08c <vPortExitCritical+0x50>)
 800c06a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c06c:	4b07      	ldr	r3, [pc, #28]	@ (800c08c <vPortExitCritical+0x50>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d105      	bne.n	800c080 <vPortExitCritical+0x44>
 800c074:	2300      	movs	r3, #0
 800c076:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	f383 8811 	msr	BASEPRI, r3
}
 800c07e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c080:	bf00      	nop
 800c082:	370c      	adds	r7, #12
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr
 800c08c:	2000041c 	.word	0x2000041c

0800c090 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c090:	f3ef 8009 	mrs	r0, PSP
 800c094:	f3bf 8f6f 	isb	sy
 800c098:	4b15      	ldr	r3, [pc, #84]	@ (800c0f0 <pxCurrentTCBConst>)
 800c09a:	681a      	ldr	r2, [r3, #0]
 800c09c:	f01e 0f10 	tst.w	lr, #16
 800c0a0:	bf08      	it	eq
 800c0a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c0a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0aa:	6010      	str	r0, [r2, #0]
 800c0ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c0b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c0b4:	f380 8811 	msr	BASEPRI, r0
 800c0b8:	f3bf 8f4f 	dsb	sy
 800c0bc:	f3bf 8f6f 	isb	sy
 800c0c0:	f7fe fe56 	bl	800ad70 <vTaskSwitchContext>
 800c0c4:	f04f 0000 	mov.w	r0, #0
 800c0c8:	f380 8811 	msr	BASEPRI, r0
 800c0cc:	bc09      	pop	{r0, r3}
 800c0ce:	6819      	ldr	r1, [r3, #0]
 800c0d0:	6808      	ldr	r0, [r1, #0]
 800c0d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d6:	f01e 0f10 	tst.w	lr, #16
 800c0da:	bf08      	it	eq
 800c0dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c0e0:	f380 8809 	msr	PSP, r0
 800c0e4:	f3bf 8f6f 	isb	sy
 800c0e8:	4770      	bx	lr
 800c0ea:	bf00      	nop
 800c0ec:	f3af 8000 	nop.w

0800c0f0 <pxCurrentTCBConst>:
 800c0f0:	200009a4 	.word	0x200009a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c0f4:	bf00      	nop
 800c0f6:	bf00      	nop

0800c0f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
	__asm volatile
 800c0fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c102:	f383 8811 	msr	BASEPRI, r3
 800c106:	f3bf 8f6f 	isb	sy
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	607b      	str	r3, [r7, #4]
}
 800c110:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c112:	f7fe fd73 	bl	800abfc <xTaskIncrementTick>
 800c116:	4603      	mov	r3, r0
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d003      	beq.n	800c124 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c11c:	4b06      	ldr	r3, [pc, #24]	@ (800c138 <SysTick_Handler+0x40>)
 800c11e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c122:	601a      	str	r2, [r3, #0]
 800c124:	2300      	movs	r3, #0
 800c126:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	f383 8811 	msr	BASEPRI, r3
}
 800c12e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c130:	bf00      	nop
 800c132:	3708      	adds	r7, #8
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}
 800c138:	e000ed04 	.word	0xe000ed04

0800c13c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c13c:	b480      	push	{r7}
 800c13e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c140:	4b0b      	ldr	r3, [pc, #44]	@ (800c170 <vPortSetupTimerInterrupt+0x34>)
 800c142:	2200      	movs	r2, #0
 800c144:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c146:	4b0b      	ldr	r3, [pc, #44]	@ (800c174 <vPortSetupTimerInterrupt+0x38>)
 800c148:	2200      	movs	r2, #0
 800c14a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c14c:	4b0a      	ldr	r3, [pc, #40]	@ (800c178 <vPortSetupTimerInterrupt+0x3c>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4a0a      	ldr	r2, [pc, #40]	@ (800c17c <vPortSetupTimerInterrupt+0x40>)
 800c152:	fba2 2303 	umull	r2, r3, r2, r3
 800c156:	099b      	lsrs	r3, r3, #6
 800c158:	4a09      	ldr	r2, [pc, #36]	@ (800c180 <vPortSetupTimerInterrupt+0x44>)
 800c15a:	3b01      	subs	r3, #1
 800c15c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c15e:	4b04      	ldr	r3, [pc, #16]	@ (800c170 <vPortSetupTimerInterrupt+0x34>)
 800c160:	2207      	movs	r2, #7
 800c162:	601a      	str	r2, [r3, #0]
}
 800c164:	bf00      	nop
 800c166:	46bd      	mov	sp, r7
 800c168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16c:	4770      	bx	lr
 800c16e:	bf00      	nop
 800c170:	e000e010 	.word	0xe000e010
 800c174:	e000e018 	.word	0xe000e018
 800c178:	20000410 	.word	0x20000410
 800c17c:	10624dd3 	.word	0x10624dd3
 800c180:	e000e014 	.word	0xe000e014

0800c184 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c184:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c194 <vPortEnableVFP+0x10>
 800c188:	6801      	ldr	r1, [r0, #0]
 800c18a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c18e:	6001      	str	r1, [r0, #0]
 800c190:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c192:	bf00      	nop
 800c194:	e000ed88 	.word	0xe000ed88

0800c198 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c19e:	f3ef 8305 	mrs	r3, IPSR
 800c1a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2b0f      	cmp	r3, #15
 800c1a8:	d915      	bls.n	800c1d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c1aa:	4a18      	ldr	r2, [pc, #96]	@ (800c20c <vPortValidateInterruptPriority+0x74>)
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	4413      	add	r3, r2
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c1b4:	4b16      	ldr	r3, [pc, #88]	@ (800c210 <vPortValidateInterruptPriority+0x78>)
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	7afa      	ldrb	r2, [r7, #11]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d20b      	bcs.n	800c1d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	607b      	str	r3, [r7, #4]
}
 800c1d0:	bf00      	nop
 800c1d2:	bf00      	nop
 800c1d4:	e7fd      	b.n	800c1d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c1d6:	4b0f      	ldr	r3, [pc, #60]	@ (800c214 <vPortValidateInterruptPriority+0x7c>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c1de:	4b0e      	ldr	r3, [pc, #56]	@ (800c218 <vPortValidateInterruptPriority+0x80>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d90b      	bls.n	800c1fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ea:	f383 8811 	msr	BASEPRI, r3
 800c1ee:	f3bf 8f6f 	isb	sy
 800c1f2:	f3bf 8f4f 	dsb	sy
 800c1f6:	603b      	str	r3, [r7, #0]
}
 800c1f8:	bf00      	nop
 800c1fa:	bf00      	nop
 800c1fc:	e7fd      	b.n	800c1fa <vPortValidateInterruptPriority+0x62>
	}
 800c1fe:	bf00      	nop
 800c200:	3714      	adds	r7, #20
 800c202:	46bd      	mov	sp, r7
 800c204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c208:	4770      	bx	lr
 800c20a:	bf00      	nop
 800c20c:	e000e3f0 	.word	0xe000e3f0
 800c210:	20000ad8 	.word	0x20000ad8
 800c214:	e000ed0c 	.word	0xe000ed0c
 800c218:	20000adc 	.word	0x20000adc

0800c21c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b08a      	sub	sp, #40	@ 0x28
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c224:	2300      	movs	r3, #0
 800c226:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c228:	f7fe fbac 	bl	800a984 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c22c:	4b5c      	ldr	r3, [pc, #368]	@ (800c3a0 <pvPortMalloc+0x184>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d101      	bne.n	800c238 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c234:	f000 f924 	bl	800c480 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c238:	4b5a      	ldr	r3, [pc, #360]	@ (800c3a4 <pvPortMalloc+0x188>)
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	4013      	ands	r3, r2
 800c240:	2b00      	cmp	r3, #0
 800c242:	f040 8095 	bne.w	800c370 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d01e      	beq.n	800c28a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c24c:	2208      	movs	r2, #8
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	4413      	add	r3, r2
 800c252:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f003 0307 	and.w	r3, r3, #7
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d015      	beq.n	800c28a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f023 0307 	bic.w	r3, r3, #7
 800c264:	3308      	adds	r3, #8
 800c266:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f003 0307 	and.w	r3, r3, #7
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00b      	beq.n	800c28a <pvPortMalloc+0x6e>
	__asm volatile
 800c272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c276:	f383 8811 	msr	BASEPRI, r3
 800c27a:	f3bf 8f6f 	isb	sy
 800c27e:	f3bf 8f4f 	dsb	sy
 800c282:	617b      	str	r3, [r7, #20]
}
 800c284:	bf00      	nop
 800c286:	bf00      	nop
 800c288:	e7fd      	b.n	800c286 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d06f      	beq.n	800c370 <pvPortMalloc+0x154>
 800c290:	4b45      	ldr	r3, [pc, #276]	@ (800c3a8 <pvPortMalloc+0x18c>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	687a      	ldr	r2, [r7, #4]
 800c296:	429a      	cmp	r2, r3
 800c298:	d86a      	bhi.n	800c370 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c29a:	4b44      	ldr	r3, [pc, #272]	@ (800c3ac <pvPortMalloc+0x190>)
 800c29c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c29e:	4b43      	ldr	r3, [pc, #268]	@ (800c3ac <pvPortMalloc+0x190>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c2a4:	e004      	b.n	800c2b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b2:	685b      	ldr	r3, [r3, #4]
 800c2b4:	687a      	ldr	r2, [r7, #4]
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d903      	bls.n	800c2c2 <pvPortMalloc+0xa6>
 800c2ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d1f1      	bne.n	800c2a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c2c2:	4b37      	ldr	r3, [pc, #220]	@ (800c3a0 <pvPortMalloc+0x184>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d051      	beq.n	800c370 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c2cc:	6a3b      	ldr	r3, [r7, #32]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2208      	movs	r2, #8
 800c2d2:	4413      	add	r3, r2
 800c2d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	6a3b      	ldr	r3, [r7, #32]
 800c2dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e0:	685a      	ldr	r2, [r3, #4]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	1ad2      	subs	r2, r2, r3
 800c2e6:	2308      	movs	r3, #8
 800c2e8:	005b      	lsls	r3, r3, #1
 800c2ea:	429a      	cmp	r2, r3
 800c2ec:	d920      	bls.n	800c330 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c2ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	4413      	add	r3, r2
 800c2f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c2f6:	69bb      	ldr	r3, [r7, #24]
 800c2f8:	f003 0307 	and.w	r3, r3, #7
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00b      	beq.n	800c318 <pvPortMalloc+0xfc>
	__asm volatile
 800c300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c304:	f383 8811 	msr	BASEPRI, r3
 800c308:	f3bf 8f6f 	isb	sy
 800c30c:	f3bf 8f4f 	dsb	sy
 800c310:	613b      	str	r3, [r7, #16]
}
 800c312:	bf00      	nop
 800c314:	bf00      	nop
 800c316:	e7fd      	b.n	800c314 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c31a:	685a      	ldr	r2, [r3, #4]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	1ad2      	subs	r2, r2, r3
 800c320:	69bb      	ldr	r3, [r7, #24]
 800c322:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c326:	687a      	ldr	r2, [r7, #4]
 800c328:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c32a:	69b8      	ldr	r0, [r7, #24]
 800c32c:	f000 f90a 	bl	800c544 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c330:	4b1d      	ldr	r3, [pc, #116]	@ (800c3a8 <pvPortMalloc+0x18c>)
 800c332:	681a      	ldr	r2, [r3, #0]
 800c334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	1ad3      	subs	r3, r2, r3
 800c33a:	4a1b      	ldr	r2, [pc, #108]	@ (800c3a8 <pvPortMalloc+0x18c>)
 800c33c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c33e:	4b1a      	ldr	r3, [pc, #104]	@ (800c3a8 <pvPortMalloc+0x18c>)
 800c340:	681a      	ldr	r2, [r3, #0]
 800c342:	4b1b      	ldr	r3, [pc, #108]	@ (800c3b0 <pvPortMalloc+0x194>)
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	429a      	cmp	r2, r3
 800c348:	d203      	bcs.n	800c352 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c34a:	4b17      	ldr	r3, [pc, #92]	@ (800c3a8 <pvPortMalloc+0x18c>)
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	4a18      	ldr	r2, [pc, #96]	@ (800c3b0 <pvPortMalloc+0x194>)
 800c350:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c354:	685a      	ldr	r2, [r3, #4]
 800c356:	4b13      	ldr	r3, [pc, #76]	@ (800c3a4 <pvPortMalloc+0x188>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	431a      	orrs	r2, r3
 800c35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c362:	2200      	movs	r2, #0
 800c364:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c366:	4b13      	ldr	r3, [pc, #76]	@ (800c3b4 <pvPortMalloc+0x198>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	3301      	adds	r3, #1
 800c36c:	4a11      	ldr	r2, [pc, #68]	@ (800c3b4 <pvPortMalloc+0x198>)
 800c36e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c370:	f7fe fb16 	bl	800a9a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c374:	69fb      	ldr	r3, [r7, #28]
 800c376:	f003 0307 	and.w	r3, r3, #7
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d00b      	beq.n	800c396 <pvPortMalloc+0x17a>
	__asm volatile
 800c37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c382:	f383 8811 	msr	BASEPRI, r3
 800c386:	f3bf 8f6f 	isb	sy
 800c38a:	f3bf 8f4f 	dsb	sy
 800c38e:	60fb      	str	r3, [r7, #12]
}
 800c390:	bf00      	nop
 800c392:	bf00      	nop
 800c394:	e7fd      	b.n	800c392 <pvPortMalloc+0x176>
	return pvReturn;
 800c396:	69fb      	ldr	r3, [r7, #28]
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3728      	adds	r7, #40	@ 0x28
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}
 800c3a0:	20007848 	.word	0x20007848
 800c3a4:	2000785c 	.word	0x2000785c
 800c3a8:	2000784c 	.word	0x2000784c
 800c3ac:	20007840 	.word	0x20007840
 800c3b0:	20007850 	.word	0x20007850
 800c3b4:	20007854 	.word	0x20007854

0800c3b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b086      	sub	sp, #24
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d04f      	beq.n	800c46a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c3ca:	2308      	movs	r3, #8
 800c3cc:	425b      	negs	r3, r3
 800c3ce:	697a      	ldr	r2, [r7, #20]
 800c3d0:	4413      	add	r3, r2
 800c3d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	685a      	ldr	r2, [r3, #4]
 800c3dc:	4b25      	ldr	r3, [pc, #148]	@ (800c474 <vPortFree+0xbc>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4013      	ands	r3, r2
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10b      	bne.n	800c3fe <vPortFree+0x46>
	__asm volatile
 800c3e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ea:	f383 8811 	msr	BASEPRI, r3
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f3bf 8f4f 	dsb	sy
 800c3f6:	60fb      	str	r3, [r7, #12]
}
 800c3f8:	bf00      	nop
 800c3fa:	bf00      	nop
 800c3fc:	e7fd      	b.n	800c3fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d00b      	beq.n	800c41e <vPortFree+0x66>
	__asm volatile
 800c406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c40a:	f383 8811 	msr	BASEPRI, r3
 800c40e:	f3bf 8f6f 	isb	sy
 800c412:	f3bf 8f4f 	dsb	sy
 800c416:	60bb      	str	r3, [r7, #8]
}
 800c418:	bf00      	nop
 800c41a:	bf00      	nop
 800c41c:	e7fd      	b.n	800c41a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	685a      	ldr	r2, [r3, #4]
 800c422:	4b14      	ldr	r3, [pc, #80]	@ (800c474 <vPortFree+0xbc>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	4013      	ands	r3, r2
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d01e      	beq.n	800c46a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d11a      	bne.n	800c46a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c434:	693b      	ldr	r3, [r7, #16]
 800c436:	685a      	ldr	r2, [r3, #4]
 800c438:	4b0e      	ldr	r3, [pc, #56]	@ (800c474 <vPortFree+0xbc>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	43db      	mvns	r3, r3
 800c43e:	401a      	ands	r2, r3
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c444:	f7fe fa9e 	bl	800a984 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	685a      	ldr	r2, [r3, #4]
 800c44c:	4b0a      	ldr	r3, [pc, #40]	@ (800c478 <vPortFree+0xc0>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4413      	add	r3, r2
 800c452:	4a09      	ldr	r2, [pc, #36]	@ (800c478 <vPortFree+0xc0>)
 800c454:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c456:	6938      	ldr	r0, [r7, #16]
 800c458:	f000 f874 	bl	800c544 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c45c:	4b07      	ldr	r3, [pc, #28]	@ (800c47c <vPortFree+0xc4>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	3301      	adds	r3, #1
 800c462:	4a06      	ldr	r2, [pc, #24]	@ (800c47c <vPortFree+0xc4>)
 800c464:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c466:	f7fe fa9b 	bl	800a9a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c46a:	bf00      	nop
 800c46c:	3718      	adds	r7, #24
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
 800c472:	bf00      	nop
 800c474:	2000785c 	.word	0x2000785c
 800c478:	2000784c 	.word	0x2000784c
 800c47c:	20007858 	.word	0x20007858

0800c480 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c480:	b480      	push	{r7}
 800c482:	b085      	sub	sp, #20
 800c484:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c486:	f646 5360 	movw	r3, #28000	@ 0x6d60
 800c48a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c48c:	4b27      	ldr	r3, [pc, #156]	@ (800c52c <prvHeapInit+0xac>)
 800c48e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	f003 0307 	and.w	r3, r3, #7
 800c496:	2b00      	cmp	r3, #0
 800c498:	d00c      	beq.n	800c4b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	3307      	adds	r3, #7
 800c49e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f023 0307 	bic.w	r3, r3, #7
 800c4a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c4a8:	68ba      	ldr	r2, [r7, #8]
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	1ad3      	subs	r3, r2, r3
 800c4ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c52c <prvHeapInit+0xac>)
 800c4b0:	4413      	add	r3, r2
 800c4b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c530 <prvHeapInit+0xb0>)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c4be:	4b1c      	ldr	r3, [pc, #112]	@ (800c530 <prvHeapInit+0xb0>)
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	68ba      	ldr	r2, [r7, #8]
 800c4c8:	4413      	add	r3, r2
 800c4ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c4cc:	2208      	movs	r2, #8
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	1a9b      	subs	r3, r3, r2
 800c4d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	f023 0307 	bic.w	r3, r3, #7
 800c4da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	4a15      	ldr	r2, [pc, #84]	@ (800c534 <prvHeapInit+0xb4>)
 800c4e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c4e2:	4b14      	ldr	r3, [pc, #80]	@ (800c534 <prvHeapInit+0xb4>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c4ea:	4b12      	ldr	r3, [pc, #72]	@ (800c534 <prvHeapInit+0xb4>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	68fa      	ldr	r2, [r7, #12]
 800c4fa:	1ad2      	subs	r2, r2, r3
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c500:	4b0c      	ldr	r3, [pc, #48]	@ (800c534 <prvHeapInit+0xb4>)
 800c502:	681a      	ldr	r2, [r3, #0]
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	685b      	ldr	r3, [r3, #4]
 800c50c:	4a0a      	ldr	r2, [pc, #40]	@ (800c538 <prvHeapInit+0xb8>)
 800c50e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	4a09      	ldr	r2, [pc, #36]	@ (800c53c <prvHeapInit+0xbc>)
 800c516:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c518:	4b09      	ldr	r3, [pc, #36]	@ (800c540 <prvHeapInit+0xc0>)
 800c51a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c51e:	601a      	str	r2, [r3, #0]
}
 800c520:	bf00      	nop
 800c522:	3714      	adds	r7, #20
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr
 800c52c:	20000ae0 	.word	0x20000ae0
 800c530:	20007840 	.word	0x20007840
 800c534:	20007848 	.word	0x20007848
 800c538:	20007850 	.word	0x20007850
 800c53c:	2000784c 	.word	0x2000784c
 800c540:	2000785c 	.word	0x2000785c

0800c544 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c544:	b480      	push	{r7}
 800c546:	b085      	sub	sp, #20
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c54c:	4b28      	ldr	r3, [pc, #160]	@ (800c5f0 <prvInsertBlockIntoFreeList+0xac>)
 800c54e:	60fb      	str	r3, [r7, #12]
 800c550:	e002      	b.n	800c558 <prvInsertBlockIntoFreeList+0x14>
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	60fb      	str	r3, [r7, #12]
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	687a      	ldr	r2, [r7, #4]
 800c55e:	429a      	cmp	r2, r3
 800c560:	d8f7      	bhi.n	800c552 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	685b      	ldr	r3, [r3, #4]
 800c56a:	68ba      	ldr	r2, [r7, #8]
 800c56c:	4413      	add	r3, r2
 800c56e:	687a      	ldr	r2, [r7, #4]
 800c570:	429a      	cmp	r2, r3
 800c572:	d108      	bne.n	800c586 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	685a      	ldr	r2, [r3, #4]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	685b      	ldr	r3, [r3, #4]
 800c57c:	441a      	add	r2, r3
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	68ba      	ldr	r2, [r7, #8]
 800c590:	441a      	add	r2, r3
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	429a      	cmp	r2, r3
 800c598:	d118      	bne.n	800c5cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	4b15      	ldr	r3, [pc, #84]	@ (800c5f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d00d      	beq.n	800c5c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	685a      	ldr	r2, [r3, #4]
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	685b      	ldr	r3, [r3, #4]
 800c5b0:	441a      	add	r2, r3
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	681a      	ldr	r2, [r3, #0]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	601a      	str	r2, [r3, #0]
 800c5c0:	e008      	b.n	800c5d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c5c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c5f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c5c4:	681a      	ldr	r2, [r3, #0]
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	601a      	str	r2, [r3, #0]
 800c5ca:	e003      	b.n	800c5d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681a      	ldr	r2, [r3, #0]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c5d4:	68fa      	ldr	r2, [r7, #12]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	429a      	cmp	r2, r3
 800c5da:	d002      	beq.n	800c5e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	687a      	ldr	r2, [r7, #4]
 800c5e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c5e2:	bf00      	nop
 800c5e4:	3714      	adds	r7, #20
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ec:	4770      	bx	lr
 800c5ee:	bf00      	nop
 800c5f0:	20007840 	.word	0x20007840
 800c5f4:	20007848 	.word	0x20007848

0800c5f8 <arm_cfft_radix8by2_f32>:
 800c5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5fc:	ed2d 8b08 	vpush	{d8-d11}
 800c600:	4607      	mov	r7, r0
 800c602:	4608      	mov	r0, r1
 800c604:	f8b7 c000 	ldrh.w	ip, [r7]
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800c60e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800c612:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c616:	f000 80b0 	beq.w	800c77a <arm_cfft_radix8by2_f32+0x182>
 800c61a:	008c      	lsls	r4, r1, #2
 800c61c:	3410      	adds	r4, #16
 800c61e:	f100 0310 	add.w	r3, r0, #16
 800c622:	1906      	adds	r6, r0, r4
 800c624:	3210      	adds	r2, #16
 800c626:	4444      	add	r4, r8
 800c628:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800c62c:	f108 0510 	add.w	r5, r8, #16
 800c630:	ed15 2a04 	vldr	s4, [r5, #-16]
 800c634:	ed55 2a03 	vldr	s5, [r5, #-12]
 800c638:	ed54 4a04 	vldr	s9, [r4, #-16]
 800c63c:	ed14 4a03 	vldr	s8, [r4, #-12]
 800c640:	ed14 6a02 	vldr	s12, [r4, #-8]
 800c644:	ed54 5a01 	vldr	s11, [r4, #-4]
 800c648:	ed53 3a04 	vldr	s7, [r3, #-16]
 800c64c:	ed15 0a02 	vldr	s0, [r5, #-8]
 800c650:	ed55 0a01 	vldr	s1, [r5, #-4]
 800c654:	ed56 6a04 	vldr	s13, [r6, #-16]
 800c658:	ed16 3a03 	vldr	s6, [r6, #-12]
 800c65c:	ed13 7a03 	vldr	s14, [r3, #-12]
 800c660:	ed13 5a02 	vldr	s10, [r3, #-8]
 800c664:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c668:	ed16 1a02 	vldr	s2, [r6, #-8]
 800c66c:	ed56 1a01 	vldr	s3, [r6, #-4]
 800c670:	ee73 ba82 	vadd.f32	s23, s7, s4
 800c674:	ee37 ba22 	vadd.f32	s22, s14, s5
 800c678:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800c67c:	ee33 9a04 	vadd.f32	s18, s6, s8
 800c680:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800c684:	ee75 aa00 	vadd.f32	s21, s10, s0
 800c688:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800c68c:	ee71 8a06 	vadd.f32	s17, s2, s12
 800c690:	ed43 ba04 	vstr	s23, [r3, #-16]
 800c694:	ed03 ba03 	vstr	s22, [r3, #-12]
 800c698:	ed43 aa02 	vstr	s21, [r3, #-8]
 800c69c:	ed03 aa01 	vstr	s20, [r3, #-4]
 800c6a0:	ed06 8a01 	vstr	s16, [r6, #-4]
 800c6a4:	ed46 9a04 	vstr	s19, [r6, #-16]
 800c6a8:	ed06 9a03 	vstr	s18, [r6, #-12]
 800c6ac:	ed46 8a02 	vstr	s17, [r6, #-8]
 800c6b0:	ee37 7a62 	vsub.f32	s14, s14, s5
 800c6b4:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800c6b8:	ee34 4a43 	vsub.f32	s8, s8, s6
 800c6bc:	ed52 6a03 	vldr	s13, [r2, #-12]
 800c6c0:	ed12 3a04 	vldr	s6, [r2, #-16]
 800c6c4:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800c6c8:	ee27 8a26 	vmul.f32	s16, s14, s13
 800c6cc:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800c6d0:	ee23 2a83 	vmul.f32	s4, s7, s6
 800c6d4:	ee64 4a83 	vmul.f32	s9, s9, s6
 800c6d8:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800c6dc:	ee27 7a03 	vmul.f32	s14, s14, s6
 800c6e0:	ee64 6a26 	vmul.f32	s13, s8, s13
 800c6e4:	ee24 4a03 	vmul.f32	s8, s8, s6
 800c6e8:	ee37 7a63 	vsub.f32	s14, s14, s7
 800c6ec:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800c6f0:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800c6f4:	ee32 3a08 	vadd.f32	s6, s4, s16
 800c6f8:	ed05 7a03 	vstr	s14, [r5, #-12]
 800c6fc:	ed05 3a04 	vstr	s6, [r5, #-16]
 800c700:	ed04 4a04 	vstr	s8, [r4, #-16]
 800c704:	ed44 6a03 	vstr	s13, [r4, #-12]
 800c708:	ed12 7a01 	vldr	s14, [r2, #-4]
 800c70c:	ee76 6a41 	vsub.f32	s13, s12, s2
 800c710:	ee35 5a40 	vsub.f32	s10, s10, s0
 800c714:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800c718:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c71c:	ed52 5a02 	vldr	s11, [r2, #-8]
 800c720:	ee67 3a87 	vmul.f32	s7, s15, s14
 800c724:	ee66 4a87 	vmul.f32	s9, s13, s14
 800c728:	ee25 4a25 	vmul.f32	s8, s10, s11
 800c72c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c730:	ee25 5a07 	vmul.f32	s10, s10, s14
 800c734:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800c738:	ee26 7a07 	vmul.f32	s14, s12, s14
 800c73c:	ee26 6a25 	vmul.f32	s12, s12, s11
 800c740:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c744:	ee74 5a23 	vadd.f32	s11, s8, s7
 800c748:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800c74c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c750:	3310      	adds	r3, #16
 800c752:	4563      	cmp	r3, ip
 800c754:	ed45 5a02 	vstr	s11, [r5, #-8]
 800c758:	f106 0610 	add.w	r6, r6, #16
 800c75c:	ed45 7a01 	vstr	s15, [r5, #-4]
 800c760:	f102 0210 	add.w	r2, r2, #16
 800c764:	ed04 6a02 	vstr	s12, [r4, #-8]
 800c768:	ed04 7a01 	vstr	s14, [r4, #-4]
 800c76c:	f105 0510 	add.w	r5, r5, #16
 800c770:	f104 0410 	add.w	r4, r4, #16
 800c774:	f47f af5c 	bne.w	800c630 <arm_cfft_radix8by2_f32+0x38>
 800c778:	687a      	ldr	r2, [r7, #4]
 800c77a:	b28c      	uxth	r4, r1
 800c77c:	4621      	mov	r1, r4
 800c77e:	2302      	movs	r3, #2
 800c780:	f000 fc60 	bl	800d044 <arm_radix8_butterfly_f32>
 800c784:	ecbd 8b08 	vpop	{d8-d11}
 800c788:	4621      	mov	r1, r4
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	4640      	mov	r0, r8
 800c78e:	2302      	movs	r3, #2
 800c790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c794:	f000 bc56 	b.w	800d044 <arm_radix8_butterfly_f32>

0800c798 <arm_cfft_radix8by4_f32>:
 800c798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c79c:	ed2d 8b0a 	vpush	{d8-d12}
 800c7a0:	b08d      	sub	sp, #52	@ 0x34
 800c7a2:	460d      	mov	r5, r1
 800c7a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c7a6:	8801      	ldrh	r1, [r0, #0]
 800c7a8:	6842      	ldr	r2, [r0, #4]
 800c7aa:	900a      	str	r0, [sp, #40]	@ 0x28
 800c7ac:	0849      	lsrs	r1, r1, #1
 800c7ae:	008b      	lsls	r3, r1, #2
 800c7b0:	18ee      	adds	r6, r5, r3
 800c7b2:	18f0      	adds	r0, r6, r3
 800c7b4:	edd0 5a00 	vldr	s11, [r0]
 800c7b8:	edd5 7a00 	vldr	s15, [r5]
 800c7bc:	ed96 7a00 	vldr	s14, [r6]
 800c7c0:	edd0 3a01 	vldr	s7, [r0, #4]
 800c7c4:	ed96 4a01 	vldr	s8, [r6, #4]
 800c7c8:	ed95 5a01 	vldr	s10, [r5, #4]
 800c7cc:	9008      	str	r0, [sp, #32]
 800c7ce:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800c7d2:	18c7      	adds	r7, r0, r3
 800c7d4:	edd7 4a00 	vldr	s9, [r7]
 800c7d8:	ed97 3a01 	vldr	s6, [r7, #4]
 800c7dc:	9701      	str	r7, [sp, #4]
 800c7de:	ee77 6a06 	vadd.f32	s13, s14, s12
 800c7e2:	462c      	mov	r4, r5
 800c7e4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800c7e8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c7ec:	ee16 ca90 	vmov	ip, s13
 800c7f0:	f844 cb08 	str.w	ip, [r4], #8
 800c7f4:	ee75 6a23 	vadd.f32	s13, s10, s7
 800c7f8:	edd6 5a01 	vldr	s11, [r6, #4]
 800c7fc:	edd7 2a01 	vldr	s5, [r7, #4]
 800c800:	9404      	str	r4, [sp, #16]
 800c802:	ee35 5a63 	vsub.f32	s10, s10, s7
 800c806:	ee74 3a27 	vadd.f32	s7, s8, s15
 800c80a:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c80e:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800c812:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800c816:	0849      	lsrs	r1, r1, #1
 800c818:	f102 0e08 	add.w	lr, r2, #8
 800c81c:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800c820:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800c824:	9109      	str	r1, [sp, #36]	@ 0x24
 800c826:	ee35 4a47 	vsub.f32	s8, s10, s14
 800c82a:	f1a1 0902 	sub.w	r9, r1, #2
 800c82e:	f8cd e00c 	str.w	lr, [sp, #12]
 800c832:	4631      	mov	r1, r6
 800c834:	ee13 ea90 	vmov	lr, s7
 800c838:	ee36 6a64 	vsub.f32	s12, s12, s9
 800c83c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800c840:	4604      	mov	r4, r0
 800c842:	edc5 5a01 	vstr	s11, [r5, #4]
 800c846:	ee37 7a05 	vadd.f32	s14, s14, s10
 800c84a:	f841 eb08 	str.w	lr, [r1], #8
 800c84e:	ee34 5a24 	vadd.f32	s10, s8, s9
 800c852:	ee16 ea10 	vmov	lr, s12
 800c856:	ed86 5a01 	vstr	s10, [r6, #4]
 800c85a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800c85e:	f844 eb08 	str.w	lr, [r4], #8
 800c862:	ee77 7a83 	vadd.f32	s15, s15, s6
 800c866:	edc0 6a01 	vstr	s13, [r0, #4]
 800c86a:	9405      	str	r4, [sp, #20]
 800c86c:	4604      	mov	r4, r0
 800c86e:	ee17 0a90 	vmov	r0, s15
 800c872:	9106      	str	r1, [sp, #24]
 800c874:	ee37 7a64 	vsub.f32	s14, s14, s9
 800c878:	f102 0110 	add.w	r1, r2, #16
 800c87c:	46bc      	mov	ip, r7
 800c87e:	9100      	str	r1, [sp, #0]
 800c880:	f847 0b08 	str.w	r0, [r7], #8
 800c884:	f102 0118 	add.w	r1, r2, #24
 800c888:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800c88c:	9102      	str	r1, [sp, #8]
 800c88e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800c892:	9007      	str	r0, [sp, #28]
 800c894:	f000 8134 	beq.w	800cb00 <arm_cfft_radix8by4_f32+0x368>
 800c898:	f102 0920 	add.w	r9, r2, #32
 800c89c:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800c8a0:	9a01      	ldr	r2, [sp, #4]
 800c8a2:	f8dd a000 	ldr.w	sl, [sp]
 800c8a6:	3b0c      	subs	r3, #12
 800c8a8:	4683      	mov	fp, r0
 800c8aa:	4463      	add	r3, ip
 800c8ac:	f105 0e10 	add.w	lr, r5, #16
 800c8b0:	f1a4 010c 	sub.w	r1, r4, #12
 800c8b4:	f104 0510 	add.w	r5, r4, #16
 800c8b8:	f1a6 0c0c 	sub.w	ip, r6, #12
 800c8bc:	f1a2 040c 	sub.w	r4, r2, #12
 800c8c0:	f106 0010 	add.w	r0, r6, #16
 800c8c4:	3210      	adds	r2, #16
 800c8c6:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800c8ca:	ed55 5a02 	vldr	s11, [r5, #-8]
 800c8ce:	ed50 7a02 	vldr	s15, [r0, #-8]
 800c8d2:	ed52 1a02 	vldr	s3, [r2, #-8]
 800c8d6:	ed55 6a01 	vldr	s13, [r5, #-4]
 800c8da:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800c8de:	ed12 1a01 	vldr	s2, [r2, #-4]
 800c8e2:	ed10 8a01 	vldr	s16, [r0, #-4]
 800c8e6:	ee35 4a25 	vadd.f32	s8, s10, s11
 800c8ea:	ee30 6a26 	vadd.f32	s12, s0, s13
 800c8ee:	ee37 7a84 	vadd.f32	s14, s15, s8
 800c8f2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800c8f6:	ee37 7a21 	vadd.f32	s14, s14, s3
 800c8fa:	ee75 5a65 	vsub.f32	s11, s10, s11
 800c8fe:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800c902:	ed10 7a01 	vldr	s14, [r0, #-4]
 800c906:	ed52 6a01 	vldr	s13, [r2, #-4]
 800c90a:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c90e:	ee78 aa25 	vadd.f32	s21, s16, s11
 800c912:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c916:	ee70 3a67 	vsub.f32	s7, s0, s15
 800c91a:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800c91e:	ed94 7a02 	vldr	s14, [r4, #8]
 800c922:	ed9c 2a02 	vldr	s4, [ip, #8]
 800c926:	ed91 ba02 	vldr	s22, [r1, #8]
 800c92a:	edd3 9a02 	vldr	s19, [r3, #8]
 800c92e:	edd4 2a01 	vldr	s5, [r4, #4]
 800c932:	ed9c 9a01 	vldr	s18, [ip, #4]
 800c936:	ed93 5a01 	vldr	s10, [r3, #4]
 800c93a:	edd1 0a01 	vldr	s1, [r1, #4]
 800c93e:	ee72 6a07 	vadd.f32	s13, s4, s14
 800c942:	ee32 2a47 	vsub.f32	s4, s4, s14
 800c946:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800c94a:	ee79 4a22 	vadd.f32	s9, s18, s5
 800c94e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800c952:	ee79 2a62 	vsub.f32	s5, s18, s5
 800c956:	ed8c 7a02 	vstr	s14, [ip, #8]
 800c95a:	ed91 7a01 	vldr	s14, [r1, #4]
 800c95e:	edd3 8a01 	vldr	s17, [r3, #4]
 800c962:	ee34 7a87 	vadd.f32	s14, s9, s14
 800c966:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800c96a:	ee37 7a28 	vadd.f32	s14, s14, s17
 800c96e:	ee32 9a60 	vsub.f32	s18, s4, s1
 800c972:	ed8c 7a01 	vstr	s14, [ip, #4]
 800c976:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800c97a:	ed1a aa02 	vldr	s20, [sl, #-8]
 800c97e:	ee73 8a22 	vadd.f32	s17, s6, s5
 800c982:	ee39 9a05 	vadd.f32	s18, s18, s10
 800c986:	ee7a aac1 	vsub.f32	s21, s21, s2
 800c98a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800c98e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800c992:	ee69 ba07 	vmul.f32	s23, s18, s14
 800c996:	ee6a aa87 	vmul.f32	s21, s21, s14
 800c99a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800c99e:	ee63 ca87 	vmul.f32	s25, s7, s14
 800c9a2:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800c9a6:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800c9aa:	ee68 8a87 	vmul.f32	s17, s17, s14
 800c9ae:	ee73 3aea 	vsub.f32	s7, s7, s21
 800c9b2:	ee78 8a89 	vadd.f32	s17, s17, s18
 800c9b6:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800c9ba:	ee3b aaca 	vsub.f32	s20, s23, s20
 800c9be:	ee34 4a67 	vsub.f32	s8, s8, s15
 800c9c2:	ee76 6acb 	vsub.f32	s13, s13, s22
 800c9c6:	ee36 6a48 	vsub.f32	s12, s12, s16
 800c9ca:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800c9ce:	ed00 7a02 	vstr	s14, [r0, #-8]
 800c9d2:	ed40 3a01 	vstr	s7, [r0, #-4]
 800c9d6:	edc1 8a01 	vstr	s17, [r1, #4]
 800c9da:	ed81 aa02 	vstr	s20, [r1, #8]
 800c9de:	ed59 3a04 	vldr	s7, [r9, #-16]
 800c9e2:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800c9e6:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800c9ea:	ed59 6a03 	vldr	s13, [r9, #-12]
 800c9ee:	ee34 4a61 	vsub.f32	s8, s8, s3
 800c9f2:	ee36 6a41 	vsub.f32	s12, s12, s2
 800c9f6:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800c9fa:	ee66 9a26 	vmul.f32	s19, s12, s13
 800c9fe:	ee24 9a23 	vmul.f32	s18, s8, s7
 800ca02:	ee26 6a23 	vmul.f32	s12, s12, s7
 800ca06:	ee24 4a26 	vmul.f32	s8, s8, s13
 800ca0a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ca0e:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800ca12:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800ca16:	ee36 6a44 	vsub.f32	s12, s12, s8
 800ca1a:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ca1e:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800ca22:	ee79 3a29 	vadd.f32	s7, s18, s19
 800ca26:	ee75 6a60 	vsub.f32	s13, s10, s1
 800ca2a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800ca2e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ca32:	ed45 3a02 	vstr	s7, [r5, #-8]
 800ca36:	ed05 6a01 	vstr	s12, [r5, #-4]
 800ca3a:	ed84 7a01 	vstr	s14, [r4, #4]
 800ca3e:	ed84 4a02 	vstr	s8, [r4, #8]
 800ca42:	ee35 6a81 	vadd.f32	s12, s11, s2
 800ca46:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800ca4a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800ca4e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800ca52:	ee33 3a62 	vsub.f32	s6, s6, s5
 800ca56:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800ca5a:	ee67 2a26 	vmul.f32	s5, s14, s13
 800ca5e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800ca62:	ee26 5a25 	vmul.f32	s10, s12, s11
 800ca66:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ca6a:	ee26 6a26 	vmul.f32	s12, s12, s13
 800ca6e:	ee27 7a25 	vmul.f32	s14, s14, s11
 800ca72:	ee63 6a26 	vmul.f32	s13, s6, s13
 800ca76:	ee23 3a25 	vmul.f32	s6, s6, s11
 800ca7a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ca7e:	ee75 5a24 	vadd.f32	s11, s10, s9
 800ca82:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800ca86:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ca8a:	f1bb 0b01 	subs.w	fp, fp, #1
 800ca8e:	ed42 5a02 	vstr	s11, [r2, #-8]
 800ca92:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ca96:	f10e 0e08 	add.w	lr, lr, #8
 800ca9a:	ed83 3a02 	vstr	s6, [r3, #8]
 800ca9e:	ed83 7a01 	vstr	s14, [r3, #4]
 800caa2:	f1ac 0c08 	sub.w	ip, ip, #8
 800caa6:	f10a 0a08 	add.w	sl, sl, #8
 800caaa:	f100 0008 	add.w	r0, r0, #8
 800caae:	f1a1 0108 	sub.w	r1, r1, #8
 800cab2:	f109 0910 	add.w	r9, r9, #16
 800cab6:	f105 0508 	add.w	r5, r5, #8
 800caba:	f1a4 0408 	sub.w	r4, r4, #8
 800cabe:	f108 0818 	add.w	r8, r8, #24
 800cac2:	f102 0208 	add.w	r2, r2, #8
 800cac6:	f1a3 0308 	sub.w	r3, r3, #8
 800caca:	f47f aefc 	bne.w	800c8c6 <arm_cfft_radix8by4_f32+0x12e>
 800cace:	9907      	ldr	r1, [sp, #28]
 800cad0:	9800      	ldr	r0, [sp, #0]
 800cad2:	00cb      	lsls	r3, r1, #3
 800cad4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800cad8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800cadc:	9100      	str	r1, [sp, #0]
 800cade:	9904      	ldr	r1, [sp, #16]
 800cae0:	4419      	add	r1, r3
 800cae2:	9104      	str	r1, [sp, #16]
 800cae4:	9903      	ldr	r1, [sp, #12]
 800cae6:	4419      	add	r1, r3
 800cae8:	9103      	str	r1, [sp, #12]
 800caea:	9906      	ldr	r1, [sp, #24]
 800caec:	4419      	add	r1, r3
 800caee:	9106      	str	r1, [sp, #24]
 800caf0:	9905      	ldr	r1, [sp, #20]
 800caf2:	441f      	add	r7, r3
 800caf4:	4419      	add	r1, r3
 800caf6:	9b02      	ldr	r3, [sp, #8]
 800caf8:	9105      	str	r1, [sp, #20]
 800cafa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cafe:	9302      	str	r3, [sp, #8]
 800cb00:	9904      	ldr	r1, [sp, #16]
 800cb02:	9805      	ldr	r0, [sp, #20]
 800cb04:	ed91 4a00 	vldr	s8, [r1]
 800cb08:	edd0 6a00 	vldr	s13, [r0]
 800cb0c:	9b06      	ldr	r3, [sp, #24]
 800cb0e:	ed97 3a00 	vldr	s6, [r7]
 800cb12:	edd3 7a00 	vldr	s15, [r3]
 800cb16:	edd0 4a01 	vldr	s9, [r0, #4]
 800cb1a:	edd1 3a01 	vldr	s7, [r1, #4]
 800cb1e:	ed97 2a01 	vldr	s4, [r7, #4]
 800cb22:	ed93 7a01 	vldr	s14, [r3, #4]
 800cb26:	9a03      	ldr	r2, [sp, #12]
 800cb28:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800cb2c:	ee34 6a26 	vadd.f32	s12, s8, s13
 800cb30:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800cb34:	ee37 5a86 	vadd.f32	s10, s15, s12
 800cb38:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800cb3c:	ee35 5a03 	vadd.f32	s10, s10, s6
 800cb40:	ee74 6a66 	vsub.f32	s13, s8, s13
 800cb44:	ed81 5a00 	vstr	s10, [r1]
 800cb48:	ed93 5a01 	vldr	s10, [r3, #4]
 800cb4c:	edd7 4a01 	vldr	s9, [r7, #4]
 800cb50:	ee35 5a85 	vadd.f32	s10, s11, s10
 800cb54:	ee37 4a26 	vadd.f32	s8, s14, s13
 800cb58:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cb5c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800cb60:	ed81 5a01 	vstr	s10, [r1, #4]
 800cb64:	edd2 1a00 	vldr	s3, [r2]
 800cb68:	edd2 2a01 	vldr	s5, [r2, #4]
 800cb6c:	ee34 5a83 	vadd.f32	s10, s9, s6
 800cb70:	ee34 4a42 	vsub.f32	s8, s8, s4
 800cb74:	ee36 6a67 	vsub.f32	s12, s12, s15
 800cb78:	ee64 4a21 	vmul.f32	s9, s8, s3
 800cb7c:	ee24 4a22 	vmul.f32	s8, s8, s5
 800cb80:	ee65 2a22 	vmul.f32	s5, s10, s5
 800cb84:	ee25 5a21 	vmul.f32	s10, s10, s3
 800cb88:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800cb8c:	ee35 5a44 	vsub.f32	s10, s10, s8
 800cb90:	edc3 2a00 	vstr	s5, [r3]
 800cb94:	ed83 5a01 	vstr	s10, [r3, #4]
 800cb98:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800cb9c:	9b00      	ldr	r3, [sp, #0]
 800cb9e:	ee36 6a43 	vsub.f32	s12, s12, s6
 800cba2:	ed93 4a01 	vldr	s8, [r3, #4]
 800cba6:	ed93 5a00 	vldr	s10, [r3]
 800cbaa:	9b02      	ldr	r3, [sp, #8]
 800cbac:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800cbb0:	ee66 4a05 	vmul.f32	s9, s12, s10
 800cbb4:	ee25 5a85 	vmul.f32	s10, s11, s10
 800cbb8:	ee26 6a04 	vmul.f32	s12, s12, s8
 800cbbc:	ee65 5a84 	vmul.f32	s11, s11, s8
 800cbc0:	ee35 6a46 	vsub.f32	s12, s10, s12
 800cbc4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800cbc8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800cbcc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800cbd0:	ed80 6a01 	vstr	s12, [r0, #4]
 800cbd4:	edc0 5a00 	vstr	s11, [r0]
 800cbd8:	edd3 5a01 	vldr	s11, [r3, #4]
 800cbdc:	edd3 6a00 	vldr	s13, [r3]
 800cbe0:	ee37 7a02 	vadd.f32	s14, s14, s4
 800cbe4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800cbe8:	ee27 6a26 	vmul.f32	s12, s14, s13
 800cbec:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800cbf0:	ee27 7a25 	vmul.f32	s14, s14, s11
 800cbf4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800cbf8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800cbfc:	ee76 7a27 	vadd.f32	s15, s12, s15
 800cc00:	ed87 7a01 	vstr	s14, [r7, #4]
 800cc04:	edc7 7a00 	vstr	s15, [r7]
 800cc08:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800cc0c:	4621      	mov	r1, r4
 800cc0e:	686a      	ldr	r2, [r5, #4]
 800cc10:	2304      	movs	r3, #4
 800cc12:	f000 fa17 	bl	800d044 <arm_radix8_butterfly_f32>
 800cc16:	4630      	mov	r0, r6
 800cc18:	4621      	mov	r1, r4
 800cc1a:	686a      	ldr	r2, [r5, #4]
 800cc1c:	2304      	movs	r3, #4
 800cc1e:	f000 fa11 	bl	800d044 <arm_radix8_butterfly_f32>
 800cc22:	9808      	ldr	r0, [sp, #32]
 800cc24:	686a      	ldr	r2, [r5, #4]
 800cc26:	4621      	mov	r1, r4
 800cc28:	2304      	movs	r3, #4
 800cc2a:	f000 fa0b 	bl	800d044 <arm_radix8_butterfly_f32>
 800cc2e:	686a      	ldr	r2, [r5, #4]
 800cc30:	9801      	ldr	r0, [sp, #4]
 800cc32:	4621      	mov	r1, r4
 800cc34:	2304      	movs	r3, #4
 800cc36:	b00d      	add	sp, #52	@ 0x34
 800cc38:	ecbd 8b0a 	vpop	{d8-d12}
 800cc3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc40:	f000 ba00 	b.w	800d044 <arm_radix8_butterfly_f32>

0800cc44 <arm_cfft_f32>:
 800cc44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc48:	2a01      	cmp	r2, #1
 800cc4a:	4606      	mov	r6, r0
 800cc4c:	4617      	mov	r7, r2
 800cc4e:	460c      	mov	r4, r1
 800cc50:	4698      	mov	r8, r3
 800cc52:	8805      	ldrh	r5, [r0, #0]
 800cc54:	d056      	beq.n	800cd04 <arm_cfft_f32+0xc0>
 800cc56:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800cc5a:	d063      	beq.n	800cd24 <arm_cfft_f32+0xe0>
 800cc5c:	d916      	bls.n	800cc8c <arm_cfft_f32+0x48>
 800cc5e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800cc62:	d01a      	beq.n	800cc9a <arm_cfft_f32+0x56>
 800cc64:	d947      	bls.n	800ccf6 <arm_cfft_f32+0xb2>
 800cc66:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800cc6a:	d05b      	beq.n	800cd24 <arm_cfft_f32+0xe0>
 800cc6c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800cc70:	d105      	bne.n	800cc7e <arm_cfft_f32+0x3a>
 800cc72:	2301      	movs	r3, #1
 800cc74:	6872      	ldr	r2, [r6, #4]
 800cc76:	4629      	mov	r1, r5
 800cc78:	4620      	mov	r0, r4
 800cc7a:	f000 f9e3 	bl	800d044 <arm_radix8_butterfly_f32>
 800cc7e:	f1b8 0f00 	cmp.w	r8, #0
 800cc82:	d111      	bne.n	800cca8 <arm_cfft_f32+0x64>
 800cc84:	2f01      	cmp	r7, #1
 800cc86:	d016      	beq.n	800ccb6 <arm_cfft_f32+0x72>
 800cc88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc8c:	2d20      	cmp	r5, #32
 800cc8e:	d049      	beq.n	800cd24 <arm_cfft_f32+0xe0>
 800cc90:	d935      	bls.n	800ccfe <arm_cfft_f32+0xba>
 800cc92:	2d40      	cmp	r5, #64	@ 0x40
 800cc94:	d0ed      	beq.n	800cc72 <arm_cfft_f32+0x2e>
 800cc96:	2d80      	cmp	r5, #128	@ 0x80
 800cc98:	d1f1      	bne.n	800cc7e <arm_cfft_f32+0x3a>
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	4630      	mov	r0, r6
 800cc9e:	f7ff fcab 	bl	800c5f8 <arm_cfft_radix8by2_f32>
 800cca2:	f1b8 0f00 	cmp.w	r8, #0
 800cca6:	d0ed      	beq.n	800cc84 <arm_cfft_f32+0x40>
 800cca8:	68b2      	ldr	r2, [r6, #8]
 800ccaa:	89b1      	ldrh	r1, [r6, #12]
 800ccac:	4620      	mov	r0, r4
 800ccae:	f000 f841 	bl	800cd34 <arm_bitreversal_32>
 800ccb2:	2f01      	cmp	r7, #1
 800ccb4:	d1e8      	bne.n	800cc88 <arm_cfft_f32+0x44>
 800ccb6:	ee07 5a90 	vmov	s15, r5
 800ccba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ccc2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ccc6:	2d00      	cmp	r5, #0
 800ccc8:	d0de      	beq.n	800cc88 <arm_cfft_f32+0x44>
 800ccca:	f104 0108 	add.w	r1, r4, #8
 800ccce:	2300      	movs	r3, #0
 800ccd0:	3301      	adds	r3, #1
 800ccd2:	429d      	cmp	r5, r3
 800ccd4:	f101 0108 	add.w	r1, r1, #8
 800ccd8:	ed11 7a04 	vldr	s14, [r1, #-16]
 800ccdc:	ed51 7a03 	vldr	s15, [r1, #-12]
 800cce0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cce4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cce8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800ccec:	ed41 7a03 	vstr	s15, [r1, #-12]
 800ccf0:	d1ee      	bne.n	800ccd0 <arm_cfft_f32+0x8c>
 800ccf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccf6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800ccfa:	d0ba      	beq.n	800cc72 <arm_cfft_f32+0x2e>
 800ccfc:	e7bf      	b.n	800cc7e <arm_cfft_f32+0x3a>
 800ccfe:	2d10      	cmp	r5, #16
 800cd00:	d0cb      	beq.n	800cc9a <arm_cfft_f32+0x56>
 800cd02:	e7bc      	b.n	800cc7e <arm_cfft_f32+0x3a>
 800cd04:	b19d      	cbz	r5, 800cd2e <arm_cfft_f32+0xea>
 800cd06:	f101 030c 	add.w	r3, r1, #12
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	ed53 7a02 	vldr	s15, [r3, #-8]
 800cd10:	3201      	adds	r2, #1
 800cd12:	eef1 7a67 	vneg.f32	s15, s15
 800cd16:	4295      	cmp	r5, r2
 800cd18:	ed43 7a02 	vstr	s15, [r3, #-8]
 800cd1c:	f103 0308 	add.w	r3, r3, #8
 800cd20:	d1f4      	bne.n	800cd0c <arm_cfft_f32+0xc8>
 800cd22:	e798      	b.n	800cc56 <arm_cfft_f32+0x12>
 800cd24:	4621      	mov	r1, r4
 800cd26:	4630      	mov	r0, r6
 800cd28:	f7ff fd36 	bl	800c798 <arm_cfft_radix8by4_f32>
 800cd2c:	e7a7      	b.n	800cc7e <arm_cfft_f32+0x3a>
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d0aa      	beq.n	800cc88 <arm_cfft_f32+0x44>
 800cd32:	e7b9      	b.n	800cca8 <arm_cfft_f32+0x64>

0800cd34 <arm_bitreversal_32>:
 800cd34:	b1e9      	cbz	r1, 800cd72 <arm_bitreversal_32+0x3e>
 800cd36:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd38:	2500      	movs	r5, #0
 800cd3a:	f102 0e02 	add.w	lr, r2, #2
 800cd3e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800cd42:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800cd46:	08a4      	lsrs	r4, r4, #2
 800cd48:	089b      	lsrs	r3, r3, #2
 800cd4a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800cd4e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800cd52:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800cd56:	00a6      	lsls	r6, r4, #2
 800cd58:	009b      	lsls	r3, r3, #2
 800cd5a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800cd5e:	3304      	adds	r3, #4
 800cd60:	1d34      	adds	r4, r6, #4
 800cd62:	3502      	adds	r5, #2
 800cd64:	58c6      	ldr	r6, [r0, r3]
 800cd66:	5907      	ldr	r7, [r0, r4]
 800cd68:	50c7      	str	r7, [r0, r3]
 800cd6a:	428d      	cmp	r5, r1
 800cd6c:	5106      	str	r6, [r0, r4]
 800cd6e:	d3e6      	bcc.n	800cd3e <arm_bitreversal_32+0xa>
 800cd70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd72:	4770      	bx	lr

0800cd74 <arm_cmplx_mag_f32>:
 800cd74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd78:	ed2d 8b02 	vpush	{d8}
 800cd7c:	0897      	lsrs	r7, r2, #2
 800cd7e:	b084      	sub	sp, #16
 800cd80:	d077      	beq.n	800ce72 <arm_cmplx_mag_f32+0xfe>
 800cd82:	f04f 0800 	mov.w	r8, #0
 800cd86:	f100 0420 	add.w	r4, r0, #32
 800cd8a:	f101 0510 	add.w	r5, r1, #16
 800cd8e:	463e      	mov	r6, r7
 800cd90:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800cd94:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 800cd98:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cd9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cda0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cda4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cda8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdac:	f2c0 80c5 	blt.w	800cf3a <arm_cmplx_mag_f32+0x1c6>
 800cdb0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800cdb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdb8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800cdbc:	f100 80cb 	bmi.w	800cf56 <arm_cmplx_mag_f32+0x1e2>
 800cdc0:	ed05 8a04 	vstr	s16, [r5, #-16]
 800cdc4:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 800cdc8:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800cdcc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cdd0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cdd4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cdd8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cde0:	f2c0 80a8 	blt.w	800cf34 <arm_cmplx_mag_f32+0x1c0>
 800cde4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800cde8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdec:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800cdf0:	f100 80a8 	bmi.w	800cf44 <arm_cmplx_mag_f32+0x1d0>
 800cdf4:	ed05 8a03 	vstr	s16, [r5, #-12]
 800cdf8:	ed14 0a04 	vldr	s0, [r4, #-16]
 800cdfc:	ed54 7a03 	vldr	s15, [r4, #-12]
 800ce00:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ce04:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ce08:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce0c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce14:	f2c0 808b 	blt.w	800cf2e <arm_cmplx_mag_f32+0x1ba>
 800ce18:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ce1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce20:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ce24:	f100 80a9 	bmi.w	800cf7a <arm_cmplx_mag_f32+0x206>
 800ce28:	ed05 8a02 	vstr	s16, [r5, #-8]
 800ce2c:	ed14 0a02 	vldr	s0, [r4, #-8]
 800ce30:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ce34:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ce38:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ce3c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce40:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce48:	db6e      	blt.n	800cf28 <arm_cmplx_mag_f32+0x1b4>
 800ce4a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ce4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce52:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ce56:	f100 8087 	bmi.w	800cf68 <arm_cmplx_mag_f32+0x1f4>
 800ce5a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800ce5e:	3e01      	subs	r6, #1
 800ce60:	f104 0420 	add.w	r4, r4, #32
 800ce64:	f105 0510 	add.w	r5, r5, #16
 800ce68:	d192      	bne.n	800cd90 <arm_cmplx_mag_f32+0x1c>
 800ce6a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800ce6e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800ce72:	f012 0203 	ands.w	r2, r2, #3
 800ce76:	d052      	beq.n	800cf1e <arm_cmplx_mag_f32+0x1aa>
 800ce78:	ed90 0a00 	vldr	s0, [r0]
 800ce7c:	edd0 7a01 	vldr	s15, [r0, #4]
 800ce80:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ce84:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ce88:	2300      	movs	r3, #0
 800ce8a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ce8e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce96:	bfb8      	it	lt
 800ce98:	600b      	strlt	r3, [r1, #0]
 800ce9a:	db08      	blt.n	800ceae <arm_cmplx_mag_f32+0x13a>
 800ce9c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800cea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cea4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800cea8:	d479      	bmi.n	800cf9e <arm_cmplx_mag_f32+0x22a>
 800ceaa:	ed81 8a00 	vstr	s16, [r1]
 800ceae:	3a01      	subs	r2, #1
 800ceb0:	d035      	beq.n	800cf1e <arm_cmplx_mag_f32+0x1aa>
 800ceb2:	ed90 0a02 	vldr	s0, [r0, #8]
 800ceb6:	edd0 7a03 	vldr	s15, [r0, #12]
 800ceba:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cebe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cec2:	2300      	movs	r3, #0
 800cec4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800cec8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ced0:	bfb8      	it	lt
 800ced2:	604b      	strlt	r3, [r1, #4]
 800ced4:	db08      	blt.n	800cee8 <arm_cmplx_mag_f32+0x174>
 800ced6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ceda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cede:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800cee2:	d453      	bmi.n	800cf8c <arm_cmplx_mag_f32+0x218>
 800cee4:	ed81 8a01 	vstr	s16, [r1, #4]
 800cee8:	2a01      	cmp	r2, #1
 800ceea:	d018      	beq.n	800cf1e <arm_cmplx_mag_f32+0x1aa>
 800ceec:	ed90 0a04 	vldr	s0, [r0, #16]
 800cef0:	edd0 7a05 	vldr	s15, [r0, #20]
 800cef4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cef8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cefc:	2300      	movs	r3, #0
 800cefe:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cf02:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cf06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf0a:	db19      	blt.n	800cf40 <arm_cmplx_mag_f32+0x1cc>
 800cf0c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800cf10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf14:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800cf18:	d44a      	bmi.n	800cfb0 <arm_cmplx_mag_f32+0x23c>
 800cf1a:	ed81 8a02 	vstr	s16, [r1, #8]
 800cf1e:	b004      	add	sp, #16
 800cf20:	ecbd 8b02 	vpop	{d8}
 800cf24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf28:	f845 8c04 	str.w	r8, [r5, #-4]
 800cf2c:	e797      	b.n	800ce5e <arm_cmplx_mag_f32+0xea>
 800cf2e:	f845 8c08 	str.w	r8, [r5, #-8]
 800cf32:	e77b      	b.n	800ce2c <arm_cmplx_mag_f32+0xb8>
 800cf34:	f845 8c0c 	str.w	r8, [r5, #-12]
 800cf38:	e75e      	b.n	800cdf8 <arm_cmplx_mag_f32+0x84>
 800cf3a:	f845 8c10 	str.w	r8, [r5, #-16]
 800cf3e:	e741      	b.n	800cdc4 <arm_cmplx_mag_f32+0x50>
 800cf40:	608b      	str	r3, [r1, #8]
 800cf42:	e7ec      	b.n	800cf1e <arm_cmplx_mag_f32+0x1aa>
 800cf44:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800cf48:	9001      	str	r0, [sp, #4]
 800cf4a:	f003 fa39 	bl	80103c0 <sqrtf>
 800cf4e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800cf52:	9801      	ldr	r0, [sp, #4]
 800cf54:	e74e      	b.n	800cdf4 <arm_cmplx_mag_f32+0x80>
 800cf56:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800cf5a:	9001      	str	r0, [sp, #4]
 800cf5c:	f003 fa30 	bl	80103c0 <sqrtf>
 800cf60:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800cf64:	9801      	ldr	r0, [sp, #4]
 800cf66:	e72b      	b.n	800cdc0 <arm_cmplx_mag_f32+0x4c>
 800cf68:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800cf6c:	9001      	str	r0, [sp, #4]
 800cf6e:	f003 fa27 	bl	80103c0 <sqrtf>
 800cf72:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800cf76:	9801      	ldr	r0, [sp, #4]
 800cf78:	e76f      	b.n	800ce5a <arm_cmplx_mag_f32+0xe6>
 800cf7a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800cf7e:	9001      	str	r0, [sp, #4]
 800cf80:	f003 fa1e 	bl	80103c0 <sqrtf>
 800cf84:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800cf88:	9801      	ldr	r0, [sp, #4]
 800cf8a:	e74d      	b.n	800ce28 <arm_cmplx_mag_f32+0xb4>
 800cf8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf90:	9201      	str	r2, [sp, #4]
 800cf92:	f003 fa15 	bl	80103c0 <sqrtf>
 800cf96:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800cf9a:	9903      	ldr	r1, [sp, #12]
 800cf9c:	e7a2      	b.n	800cee4 <arm_cmplx_mag_f32+0x170>
 800cf9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfa2:	9201      	str	r2, [sp, #4]
 800cfa4:	f003 fa0c 	bl	80103c0 <sqrtf>
 800cfa8:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800cfac:	9903      	ldr	r1, [sp, #12]
 800cfae:	e77c      	b.n	800ceaa <arm_cmplx_mag_f32+0x136>
 800cfb0:	9101      	str	r1, [sp, #4]
 800cfb2:	f003 fa05 	bl	80103c0 <sqrtf>
 800cfb6:	9901      	ldr	r1, [sp, #4]
 800cfb8:	e7af      	b.n	800cf1a <arm_cmplx_mag_f32+0x1a6>
 800cfba:	bf00      	nop

0800cfbc <arm_scale_f32>:
 800cfbc:	b470      	push	{r4, r5, r6}
 800cfbe:	0896      	lsrs	r6, r2, #2
 800cfc0:	d025      	beq.n	800d00e <arm_scale_f32+0x52>
 800cfc2:	f100 0410 	add.w	r4, r0, #16
 800cfc6:	f101 0310 	add.w	r3, r1, #16
 800cfca:	4635      	mov	r5, r6
 800cfcc:	ed54 7a04 	vldr	s15, [r4, #-16]
 800cfd0:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cfd4:	3d01      	subs	r5, #1
 800cfd6:	ed43 7a04 	vstr	s15, [r3, #-16]
 800cfda:	ed54 7a03 	vldr	s15, [r4, #-12]
 800cfde:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cfe2:	f104 0410 	add.w	r4, r4, #16
 800cfe6:	ed43 7a03 	vstr	s15, [r3, #-12]
 800cfea:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 800cfee:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cff2:	f103 0310 	add.w	r3, r3, #16
 800cff6:	ed43 7a06 	vstr	s15, [r3, #-24]	@ 0xffffffe8
 800cffa:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800cffe:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d002:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800d006:	d1e1      	bne.n	800cfcc <arm_scale_f32+0x10>
 800d008:	0136      	lsls	r6, r6, #4
 800d00a:	4430      	add	r0, r6
 800d00c:	4431      	add	r1, r6
 800d00e:	f012 0203 	ands.w	r2, r2, #3
 800d012:	d015      	beq.n	800d040 <arm_scale_f32+0x84>
 800d014:	edd0 7a00 	vldr	s15, [r0]
 800d018:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d01c:	3a01      	subs	r2, #1
 800d01e:	edc1 7a00 	vstr	s15, [r1]
 800d022:	d00d      	beq.n	800d040 <arm_scale_f32+0x84>
 800d024:	edd0 7a01 	vldr	s15, [r0, #4]
 800d028:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d02c:	2a01      	cmp	r2, #1
 800d02e:	edc1 7a01 	vstr	s15, [r1, #4]
 800d032:	d005      	beq.n	800d040 <arm_scale_f32+0x84>
 800d034:	edd0 7a02 	vldr	s15, [r0, #8]
 800d038:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d03c:	ed81 0a02 	vstr	s0, [r1, #8]
 800d040:	bc70      	pop	{r4, r5, r6}
 800d042:	4770      	bx	lr

0800d044 <arm_radix8_butterfly_f32>:
 800d044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d048:	ed2d 8b10 	vpush	{d8-d15}
 800d04c:	b095      	sub	sp, #84	@ 0x54
 800d04e:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800d052:	4603      	mov	r3, r0
 800d054:	3304      	adds	r3, #4
 800d056:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800d33c <arm_radix8_butterfly_f32+0x2f8>
 800d05a:	9012      	str	r0, [sp, #72]	@ 0x48
 800d05c:	468b      	mov	fp, r1
 800d05e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d060:	4689      	mov	r9, r1
 800d062:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800d066:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d068:	960f      	str	r6, [sp, #60]	@ 0x3c
 800d06a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800d06e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800d072:	eb03 0508 	add.w	r5, r3, r8
 800d076:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800d07a:	eb05 040e 	add.w	r4, r5, lr
 800d07e:	0137      	lsls	r7, r6, #4
 800d080:	eba6 030a 	sub.w	r3, r6, sl
 800d084:	eb04 000e 	add.w	r0, r4, lr
 800d088:	44b2      	add	sl, r6
 800d08a:	1d3a      	adds	r2, r7, #4
 800d08c:	9702      	str	r7, [sp, #8]
 800d08e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800d092:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800d096:	ebae 0c06 	sub.w	ip, lr, r6
 800d09a:	9703      	str	r7, [sp, #12]
 800d09c:	eb03 0708 	add.w	r7, r3, r8
 800d0a0:	9701      	str	r7, [sp, #4]
 800d0a2:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800d0a6:	9706      	str	r7, [sp, #24]
 800d0a8:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800d0aa:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800d0ae:	f10e 0104 	add.w	r1, lr, #4
 800d0b2:	4439      	add	r1, r7
 800d0b4:	443a      	add	r2, r7
 800d0b6:	0137      	lsls	r7, r6, #4
 800d0b8:	00f6      	lsls	r6, r6, #3
 800d0ba:	9704      	str	r7, [sp, #16]
 800d0bc:	9605      	str	r6, [sp, #20]
 800d0be:	9f01      	ldr	r7, [sp, #4]
 800d0c0:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d0c2:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800d0c6:	f04f 0c00 	mov.w	ip, #0
 800d0ca:	edd4 6a00 	vldr	s13, [r4]
 800d0ce:	edd7 1a00 	vldr	s3, [r7]
 800d0d2:	ed16 aa01 	vldr	s20, [r6, #-4]
 800d0d6:	edd5 5a00 	vldr	s11, [r5]
 800d0da:	ed52 9a01 	vldr	s19, [r2, #-4]
 800d0de:	ed90 6a00 	vldr	s12, [r0]
 800d0e2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800d0e6:	ed93 3a00 	vldr	s6, [r3]
 800d0ea:	ee39 0a86 	vadd.f32	s0, s19, s12
 800d0ee:	ee33 2a21 	vadd.f32	s4, s6, s3
 800d0f2:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800d0f6:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800d0fa:	ee35 7a02 	vadd.f32	s14, s10, s4
 800d0fe:	ee34 4a80 	vadd.f32	s8, s9, s0
 800d102:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d106:	ee74 6a07 	vadd.f32	s13, s8, s14
 800d10a:	ee34 4a47 	vsub.f32	s8, s8, s14
 800d10e:	ed46 6a01 	vstr	s13, [r6, #-4]
 800d112:	ed85 4a00 	vstr	s8, [r5]
 800d116:	edd1 6a00 	vldr	s13, [r1]
 800d11a:	ed94 9a01 	vldr	s18, [r4, #4]
 800d11e:	edd3 2a01 	vldr	s5, [r3, #4]
 800d122:	edd7 8a01 	vldr	s17, [r7, #4]
 800d126:	edd6 0a00 	vldr	s1, [r6]
 800d12a:	edd5 3a01 	vldr	s7, [r5, #4]
 800d12e:	ed90 8a01 	vldr	s16, [r0, #4]
 800d132:	ed92 7a00 	vldr	s14, [r2]
 800d136:	ee33 3a61 	vsub.f32	s6, s6, s3
 800d13a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800d13e:	ee72 aae8 	vsub.f32	s21, s5, s17
 800d142:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800d146:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800d14a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800d14e:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800d152:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800d156:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800d15a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800d15e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800d162:	ee77 0a08 	vadd.f32	s1, s14, s16
 800d166:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800d16a:	ee37 7a48 	vsub.f32	s14, s14, s16
 800d16e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800d172:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800d176:	ee76 6a89 	vadd.f32	s13, s13, s18
 800d17a:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800d17e:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800d182:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800d186:	ee35 5a42 	vsub.f32	s10, s10, s4
 800d18a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800d18e:	ee33 2a20 	vadd.f32	s4, s6, s1
 800d192:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800d196:	ee33 3a60 	vsub.f32	s6, s6, s1
 800d19a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800d19e:	ee77 0a01 	vadd.f32	s1, s14, s2
 800d1a2:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800d1a6:	ee37 7a41 	vsub.f32	s14, s14, s2
 800d1aa:	ee73 1a84 	vadd.f32	s3, s7, s8
 800d1ae:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800d1b2:	ee76 3a27 	vadd.f32	s7, s12, s15
 800d1b6:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d1ba:	ee32 8a00 	vadd.f32	s16, s4, s0
 800d1be:	ee33 1a45 	vsub.f32	s2, s6, s10
 800d1c2:	ee32 2a40 	vsub.f32	s4, s4, s0
 800d1c6:	ee35 5a03 	vadd.f32	s10, s10, s6
 800d1ca:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800d1ce:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800d1d2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800d1d6:	ee34 6a67 	vsub.f32	s12, s8, s15
 800d1da:	ee75 4a87 	vadd.f32	s9, s11, s14
 800d1de:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800d1e2:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800d1e6:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d1ea:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800d1ee:	44dc      	add	ip, fp
 800d1f0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800d1f4:	45e1      	cmp	r9, ip
 800d1f6:	ed86 8a00 	vstr	s16, [r6]
 800d1fa:	ed85 2a01 	vstr	s4, [r5, #4]
 800d1fe:	4456      	add	r6, sl
 800d200:	ed02 0a01 	vstr	s0, [r2, #-4]
 800d204:	4455      	add	r5, sl
 800d206:	edc0 6a00 	vstr	s13, [r0]
 800d20a:	ed82 1a00 	vstr	s2, [r2]
 800d20e:	ed80 5a01 	vstr	s10, [r0, #4]
 800d212:	4452      	add	r2, sl
 800d214:	ed01 3a01 	vstr	s6, [r1, #-4]
 800d218:	4450      	add	r0, sl
 800d21a:	edc7 2a00 	vstr	s5, [r7]
 800d21e:	edc4 4a00 	vstr	s9, [r4]
 800d222:	ed83 7a00 	vstr	s14, [r3]
 800d226:	edc1 5a00 	vstr	s11, [r1]
 800d22a:	edc7 3a01 	vstr	s7, [r7, #4]
 800d22e:	4451      	add	r1, sl
 800d230:	ed84 6a01 	vstr	s12, [r4, #4]
 800d234:	4457      	add	r7, sl
 800d236:	edc3 7a01 	vstr	s15, [r3, #4]
 800d23a:	4454      	add	r4, sl
 800d23c:	4453      	add	r3, sl
 800d23e:	f63f af44 	bhi.w	800d0ca <arm_radix8_butterfly_f32+0x86>
 800d242:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d244:	2b07      	cmp	r3, #7
 800d246:	f240 81b7 	bls.w	800d5b8 <arm_radix8_butterfly_f32+0x574>
 800d24a:	9b06      	ldr	r3, [sp, #24]
 800d24c:	9903      	ldr	r1, [sp, #12]
 800d24e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800d250:	9e05      	ldr	r6, [sp, #20]
 800d252:	9a04      	ldr	r2, [sp, #16]
 800d254:	f103 0c08 	add.w	ip, r3, #8
 800d258:	9b02      	ldr	r3, [sp, #8]
 800d25a:	3108      	adds	r1, #8
 800d25c:	f108 0808 	add.w	r8, r8, #8
 800d260:	1841      	adds	r1, r0, r1
 800d262:	3608      	adds	r6, #8
 800d264:	330c      	adds	r3, #12
 800d266:	4604      	mov	r4, r0
 800d268:	4444      	add	r4, r8
 800d26a:	18c3      	adds	r3, r0, r3
 800d26c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d26e:	1981      	adds	r1, r0, r6
 800d270:	f10e 0e08 	add.w	lr, lr, #8
 800d274:	3208      	adds	r2, #8
 800d276:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d278:	9107      	str	r1, [sp, #28]
 800d27a:	4604      	mov	r4, r0
 800d27c:	4601      	mov	r1, r0
 800d27e:	9304      	str	r3, [sp, #16]
 800d280:	f100 030c 	add.w	r3, r0, #12
 800d284:	4474      	add	r4, lr
 800d286:	f04f 0801 	mov.w	r8, #1
 800d28a:	1882      	adds	r2, r0, r2
 800d28c:	4461      	add	r1, ip
 800d28e:	9305      	str	r3, [sp, #20]
 800d290:	464b      	mov	r3, r9
 800d292:	940a      	str	r4, [sp, #40]	@ 0x28
 800d294:	46c1      	mov	r9, r8
 800d296:	9208      	str	r2, [sp, #32]
 800d298:	46d8      	mov	r8, fp
 800d29a:	9106      	str	r1, [sp, #24]
 800d29c:	f04f 0e00 	mov.w	lr, #0
 800d2a0:	469b      	mov	fp, r3
 800d2a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d2a4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d2a6:	449e      	add	lr, r3
 800d2a8:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800d2ac:	441a      	add	r2, r3
 800d2ae:	920e      	str	r2, [sp, #56]	@ 0x38
 800d2b0:	441a      	add	r2, r3
 800d2b2:	18d4      	adds	r4, r2, r3
 800d2b4:	18e5      	adds	r5, r4, r3
 800d2b6:	18ee      	adds	r6, r5, r3
 800d2b8:	18f7      	adds	r7, r6, r3
 800d2ba:	eb07 0c03 	add.w	ip, r7, r3
 800d2be:	920d      	str	r2, [sp, #52]	@ 0x34
 800d2c0:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800d2c4:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800d2c8:	910c      	str	r1, [sp, #48]	@ 0x30
 800d2ca:	4419      	add	r1, r3
 800d2cc:	9103      	str	r1, [sp, #12]
 800d2ce:	4419      	add	r1, r3
 800d2d0:	18ca      	adds	r2, r1, r3
 800d2d2:	9202      	str	r2, [sp, #8]
 800d2d4:	441a      	add	r2, r3
 800d2d6:	18d0      	adds	r0, r2, r3
 800d2d8:	ed92 ea01 	vldr	s28, [r2, #4]
 800d2dc:	9a02      	ldr	r2, [sp, #8]
 800d2de:	edd4 7a00 	vldr	s15, [r4]
 800d2e2:	edd2 da01 	vldr	s27, [r2, #4]
 800d2e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2e8:	ed91 da01 	vldr	s26, [r1, #4]
 800d2ec:	ed92 ca01 	vldr	s24, [r2, #4]
 800d2f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d2f2:	9903      	ldr	r1, [sp, #12]
 800d2f4:	edcd 7a03 	vstr	s15, [sp, #12]
 800d2f8:	edd2 7a00 	vldr	s15, [r2]
 800d2fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2fe:	edcd 7a02 	vstr	s15, [sp, #8]
 800d302:	edd2 7a00 	vldr	s15, [r2]
 800d306:	edd0 ea01 	vldr	s29, [r0, #4]
 800d30a:	edd1 ca01 	vldr	s25, [r1, #4]
 800d30e:	eddc ba00 	vldr	s23, [ip]
 800d312:	edd7 aa00 	vldr	s21, [r7]
 800d316:	ed96 aa00 	vldr	s20, [r6]
 800d31a:	edd5 9a00 	vldr	s19, [r5]
 800d31e:	edcd 7a01 	vstr	s15, [sp, #4]
 800d322:	4403      	add	r3, r0
 800d324:	ed93 fa01 	vldr	s30, [r3, #4]
 800d328:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800d32c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800d330:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d334:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800d338:	46cc      	mov	ip, r9
 800d33a:	e001      	b.n	800d340 <arm_radix8_butterfly_f32+0x2fc>
 800d33c:	3f3504f3 	.word	0x3f3504f3
 800d340:	ed91 6a00 	vldr	s12, [r1]
 800d344:	ed93 5a00 	vldr	s10, [r3]
 800d348:	edd0 fa00 	vldr	s31, [r0]
 800d34c:	edd4 7a00 	vldr	s15, [r4]
 800d350:	ed95 7a00 	vldr	s14, [r5]
 800d354:	ed56 3a01 	vldr	s7, [r6, #-4]
 800d358:	ed17 3a01 	vldr	s6, [r7, #-4]
 800d35c:	ed92 2a00 	vldr	s4, [r2]
 800d360:	ed96 0a00 	vldr	s0, [r6]
 800d364:	ee33 8a85 	vadd.f32	s16, s7, s10
 800d368:	ee32 1a06 	vadd.f32	s2, s4, s12
 800d36c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800d370:	ee77 4a87 	vadd.f32	s9, s15, s14
 800d374:	ee78 1a04 	vadd.f32	s3, s16, s8
 800d378:	ee71 6a24 	vadd.f32	s13, s2, s9
 800d37c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800d380:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800d384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d388:	ed06 6a01 	vstr	s12, [r6, #-4]
 800d38c:	edd4 8a01 	vldr	s17, [r4, #4]
 800d390:	ed92 9a01 	vldr	s18, [r2, #4]
 800d394:	edd7 0a00 	vldr	s1, [r7]
 800d398:	edd1 2a01 	vldr	s5, [r1, #4]
 800d39c:	ed95 7a01 	vldr	s14, [r5, #4]
 800d3a0:	ed93 6a01 	vldr	s12, [r3, #4]
 800d3a4:	edd0 5a01 	vldr	s11, [r0, #4]
 800d3a8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800d3ac:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800d3b0:	ee39 5a62 	vsub.f32	s10, s18, s5
 800d3b4:	ee78 fac7 	vsub.f32	s31, s17, s14
 800d3b8:	ee38 4a44 	vsub.f32	s8, s16, s8
 800d3bc:	ee38 7a87 	vadd.f32	s14, s17, s14
 800d3c0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800d3c4:	ee79 2a22 	vadd.f32	s5, s18, s5
 800d3c8:	ee32 9a27 	vadd.f32	s18, s4, s15
 800d3cc:	ee72 7a67 	vsub.f32	s15, s4, s15
 800d3d0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800d3d4:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800d3d8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800d3dc:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800d3e0:	ee32 1a08 	vadd.f32	s2, s4, s16
 800d3e4:	ee72 fa87 	vadd.f32	s31, s5, s14
 800d3e8:	ee32 2a48 	vsub.f32	s4, s4, s16
 800d3ec:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800d3f0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800d3f4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800d3f8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800d3fc:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800d400:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800d404:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800d408:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800d40c:	ee30 6a46 	vsub.f32	s12, s0, s12
 800d410:	ee74 0a22 	vadd.f32	s1, s8, s5
 800d414:	ee36 0a28 	vadd.f32	s0, s12, s17
 800d418:	ee74 2a62 	vsub.f32	s5, s8, s5
 800d41c:	ee36 6a68 	vsub.f32	s12, s12, s17
 800d420:	ee32 4a64 	vsub.f32	s8, s4, s9
 800d424:	ee73 8a09 	vadd.f32	s17, s6, s18
 800d428:	ee74 4a82 	vadd.f32	s9, s9, s4
 800d42c:	ee33 9a49 	vsub.f32	s18, s6, s18
 800d430:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800d434:	ee35 3a85 	vadd.f32	s6, s11, s10
 800d438:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800d43c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800d440:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800d444:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800d448:	ee30 7a68 	vsub.f32	s14, s0, s17
 800d44c:	ee35 8a03 	vadd.f32	s16, s10, s6
 800d450:	ee38 0a80 	vadd.f32	s0, s17, s0
 800d454:	ee73 3a82 	vadd.f32	s7, s7, s4
 800d458:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800d45c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800d460:	eddd 1a02 	vldr	s3, [sp, #8]
 800d464:	ee35 5a43 	vsub.f32	s10, s10, s6
 800d468:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800d46c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800d470:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800d474:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d478:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800d47c:	ee76 5a49 	vsub.f32	s11, s12, s18
 800d480:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800d484:	ee39 6a06 	vadd.f32	s12, s18, s12
 800d488:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800d48c:	ee21 4a84 	vmul.f32	s8, s3, s8
 800d490:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800d494:	ee22 7a07 	vmul.f32	s14, s4, s14
 800d498:	ee22 2a08 	vmul.f32	s4, s4, s16
 800d49c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800d4a0:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800d4a4:	ee31 1a09 	vadd.f32	s2, s2, s18
 800d4a8:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800d4ac:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800d4b0:	ee74 0a60 	vsub.f32	s1, s8, s1
 800d4b4:	ee37 7a48 	vsub.f32	s14, s14, s16
 800d4b8:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800d4bc:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800d4c0:	ee72 1a21 	vadd.f32	s3, s4, s3
 800d4c4:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800d4c8:	ee38 2a89 	vadd.f32	s4, s17, s18
 800d4cc:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800d4d0:	ee38 8a04 	vadd.f32	s16, s16, s8
 800d4d4:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800d4d8:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800d4dc:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800d4e0:	eddd 5a03 	vldr	s11, [sp, #12]
 800d4e4:	edc6 fa00 	vstr	s31, [r6]
 800d4e8:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800d4ec:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800d4f0:	ee30 0a45 	vsub.f32	s0, s0, s10
 800d4f4:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800d4f8:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800d4fc:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800d500:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800d504:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800d508:	ee25 6a86 	vmul.f32	s12, s11, s12
 800d50c:	ee74 4a89 	vadd.f32	s9, s9, s18
 800d510:	ee34 3a43 	vsub.f32	s6, s8, s6
 800d514:	ee78 8a85 	vadd.f32	s17, s17, s10
 800d518:	ee36 6a67 	vsub.f32	s12, s12, s15
 800d51c:	44c4      	add	ip, r8
 800d51e:	45e3      	cmp	fp, ip
 800d520:	edc3 3a00 	vstr	s7, [r3]
 800d524:	edc3 6a01 	vstr	s13, [r3, #4]
 800d528:	4456      	add	r6, sl
 800d52a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800d52e:	edc7 0a00 	vstr	s1, [r7]
 800d532:	4453      	add	r3, sl
 800d534:	ed80 2a00 	vstr	s4, [r0]
 800d538:	edc0 2a01 	vstr	s5, [r0, #4]
 800d53c:	4457      	add	r7, sl
 800d53e:	edc2 1a00 	vstr	s3, [r2]
 800d542:	ed82 7a01 	vstr	s14, [r2, #4]
 800d546:	4450      	add	r0, sl
 800d548:	ed85 8a00 	vstr	s16, [r5]
 800d54c:	ed85 0a01 	vstr	s0, [r5, #4]
 800d550:	4452      	add	r2, sl
 800d552:	edc1 4a00 	vstr	s9, [r1]
 800d556:	4455      	add	r5, sl
 800d558:	ed81 3a01 	vstr	s6, [r1, #4]
 800d55c:	edc4 8a00 	vstr	s17, [r4]
 800d560:	ed84 6a01 	vstr	s12, [r4, #4]
 800d564:	4451      	add	r1, sl
 800d566:	4454      	add	r4, sl
 800d568:	f63f aeea 	bhi.w	800d340 <arm_radix8_butterfly_f32+0x2fc>
 800d56c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d56e:	3308      	adds	r3, #8
 800d570:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d572:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d574:	3308      	adds	r3, #8
 800d576:	930a      	str	r3, [sp, #40]	@ 0x28
 800d578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d57a:	3308      	adds	r3, #8
 800d57c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d57e:	9b08      	ldr	r3, [sp, #32]
 800d580:	3308      	adds	r3, #8
 800d582:	9308      	str	r3, [sp, #32]
 800d584:	9b07      	ldr	r3, [sp, #28]
 800d586:	3308      	adds	r3, #8
 800d588:	9307      	str	r3, [sp, #28]
 800d58a:	9b06      	ldr	r3, [sp, #24]
 800d58c:	3308      	adds	r3, #8
 800d58e:	9306      	str	r3, [sp, #24]
 800d590:	9b05      	ldr	r3, [sp, #20]
 800d592:	3308      	adds	r3, #8
 800d594:	9305      	str	r3, [sp, #20]
 800d596:	9b04      	ldr	r3, [sp, #16]
 800d598:	3308      	adds	r3, #8
 800d59a:	9304      	str	r3, [sp, #16]
 800d59c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d59e:	f109 0901 	add.w	r9, r9, #1
 800d5a2:	454b      	cmp	r3, r9
 800d5a4:	f47f ae7d 	bne.w	800d2a2 <arm_radix8_butterfly_f32+0x25e>
 800d5a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d5aa:	00db      	lsls	r3, r3, #3
 800d5ac:	b29b      	uxth	r3, r3
 800d5ae:	46d9      	mov	r9, fp
 800d5b0:	9310      	str	r3, [sp, #64]	@ 0x40
 800d5b2:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800d5b6:	e554      	b.n	800d062 <arm_radix8_butterfly_f32+0x1e>
 800d5b8:	b015      	add	sp, #84	@ 0x54
 800d5ba:	ecbd 8b10 	vpop	{d8-d15}
 800d5be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c2:	bf00      	nop

0800d5c4 <__cvt>:
 800d5c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d5c8:	ec57 6b10 	vmov	r6, r7, d0
 800d5cc:	2f00      	cmp	r7, #0
 800d5ce:	460c      	mov	r4, r1
 800d5d0:	4619      	mov	r1, r3
 800d5d2:	463b      	mov	r3, r7
 800d5d4:	bfbb      	ittet	lt
 800d5d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d5da:	461f      	movlt	r7, r3
 800d5dc:	2300      	movge	r3, #0
 800d5de:	232d      	movlt	r3, #45	@ 0x2d
 800d5e0:	700b      	strb	r3, [r1, #0]
 800d5e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d5e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d5e8:	4691      	mov	r9, r2
 800d5ea:	f023 0820 	bic.w	r8, r3, #32
 800d5ee:	bfbc      	itt	lt
 800d5f0:	4632      	movlt	r2, r6
 800d5f2:	4616      	movlt	r6, r2
 800d5f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d5f8:	d005      	beq.n	800d606 <__cvt+0x42>
 800d5fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d5fe:	d100      	bne.n	800d602 <__cvt+0x3e>
 800d600:	3401      	adds	r4, #1
 800d602:	2102      	movs	r1, #2
 800d604:	e000      	b.n	800d608 <__cvt+0x44>
 800d606:	2103      	movs	r1, #3
 800d608:	ab03      	add	r3, sp, #12
 800d60a:	9301      	str	r3, [sp, #4]
 800d60c:	ab02      	add	r3, sp, #8
 800d60e:	9300      	str	r3, [sp, #0]
 800d610:	ec47 6b10 	vmov	d0, r6, r7
 800d614:	4653      	mov	r3, sl
 800d616:	4622      	mov	r2, r4
 800d618:	f000 ff1e 	bl	800e458 <_dtoa_r>
 800d61c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d620:	4605      	mov	r5, r0
 800d622:	d119      	bne.n	800d658 <__cvt+0x94>
 800d624:	f019 0f01 	tst.w	r9, #1
 800d628:	d00e      	beq.n	800d648 <__cvt+0x84>
 800d62a:	eb00 0904 	add.w	r9, r0, r4
 800d62e:	2200      	movs	r2, #0
 800d630:	2300      	movs	r3, #0
 800d632:	4630      	mov	r0, r6
 800d634:	4639      	mov	r1, r7
 800d636:	f7f3 fa7f 	bl	8000b38 <__aeabi_dcmpeq>
 800d63a:	b108      	cbz	r0, 800d640 <__cvt+0x7c>
 800d63c:	f8cd 900c 	str.w	r9, [sp, #12]
 800d640:	2230      	movs	r2, #48	@ 0x30
 800d642:	9b03      	ldr	r3, [sp, #12]
 800d644:	454b      	cmp	r3, r9
 800d646:	d31e      	bcc.n	800d686 <__cvt+0xc2>
 800d648:	9b03      	ldr	r3, [sp, #12]
 800d64a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d64c:	1b5b      	subs	r3, r3, r5
 800d64e:	4628      	mov	r0, r5
 800d650:	6013      	str	r3, [r2, #0]
 800d652:	b004      	add	sp, #16
 800d654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d658:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d65c:	eb00 0904 	add.w	r9, r0, r4
 800d660:	d1e5      	bne.n	800d62e <__cvt+0x6a>
 800d662:	7803      	ldrb	r3, [r0, #0]
 800d664:	2b30      	cmp	r3, #48	@ 0x30
 800d666:	d10a      	bne.n	800d67e <__cvt+0xba>
 800d668:	2200      	movs	r2, #0
 800d66a:	2300      	movs	r3, #0
 800d66c:	4630      	mov	r0, r6
 800d66e:	4639      	mov	r1, r7
 800d670:	f7f3 fa62 	bl	8000b38 <__aeabi_dcmpeq>
 800d674:	b918      	cbnz	r0, 800d67e <__cvt+0xba>
 800d676:	f1c4 0401 	rsb	r4, r4, #1
 800d67a:	f8ca 4000 	str.w	r4, [sl]
 800d67e:	f8da 3000 	ldr.w	r3, [sl]
 800d682:	4499      	add	r9, r3
 800d684:	e7d3      	b.n	800d62e <__cvt+0x6a>
 800d686:	1c59      	adds	r1, r3, #1
 800d688:	9103      	str	r1, [sp, #12]
 800d68a:	701a      	strb	r2, [r3, #0]
 800d68c:	e7d9      	b.n	800d642 <__cvt+0x7e>

0800d68e <__exponent>:
 800d68e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d690:	2900      	cmp	r1, #0
 800d692:	bfba      	itte	lt
 800d694:	4249      	neglt	r1, r1
 800d696:	232d      	movlt	r3, #45	@ 0x2d
 800d698:	232b      	movge	r3, #43	@ 0x2b
 800d69a:	2909      	cmp	r1, #9
 800d69c:	7002      	strb	r2, [r0, #0]
 800d69e:	7043      	strb	r3, [r0, #1]
 800d6a0:	dd29      	ble.n	800d6f6 <__exponent+0x68>
 800d6a2:	f10d 0307 	add.w	r3, sp, #7
 800d6a6:	461d      	mov	r5, r3
 800d6a8:	270a      	movs	r7, #10
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	fbb1 f6f7 	udiv	r6, r1, r7
 800d6b0:	fb07 1416 	mls	r4, r7, r6, r1
 800d6b4:	3430      	adds	r4, #48	@ 0x30
 800d6b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d6ba:	460c      	mov	r4, r1
 800d6bc:	2c63      	cmp	r4, #99	@ 0x63
 800d6be:	f103 33ff 	add.w	r3, r3, #4294967295
 800d6c2:	4631      	mov	r1, r6
 800d6c4:	dcf1      	bgt.n	800d6aa <__exponent+0x1c>
 800d6c6:	3130      	adds	r1, #48	@ 0x30
 800d6c8:	1e94      	subs	r4, r2, #2
 800d6ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d6ce:	1c41      	adds	r1, r0, #1
 800d6d0:	4623      	mov	r3, r4
 800d6d2:	42ab      	cmp	r3, r5
 800d6d4:	d30a      	bcc.n	800d6ec <__exponent+0x5e>
 800d6d6:	f10d 0309 	add.w	r3, sp, #9
 800d6da:	1a9b      	subs	r3, r3, r2
 800d6dc:	42ac      	cmp	r4, r5
 800d6de:	bf88      	it	hi
 800d6e0:	2300      	movhi	r3, #0
 800d6e2:	3302      	adds	r3, #2
 800d6e4:	4403      	add	r3, r0
 800d6e6:	1a18      	subs	r0, r3, r0
 800d6e8:	b003      	add	sp, #12
 800d6ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d6f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d6f4:	e7ed      	b.n	800d6d2 <__exponent+0x44>
 800d6f6:	2330      	movs	r3, #48	@ 0x30
 800d6f8:	3130      	adds	r1, #48	@ 0x30
 800d6fa:	7083      	strb	r3, [r0, #2]
 800d6fc:	70c1      	strb	r1, [r0, #3]
 800d6fe:	1d03      	adds	r3, r0, #4
 800d700:	e7f1      	b.n	800d6e6 <__exponent+0x58>
	...

0800d704 <_printf_float>:
 800d704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d708:	b08d      	sub	sp, #52	@ 0x34
 800d70a:	460c      	mov	r4, r1
 800d70c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d710:	4616      	mov	r6, r2
 800d712:	461f      	mov	r7, r3
 800d714:	4605      	mov	r5, r0
 800d716:	f000 fd33 	bl	800e180 <_localeconv_r>
 800d71a:	6803      	ldr	r3, [r0, #0]
 800d71c:	9304      	str	r3, [sp, #16]
 800d71e:	4618      	mov	r0, r3
 800d720:	f7f2 fdde 	bl	80002e0 <strlen>
 800d724:	2300      	movs	r3, #0
 800d726:	930a      	str	r3, [sp, #40]	@ 0x28
 800d728:	f8d8 3000 	ldr.w	r3, [r8]
 800d72c:	9005      	str	r0, [sp, #20]
 800d72e:	3307      	adds	r3, #7
 800d730:	f023 0307 	bic.w	r3, r3, #7
 800d734:	f103 0208 	add.w	r2, r3, #8
 800d738:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d73c:	f8d4 b000 	ldr.w	fp, [r4]
 800d740:	f8c8 2000 	str.w	r2, [r8]
 800d744:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d748:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d74c:	9307      	str	r3, [sp, #28]
 800d74e:	f8cd 8018 	str.w	r8, [sp, #24]
 800d752:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d756:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d75a:	4b9c      	ldr	r3, [pc, #624]	@ (800d9cc <_printf_float+0x2c8>)
 800d75c:	f04f 32ff 	mov.w	r2, #4294967295
 800d760:	f7f3 fa1c 	bl	8000b9c <__aeabi_dcmpun>
 800d764:	bb70      	cbnz	r0, 800d7c4 <_printf_float+0xc0>
 800d766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d76a:	4b98      	ldr	r3, [pc, #608]	@ (800d9cc <_printf_float+0x2c8>)
 800d76c:	f04f 32ff 	mov.w	r2, #4294967295
 800d770:	f7f3 f9f6 	bl	8000b60 <__aeabi_dcmple>
 800d774:	bb30      	cbnz	r0, 800d7c4 <_printf_float+0xc0>
 800d776:	2200      	movs	r2, #0
 800d778:	2300      	movs	r3, #0
 800d77a:	4640      	mov	r0, r8
 800d77c:	4649      	mov	r1, r9
 800d77e:	f7f3 f9e5 	bl	8000b4c <__aeabi_dcmplt>
 800d782:	b110      	cbz	r0, 800d78a <_printf_float+0x86>
 800d784:	232d      	movs	r3, #45	@ 0x2d
 800d786:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d78a:	4a91      	ldr	r2, [pc, #580]	@ (800d9d0 <_printf_float+0x2cc>)
 800d78c:	4b91      	ldr	r3, [pc, #580]	@ (800d9d4 <_printf_float+0x2d0>)
 800d78e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d792:	bf94      	ite	ls
 800d794:	4690      	movls	r8, r2
 800d796:	4698      	movhi	r8, r3
 800d798:	2303      	movs	r3, #3
 800d79a:	6123      	str	r3, [r4, #16]
 800d79c:	f02b 0304 	bic.w	r3, fp, #4
 800d7a0:	6023      	str	r3, [r4, #0]
 800d7a2:	f04f 0900 	mov.w	r9, #0
 800d7a6:	9700      	str	r7, [sp, #0]
 800d7a8:	4633      	mov	r3, r6
 800d7aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d7ac:	4621      	mov	r1, r4
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	f000 f9d2 	bl	800db58 <_printf_common>
 800d7b4:	3001      	adds	r0, #1
 800d7b6:	f040 808d 	bne.w	800d8d4 <_printf_float+0x1d0>
 800d7ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d7be:	b00d      	add	sp, #52	@ 0x34
 800d7c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7c4:	4642      	mov	r2, r8
 800d7c6:	464b      	mov	r3, r9
 800d7c8:	4640      	mov	r0, r8
 800d7ca:	4649      	mov	r1, r9
 800d7cc:	f7f3 f9e6 	bl	8000b9c <__aeabi_dcmpun>
 800d7d0:	b140      	cbz	r0, 800d7e4 <_printf_float+0xe0>
 800d7d2:	464b      	mov	r3, r9
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	bfbc      	itt	lt
 800d7d8:	232d      	movlt	r3, #45	@ 0x2d
 800d7da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d7de:	4a7e      	ldr	r2, [pc, #504]	@ (800d9d8 <_printf_float+0x2d4>)
 800d7e0:	4b7e      	ldr	r3, [pc, #504]	@ (800d9dc <_printf_float+0x2d8>)
 800d7e2:	e7d4      	b.n	800d78e <_printf_float+0x8a>
 800d7e4:	6863      	ldr	r3, [r4, #4]
 800d7e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d7ea:	9206      	str	r2, [sp, #24]
 800d7ec:	1c5a      	adds	r2, r3, #1
 800d7ee:	d13b      	bne.n	800d868 <_printf_float+0x164>
 800d7f0:	2306      	movs	r3, #6
 800d7f2:	6063      	str	r3, [r4, #4]
 800d7f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	6022      	str	r2, [r4, #0]
 800d7fc:	9303      	str	r3, [sp, #12]
 800d7fe:	ab0a      	add	r3, sp, #40	@ 0x28
 800d800:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d804:	ab09      	add	r3, sp, #36	@ 0x24
 800d806:	9300      	str	r3, [sp, #0]
 800d808:	6861      	ldr	r1, [r4, #4]
 800d80a:	ec49 8b10 	vmov	d0, r8, r9
 800d80e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d812:	4628      	mov	r0, r5
 800d814:	f7ff fed6 	bl	800d5c4 <__cvt>
 800d818:	9b06      	ldr	r3, [sp, #24]
 800d81a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d81c:	2b47      	cmp	r3, #71	@ 0x47
 800d81e:	4680      	mov	r8, r0
 800d820:	d129      	bne.n	800d876 <_printf_float+0x172>
 800d822:	1cc8      	adds	r0, r1, #3
 800d824:	db02      	blt.n	800d82c <_printf_float+0x128>
 800d826:	6863      	ldr	r3, [r4, #4]
 800d828:	4299      	cmp	r1, r3
 800d82a:	dd41      	ble.n	800d8b0 <_printf_float+0x1ac>
 800d82c:	f1aa 0a02 	sub.w	sl, sl, #2
 800d830:	fa5f fa8a 	uxtb.w	sl, sl
 800d834:	3901      	subs	r1, #1
 800d836:	4652      	mov	r2, sl
 800d838:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d83c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d83e:	f7ff ff26 	bl	800d68e <__exponent>
 800d842:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d844:	1813      	adds	r3, r2, r0
 800d846:	2a01      	cmp	r2, #1
 800d848:	4681      	mov	r9, r0
 800d84a:	6123      	str	r3, [r4, #16]
 800d84c:	dc02      	bgt.n	800d854 <_printf_float+0x150>
 800d84e:	6822      	ldr	r2, [r4, #0]
 800d850:	07d2      	lsls	r2, r2, #31
 800d852:	d501      	bpl.n	800d858 <_printf_float+0x154>
 800d854:	3301      	adds	r3, #1
 800d856:	6123      	str	r3, [r4, #16]
 800d858:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d0a2      	beq.n	800d7a6 <_printf_float+0xa2>
 800d860:	232d      	movs	r3, #45	@ 0x2d
 800d862:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d866:	e79e      	b.n	800d7a6 <_printf_float+0xa2>
 800d868:	9a06      	ldr	r2, [sp, #24]
 800d86a:	2a47      	cmp	r2, #71	@ 0x47
 800d86c:	d1c2      	bne.n	800d7f4 <_printf_float+0xf0>
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d1c0      	bne.n	800d7f4 <_printf_float+0xf0>
 800d872:	2301      	movs	r3, #1
 800d874:	e7bd      	b.n	800d7f2 <_printf_float+0xee>
 800d876:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d87a:	d9db      	bls.n	800d834 <_printf_float+0x130>
 800d87c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d880:	d118      	bne.n	800d8b4 <_printf_float+0x1b0>
 800d882:	2900      	cmp	r1, #0
 800d884:	6863      	ldr	r3, [r4, #4]
 800d886:	dd0b      	ble.n	800d8a0 <_printf_float+0x19c>
 800d888:	6121      	str	r1, [r4, #16]
 800d88a:	b913      	cbnz	r3, 800d892 <_printf_float+0x18e>
 800d88c:	6822      	ldr	r2, [r4, #0]
 800d88e:	07d0      	lsls	r0, r2, #31
 800d890:	d502      	bpl.n	800d898 <_printf_float+0x194>
 800d892:	3301      	adds	r3, #1
 800d894:	440b      	add	r3, r1
 800d896:	6123      	str	r3, [r4, #16]
 800d898:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d89a:	f04f 0900 	mov.w	r9, #0
 800d89e:	e7db      	b.n	800d858 <_printf_float+0x154>
 800d8a0:	b913      	cbnz	r3, 800d8a8 <_printf_float+0x1a4>
 800d8a2:	6822      	ldr	r2, [r4, #0]
 800d8a4:	07d2      	lsls	r2, r2, #31
 800d8a6:	d501      	bpl.n	800d8ac <_printf_float+0x1a8>
 800d8a8:	3302      	adds	r3, #2
 800d8aa:	e7f4      	b.n	800d896 <_printf_float+0x192>
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	e7f2      	b.n	800d896 <_printf_float+0x192>
 800d8b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d8b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8b6:	4299      	cmp	r1, r3
 800d8b8:	db05      	blt.n	800d8c6 <_printf_float+0x1c2>
 800d8ba:	6823      	ldr	r3, [r4, #0]
 800d8bc:	6121      	str	r1, [r4, #16]
 800d8be:	07d8      	lsls	r0, r3, #31
 800d8c0:	d5ea      	bpl.n	800d898 <_printf_float+0x194>
 800d8c2:	1c4b      	adds	r3, r1, #1
 800d8c4:	e7e7      	b.n	800d896 <_printf_float+0x192>
 800d8c6:	2900      	cmp	r1, #0
 800d8c8:	bfd4      	ite	le
 800d8ca:	f1c1 0202 	rsble	r2, r1, #2
 800d8ce:	2201      	movgt	r2, #1
 800d8d0:	4413      	add	r3, r2
 800d8d2:	e7e0      	b.n	800d896 <_printf_float+0x192>
 800d8d4:	6823      	ldr	r3, [r4, #0]
 800d8d6:	055a      	lsls	r2, r3, #21
 800d8d8:	d407      	bmi.n	800d8ea <_printf_float+0x1e6>
 800d8da:	6923      	ldr	r3, [r4, #16]
 800d8dc:	4642      	mov	r2, r8
 800d8de:	4631      	mov	r1, r6
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	47b8      	blx	r7
 800d8e4:	3001      	adds	r0, #1
 800d8e6:	d12b      	bne.n	800d940 <_printf_float+0x23c>
 800d8e8:	e767      	b.n	800d7ba <_printf_float+0xb6>
 800d8ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d8ee:	f240 80dd 	bls.w	800daac <_printf_float+0x3a8>
 800d8f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	f7f3 f91d 	bl	8000b38 <__aeabi_dcmpeq>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d033      	beq.n	800d96a <_printf_float+0x266>
 800d902:	4a37      	ldr	r2, [pc, #220]	@ (800d9e0 <_printf_float+0x2dc>)
 800d904:	2301      	movs	r3, #1
 800d906:	4631      	mov	r1, r6
 800d908:	4628      	mov	r0, r5
 800d90a:	47b8      	blx	r7
 800d90c:	3001      	adds	r0, #1
 800d90e:	f43f af54 	beq.w	800d7ba <_printf_float+0xb6>
 800d912:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d916:	4543      	cmp	r3, r8
 800d918:	db02      	blt.n	800d920 <_printf_float+0x21c>
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	07d8      	lsls	r0, r3, #31
 800d91e:	d50f      	bpl.n	800d940 <_printf_float+0x23c>
 800d920:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d924:	4631      	mov	r1, r6
 800d926:	4628      	mov	r0, r5
 800d928:	47b8      	blx	r7
 800d92a:	3001      	adds	r0, #1
 800d92c:	f43f af45 	beq.w	800d7ba <_printf_float+0xb6>
 800d930:	f04f 0900 	mov.w	r9, #0
 800d934:	f108 38ff 	add.w	r8, r8, #4294967295
 800d938:	f104 0a1a 	add.w	sl, r4, #26
 800d93c:	45c8      	cmp	r8, r9
 800d93e:	dc09      	bgt.n	800d954 <_printf_float+0x250>
 800d940:	6823      	ldr	r3, [r4, #0]
 800d942:	079b      	lsls	r3, r3, #30
 800d944:	f100 8103 	bmi.w	800db4e <_printf_float+0x44a>
 800d948:	68e0      	ldr	r0, [r4, #12]
 800d94a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d94c:	4298      	cmp	r0, r3
 800d94e:	bfb8      	it	lt
 800d950:	4618      	movlt	r0, r3
 800d952:	e734      	b.n	800d7be <_printf_float+0xba>
 800d954:	2301      	movs	r3, #1
 800d956:	4652      	mov	r2, sl
 800d958:	4631      	mov	r1, r6
 800d95a:	4628      	mov	r0, r5
 800d95c:	47b8      	blx	r7
 800d95e:	3001      	adds	r0, #1
 800d960:	f43f af2b 	beq.w	800d7ba <_printf_float+0xb6>
 800d964:	f109 0901 	add.w	r9, r9, #1
 800d968:	e7e8      	b.n	800d93c <_printf_float+0x238>
 800d96a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	dc39      	bgt.n	800d9e4 <_printf_float+0x2e0>
 800d970:	4a1b      	ldr	r2, [pc, #108]	@ (800d9e0 <_printf_float+0x2dc>)
 800d972:	2301      	movs	r3, #1
 800d974:	4631      	mov	r1, r6
 800d976:	4628      	mov	r0, r5
 800d978:	47b8      	blx	r7
 800d97a:	3001      	adds	r0, #1
 800d97c:	f43f af1d 	beq.w	800d7ba <_printf_float+0xb6>
 800d980:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d984:	ea59 0303 	orrs.w	r3, r9, r3
 800d988:	d102      	bne.n	800d990 <_printf_float+0x28c>
 800d98a:	6823      	ldr	r3, [r4, #0]
 800d98c:	07d9      	lsls	r1, r3, #31
 800d98e:	d5d7      	bpl.n	800d940 <_printf_float+0x23c>
 800d990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d994:	4631      	mov	r1, r6
 800d996:	4628      	mov	r0, r5
 800d998:	47b8      	blx	r7
 800d99a:	3001      	adds	r0, #1
 800d99c:	f43f af0d 	beq.w	800d7ba <_printf_float+0xb6>
 800d9a0:	f04f 0a00 	mov.w	sl, #0
 800d9a4:	f104 0b1a 	add.w	fp, r4, #26
 800d9a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9aa:	425b      	negs	r3, r3
 800d9ac:	4553      	cmp	r3, sl
 800d9ae:	dc01      	bgt.n	800d9b4 <_printf_float+0x2b0>
 800d9b0:	464b      	mov	r3, r9
 800d9b2:	e793      	b.n	800d8dc <_printf_float+0x1d8>
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	465a      	mov	r2, fp
 800d9b8:	4631      	mov	r1, r6
 800d9ba:	4628      	mov	r0, r5
 800d9bc:	47b8      	blx	r7
 800d9be:	3001      	adds	r0, #1
 800d9c0:	f43f aefb 	beq.w	800d7ba <_printf_float+0xb6>
 800d9c4:	f10a 0a01 	add.w	sl, sl, #1
 800d9c8:	e7ee      	b.n	800d9a8 <_printf_float+0x2a4>
 800d9ca:	bf00      	nop
 800d9cc:	7fefffff 	.word	0x7fefffff
 800d9d0:	080115f8 	.word	0x080115f8
 800d9d4:	080115fc 	.word	0x080115fc
 800d9d8:	08011600 	.word	0x08011600
 800d9dc:	08011604 	.word	0x08011604
 800d9e0:	08011608 	.word	0x08011608
 800d9e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d9e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d9ea:	4553      	cmp	r3, sl
 800d9ec:	bfa8      	it	ge
 800d9ee:	4653      	movge	r3, sl
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	4699      	mov	r9, r3
 800d9f4:	dc36      	bgt.n	800da64 <_printf_float+0x360>
 800d9f6:	f04f 0b00 	mov.w	fp, #0
 800d9fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d9fe:	f104 021a 	add.w	r2, r4, #26
 800da02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800da04:	9306      	str	r3, [sp, #24]
 800da06:	eba3 0309 	sub.w	r3, r3, r9
 800da0a:	455b      	cmp	r3, fp
 800da0c:	dc31      	bgt.n	800da72 <_printf_float+0x36e>
 800da0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da10:	459a      	cmp	sl, r3
 800da12:	dc3a      	bgt.n	800da8a <_printf_float+0x386>
 800da14:	6823      	ldr	r3, [r4, #0]
 800da16:	07da      	lsls	r2, r3, #31
 800da18:	d437      	bmi.n	800da8a <_printf_float+0x386>
 800da1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da1c:	ebaa 0903 	sub.w	r9, sl, r3
 800da20:	9b06      	ldr	r3, [sp, #24]
 800da22:	ebaa 0303 	sub.w	r3, sl, r3
 800da26:	4599      	cmp	r9, r3
 800da28:	bfa8      	it	ge
 800da2a:	4699      	movge	r9, r3
 800da2c:	f1b9 0f00 	cmp.w	r9, #0
 800da30:	dc33      	bgt.n	800da9a <_printf_float+0x396>
 800da32:	f04f 0800 	mov.w	r8, #0
 800da36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da3a:	f104 0b1a 	add.w	fp, r4, #26
 800da3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da40:	ebaa 0303 	sub.w	r3, sl, r3
 800da44:	eba3 0309 	sub.w	r3, r3, r9
 800da48:	4543      	cmp	r3, r8
 800da4a:	f77f af79 	ble.w	800d940 <_printf_float+0x23c>
 800da4e:	2301      	movs	r3, #1
 800da50:	465a      	mov	r2, fp
 800da52:	4631      	mov	r1, r6
 800da54:	4628      	mov	r0, r5
 800da56:	47b8      	blx	r7
 800da58:	3001      	adds	r0, #1
 800da5a:	f43f aeae 	beq.w	800d7ba <_printf_float+0xb6>
 800da5e:	f108 0801 	add.w	r8, r8, #1
 800da62:	e7ec      	b.n	800da3e <_printf_float+0x33a>
 800da64:	4642      	mov	r2, r8
 800da66:	4631      	mov	r1, r6
 800da68:	4628      	mov	r0, r5
 800da6a:	47b8      	blx	r7
 800da6c:	3001      	adds	r0, #1
 800da6e:	d1c2      	bne.n	800d9f6 <_printf_float+0x2f2>
 800da70:	e6a3      	b.n	800d7ba <_printf_float+0xb6>
 800da72:	2301      	movs	r3, #1
 800da74:	4631      	mov	r1, r6
 800da76:	4628      	mov	r0, r5
 800da78:	9206      	str	r2, [sp, #24]
 800da7a:	47b8      	blx	r7
 800da7c:	3001      	adds	r0, #1
 800da7e:	f43f ae9c 	beq.w	800d7ba <_printf_float+0xb6>
 800da82:	9a06      	ldr	r2, [sp, #24]
 800da84:	f10b 0b01 	add.w	fp, fp, #1
 800da88:	e7bb      	b.n	800da02 <_printf_float+0x2fe>
 800da8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da8e:	4631      	mov	r1, r6
 800da90:	4628      	mov	r0, r5
 800da92:	47b8      	blx	r7
 800da94:	3001      	adds	r0, #1
 800da96:	d1c0      	bne.n	800da1a <_printf_float+0x316>
 800da98:	e68f      	b.n	800d7ba <_printf_float+0xb6>
 800da9a:	9a06      	ldr	r2, [sp, #24]
 800da9c:	464b      	mov	r3, r9
 800da9e:	4442      	add	r2, r8
 800daa0:	4631      	mov	r1, r6
 800daa2:	4628      	mov	r0, r5
 800daa4:	47b8      	blx	r7
 800daa6:	3001      	adds	r0, #1
 800daa8:	d1c3      	bne.n	800da32 <_printf_float+0x32e>
 800daaa:	e686      	b.n	800d7ba <_printf_float+0xb6>
 800daac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dab0:	f1ba 0f01 	cmp.w	sl, #1
 800dab4:	dc01      	bgt.n	800daba <_printf_float+0x3b6>
 800dab6:	07db      	lsls	r3, r3, #31
 800dab8:	d536      	bpl.n	800db28 <_printf_float+0x424>
 800daba:	2301      	movs	r3, #1
 800dabc:	4642      	mov	r2, r8
 800dabe:	4631      	mov	r1, r6
 800dac0:	4628      	mov	r0, r5
 800dac2:	47b8      	blx	r7
 800dac4:	3001      	adds	r0, #1
 800dac6:	f43f ae78 	beq.w	800d7ba <_printf_float+0xb6>
 800daca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dace:	4631      	mov	r1, r6
 800dad0:	4628      	mov	r0, r5
 800dad2:	47b8      	blx	r7
 800dad4:	3001      	adds	r0, #1
 800dad6:	f43f ae70 	beq.w	800d7ba <_printf_float+0xb6>
 800dada:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dade:	2200      	movs	r2, #0
 800dae0:	2300      	movs	r3, #0
 800dae2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dae6:	f7f3 f827 	bl	8000b38 <__aeabi_dcmpeq>
 800daea:	b9c0      	cbnz	r0, 800db1e <_printf_float+0x41a>
 800daec:	4653      	mov	r3, sl
 800daee:	f108 0201 	add.w	r2, r8, #1
 800daf2:	4631      	mov	r1, r6
 800daf4:	4628      	mov	r0, r5
 800daf6:	47b8      	blx	r7
 800daf8:	3001      	adds	r0, #1
 800dafa:	d10c      	bne.n	800db16 <_printf_float+0x412>
 800dafc:	e65d      	b.n	800d7ba <_printf_float+0xb6>
 800dafe:	2301      	movs	r3, #1
 800db00:	465a      	mov	r2, fp
 800db02:	4631      	mov	r1, r6
 800db04:	4628      	mov	r0, r5
 800db06:	47b8      	blx	r7
 800db08:	3001      	adds	r0, #1
 800db0a:	f43f ae56 	beq.w	800d7ba <_printf_float+0xb6>
 800db0e:	f108 0801 	add.w	r8, r8, #1
 800db12:	45d0      	cmp	r8, sl
 800db14:	dbf3      	blt.n	800dafe <_printf_float+0x3fa>
 800db16:	464b      	mov	r3, r9
 800db18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800db1c:	e6df      	b.n	800d8de <_printf_float+0x1da>
 800db1e:	f04f 0800 	mov.w	r8, #0
 800db22:	f104 0b1a 	add.w	fp, r4, #26
 800db26:	e7f4      	b.n	800db12 <_printf_float+0x40e>
 800db28:	2301      	movs	r3, #1
 800db2a:	4642      	mov	r2, r8
 800db2c:	e7e1      	b.n	800daf2 <_printf_float+0x3ee>
 800db2e:	2301      	movs	r3, #1
 800db30:	464a      	mov	r2, r9
 800db32:	4631      	mov	r1, r6
 800db34:	4628      	mov	r0, r5
 800db36:	47b8      	blx	r7
 800db38:	3001      	adds	r0, #1
 800db3a:	f43f ae3e 	beq.w	800d7ba <_printf_float+0xb6>
 800db3e:	f108 0801 	add.w	r8, r8, #1
 800db42:	68e3      	ldr	r3, [r4, #12]
 800db44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800db46:	1a5b      	subs	r3, r3, r1
 800db48:	4543      	cmp	r3, r8
 800db4a:	dcf0      	bgt.n	800db2e <_printf_float+0x42a>
 800db4c:	e6fc      	b.n	800d948 <_printf_float+0x244>
 800db4e:	f04f 0800 	mov.w	r8, #0
 800db52:	f104 0919 	add.w	r9, r4, #25
 800db56:	e7f4      	b.n	800db42 <_printf_float+0x43e>

0800db58 <_printf_common>:
 800db58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db5c:	4616      	mov	r6, r2
 800db5e:	4698      	mov	r8, r3
 800db60:	688a      	ldr	r2, [r1, #8]
 800db62:	690b      	ldr	r3, [r1, #16]
 800db64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800db68:	4293      	cmp	r3, r2
 800db6a:	bfb8      	it	lt
 800db6c:	4613      	movlt	r3, r2
 800db6e:	6033      	str	r3, [r6, #0]
 800db70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800db74:	4607      	mov	r7, r0
 800db76:	460c      	mov	r4, r1
 800db78:	b10a      	cbz	r2, 800db7e <_printf_common+0x26>
 800db7a:	3301      	adds	r3, #1
 800db7c:	6033      	str	r3, [r6, #0]
 800db7e:	6823      	ldr	r3, [r4, #0]
 800db80:	0699      	lsls	r1, r3, #26
 800db82:	bf42      	ittt	mi
 800db84:	6833      	ldrmi	r3, [r6, #0]
 800db86:	3302      	addmi	r3, #2
 800db88:	6033      	strmi	r3, [r6, #0]
 800db8a:	6825      	ldr	r5, [r4, #0]
 800db8c:	f015 0506 	ands.w	r5, r5, #6
 800db90:	d106      	bne.n	800dba0 <_printf_common+0x48>
 800db92:	f104 0a19 	add.w	sl, r4, #25
 800db96:	68e3      	ldr	r3, [r4, #12]
 800db98:	6832      	ldr	r2, [r6, #0]
 800db9a:	1a9b      	subs	r3, r3, r2
 800db9c:	42ab      	cmp	r3, r5
 800db9e:	dc26      	bgt.n	800dbee <_printf_common+0x96>
 800dba0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dba4:	6822      	ldr	r2, [r4, #0]
 800dba6:	3b00      	subs	r3, #0
 800dba8:	bf18      	it	ne
 800dbaa:	2301      	movne	r3, #1
 800dbac:	0692      	lsls	r2, r2, #26
 800dbae:	d42b      	bmi.n	800dc08 <_printf_common+0xb0>
 800dbb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dbb4:	4641      	mov	r1, r8
 800dbb6:	4638      	mov	r0, r7
 800dbb8:	47c8      	blx	r9
 800dbba:	3001      	adds	r0, #1
 800dbbc:	d01e      	beq.n	800dbfc <_printf_common+0xa4>
 800dbbe:	6823      	ldr	r3, [r4, #0]
 800dbc0:	6922      	ldr	r2, [r4, #16]
 800dbc2:	f003 0306 	and.w	r3, r3, #6
 800dbc6:	2b04      	cmp	r3, #4
 800dbc8:	bf02      	ittt	eq
 800dbca:	68e5      	ldreq	r5, [r4, #12]
 800dbcc:	6833      	ldreq	r3, [r6, #0]
 800dbce:	1aed      	subeq	r5, r5, r3
 800dbd0:	68a3      	ldr	r3, [r4, #8]
 800dbd2:	bf0c      	ite	eq
 800dbd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dbd8:	2500      	movne	r5, #0
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	bfc4      	itt	gt
 800dbde:	1a9b      	subgt	r3, r3, r2
 800dbe0:	18ed      	addgt	r5, r5, r3
 800dbe2:	2600      	movs	r6, #0
 800dbe4:	341a      	adds	r4, #26
 800dbe6:	42b5      	cmp	r5, r6
 800dbe8:	d11a      	bne.n	800dc20 <_printf_common+0xc8>
 800dbea:	2000      	movs	r0, #0
 800dbec:	e008      	b.n	800dc00 <_printf_common+0xa8>
 800dbee:	2301      	movs	r3, #1
 800dbf0:	4652      	mov	r2, sl
 800dbf2:	4641      	mov	r1, r8
 800dbf4:	4638      	mov	r0, r7
 800dbf6:	47c8      	blx	r9
 800dbf8:	3001      	adds	r0, #1
 800dbfa:	d103      	bne.n	800dc04 <_printf_common+0xac>
 800dbfc:	f04f 30ff 	mov.w	r0, #4294967295
 800dc00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc04:	3501      	adds	r5, #1
 800dc06:	e7c6      	b.n	800db96 <_printf_common+0x3e>
 800dc08:	18e1      	adds	r1, r4, r3
 800dc0a:	1c5a      	adds	r2, r3, #1
 800dc0c:	2030      	movs	r0, #48	@ 0x30
 800dc0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800dc12:	4422      	add	r2, r4
 800dc14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dc18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dc1c:	3302      	adds	r3, #2
 800dc1e:	e7c7      	b.n	800dbb0 <_printf_common+0x58>
 800dc20:	2301      	movs	r3, #1
 800dc22:	4622      	mov	r2, r4
 800dc24:	4641      	mov	r1, r8
 800dc26:	4638      	mov	r0, r7
 800dc28:	47c8      	blx	r9
 800dc2a:	3001      	adds	r0, #1
 800dc2c:	d0e6      	beq.n	800dbfc <_printf_common+0xa4>
 800dc2e:	3601      	adds	r6, #1
 800dc30:	e7d9      	b.n	800dbe6 <_printf_common+0x8e>
	...

0800dc34 <_printf_i>:
 800dc34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc38:	7e0f      	ldrb	r7, [r1, #24]
 800dc3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dc3c:	2f78      	cmp	r7, #120	@ 0x78
 800dc3e:	4691      	mov	r9, r2
 800dc40:	4680      	mov	r8, r0
 800dc42:	460c      	mov	r4, r1
 800dc44:	469a      	mov	sl, r3
 800dc46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dc4a:	d807      	bhi.n	800dc5c <_printf_i+0x28>
 800dc4c:	2f62      	cmp	r7, #98	@ 0x62
 800dc4e:	d80a      	bhi.n	800dc66 <_printf_i+0x32>
 800dc50:	2f00      	cmp	r7, #0
 800dc52:	f000 80d2 	beq.w	800ddfa <_printf_i+0x1c6>
 800dc56:	2f58      	cmp	r7, #88	@ 0x58
 800dc58:	f000 80b9 	beq.w	800ddce <_printf_i+0x19a>
 800dc5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dc60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dc64:	e03a      	b.n	800dcdc <_printf_i+0xa8>
 800dc66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dc6a:	2b15      	cmp	r3, #21
 800dc6c:	d8f6      	bhi.n	800dc5c <_printf_i+0x28>
 800dc6e:	a101      	add	r1, pc, #4	@ (adr r1, 800dc74 <_printf_i+0x40>)
 800dc70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dc74:	0800dccd 	.word	0x0800dccd
 800dc78:	0800dce1 	.word	0x0800dce1
 800dc7c:	0800dc5d 	.word	0x0800dc5d
 800dc80:	0800dc5d 	.word	0x0800dc5d
 800dc84:	0800dc5d 	.word	0x0800dc5d
 800dc88:	0800dc5d 	.word	0x0800dc5d
 800dc8c:	0800dce1 	.word	0x0800dce1
 800dc90:	0800dc5d 	.word	0x0800dc5d
 800dc94:	0800dc5d 	.word	0x0800dc5d
 800dc98:	0800dc5d 	.word	0x0800dc5d
 800dc9c:	0800dc5d 	.word	0x0800dc5d
 800dca0:	0800dde1 	.word	0x0800dde1
 800dca4:	0800dd0b 	.word	0x0800dd0b
 800dca8:	0800dd9b 	.word	0x0800dd9b
 800dcac:	0800dc5d 	.word	0x0800dc5d
 800dcb0:	0800dc5d 	.word	0x0800dc5d
 800dcb4:	0800de03 	.word	0x0800de03
 800dcb8:	0800dc5d 	.word	0x0800dc5d
 800dcbc:	0800dd0b 	.word	0x0800dd0b
 800dcc0:	0800dc5d 	.word	0x0800dc5d
 800dcc4:	0800dc5d 	.word	0x0800dc5d
 800dcc8:	0800dda3 	.word	0x0800dda3
 800dccc:	6833      	ldr	r3, [r6, #0]
 800dcce:	1d1a      	adds	r2, r3, #4
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	6032      	str	r2, [r6, #0]
 800dcd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dcd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dcdc:	2301      	movs	r3, #1
 800dcde:	e09d      	b.n	800de1c <_printf_i+0x1e8>
 800dce0:	6833      	ldr	r3, [r6, #0]
 800dce2:	6820      	ldr	r0, [r4, #0]
 800dce4:	1d19      	adds	r1, r3, #4
 800dce6:	6031      	str	r1, [r6, #0]
 800dce8:	0606      	lsls	r6, r0, #24
 800dcea:	d501      	bpl.n	800dcf0 <_printf_i+0xbc>
 800dcec:	681d      	ldr	r5, [r3, #0]
 800dcee:	e003      	b.n	800dcf8 <_printf_i+0xc4>
 800dcf0:	0645      	lsls	r5, r0, #25
 800dcf2:	d5fb      	bpl.n	800dcec <_printf_i+0xb8>
 800dcf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dcf8:	2d00      	cmp	r5, #0
 800dcfa:	da03      	bge.n	800dd04 <_printf_i+0xd0>
 800dcfc:	232d      	movs	r3, #45	@ 0x2d
 800dcfe:	426d      	negs	r5, r5
 800dd00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd04:	4859      	ldr	r0, [pc, #356]	@ (800de6c <_printf_i+0x238>)
 800dd06:	230a      	movs	r3, #10
 800dd08:	e011      	b.n	800dd2e <_printf_i+0xfa>
 800dd0a:	6821      	ldr	r1, [r4, #0]
 800dd0c:	6833      	ldr	r3, [r6, #0]
 800dd0e:	0608      	lsls	r0, r1, #24
 800dd10:	f853 5b04 	ldr.w	r5, [r3], #4
 800dd14:	d402      	bmi.n	800dd1c <_printf_i+0xe8>
 800dd16:	0649      	lsls	r1, r1, #25
 800dd18:	bf48      	it	mi
 800dd1a:	b2ad      	uxthmi	r5, r5
 800dd1c:	2f6f      	cmp	r7, #111	@ 0x6f
 800dd1e:	4853      	ldr	r0, [pc, #332]	@ (800de6c <_printf_i+0x238>)
 800dd20:	6033      	str	r3, [r6, #0]
 800dd22:	bf14      	ite	ne
 800dd24:	230a      	movne	r3, #10
 800dd26:	2308      	moveq	r3, #8
 800dd28:	2100      	movs	r1, #0
 800dd2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dd2e:	6866      	ldr	r6, [r4, #4]
 800dd30:	60a6      	str	r6, [r4, #8]
 800dd32:	2e00      	cmp	r6, #0
 800dd34:	bfa2      	ittt	ge
 800dd36:	6821      	ldrge	r1, [r4, #0]
 800dd38:	f021 0104 	bicge.w	r1, r1, #4
 800dd3c:	6021      	strge	r1, [r4, #0]
 800dd3e:	b90d      	cbnz	r5, 800dd44 <_printf_i+0x110>
 800dd40:	2e00      	cmp	r6, #0
 800dd42:	d04b      	beq.n	800dddc <_printf_i+0x1a8>
 800dd44:	4616      	mov	r6, r2
 800dd46:	fbb5 f1f3 	udiv	r1, r5, r3
 800dd4a:	fb03 5711 	mls	r7, r3, r1, r5
 800dd4e:	5dc7      	ldrb	r7, [r0, r7]
 800dd50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dd54:	462f      	mov	r7, r5
 800dd56:	42bb      	cmp	r3, r7
 800dd58:	460d      	mov	r5, r1
 800dd5a:	d9f4      	bls.n	800dd46 <_printf_i+0x112>
 800dd5c:	2b08      	cmp	r3, #8
 800dd5e:	d10b      	bne.n	800dd78 <_printf_i+0x144>
 800dd60:	6823      	ldr	r3, [r4, #0]
 800dd62:	07df      	lsls	r7, r3, #31
 800dd64:	d508      	bpl.n	800dd78 <_printf_i+0x144>
 800dd66:	6923      	ldr	r3, [r4, #16]
 800dd68:	6861      	ldr	r1, [r4, #4]
 800dd6a:	4299      	cmp	r1, r3
 800dd6c:	bfde      	ittt	le
 800dd6e:	2330      	movle	r3, #48	@ 0x30
 800dd70:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dd74:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dd78:	1b92      	subs	r2, r2, r6
 800dd7a:	6122      	str	r2, [r4, #16]
 800dd7c:	f8cd a000 	str.w	sl, [sp]
 800dd80:	464b      	mov	r3, r9
 800dd82:	aa03      	add	r2, sp, #12
 800dd84:	4621      	mov	r1, r4
 800dd86:	4640      	mov	r0, r8
 800dd88:	f7ff fee6 	bl	800db58 <_printf_common>
 800dd8c:	3001      	adds	r0, #1
 800dd8e:	d14a      	bne.n	800de26 <_printf_i+0x1f2>
 800dd90:	f04f 30ff 	mov.w	r0, #4294967295
 800dd94:	b004      	add	sp, #16
 800dd96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd9a:	6823      	ldr	r3, [r4, #0]
 800dd9c:	f043 0320 	orr.w	r3, r3, #32
 800dda0:	6023      	str	r3, [r4, #0]
 800dda2:	4833      	ldr	r0, [pc, #204]	@ (800de70 <_printf_i+0x23c>)
 800dda4:	2778      	movs	r7, #120	@ 0x78
 800dda6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ddaa:	6823      	ldr	r3, [r4, #0]
 800ddac:	6831      	ldr	r1, [r6, #0]
 800ddae:	061f      	lsls	r7, r3, #24
 800ddb0:	f851 5b04 	ldr.w	r5, [r1], #4
 800ddb4:	d402      	bmi.n	800ddbc <_printf_i+0x188>
 800ddb6:	065f      	lsls	r7, r3, #25
 800ddb8:	bf48      	it	mi
 800ddba:	b2ad      	uxthmi	r5, r5
 800ddbc:	6031      	str	r1, [r6, #0]
 800ddbe:	07d9      	lsls	r1, r3, #31
 800ddc0:	bf44      	itt	mi
 800ddc2:	f043 0320 	orrmi.w	r3, r3, #32
 800ddc6:	6023      	strmi	r3, [r4, #0]
 800ddc8:	b11d      	cbz	r5, 800ddd2 <_printf_i+0x19e>
 800ddca:	2310      	movs	r3, #16
 800ddcc:	e7ac      	b.n	800dd28 <_printf_i+0xf4>
 800ddce:	4827      	ldr	r0, [pc, #156]	@ (800de6c <_printf_i+0x238>)
 800ddd0:	e7e9      	b.n	800dda6 <_printf_i+0x172>
 800ddd2:	6823      	ldr	r3, [r4, #0]
 800ddd4:	f023 0320 	bic.w	r3, r3, #32
 800ddd8:	6023      	str	r3, [r4, #0]
 800ddda:	e7f6      	b.n	800ddca <_printf_i+0x196>
 800dddc:	4616      	mov	r6, r2
 800ddde:	e7bd      	b.n	800dd5c <_printf_i+0x128>
 800dde0:	6833      	ldr	r3, [r6, #0]
 800dde2:	6825      	ldr	r5, [r4, #0]
 800dde4:	6961      	ldr	r1, [r4, #20]
 800dde6:	1d18      	adds	r0, r3, #4
 800dde8:	6030      	str	r0, [r6, #0]
 800ddea:	062e      	lsls	r6, r5, #24
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	d501      	bpl.n	800ddf4 <_printf_i+0x1c0>
 800ddf0:	6019      	str	r1, [r3, #0]
 800ddf2:	e002      	b.n	800ddfa <_printf_i+0x1c6>
 800ddf4:	0668      	lsls	r0, r5, #25
 800ddf6:	d5fb      	bpl.n	800ddf0 <_printf_i+0x1bc>
 800ddf8:	8019      	strh	r1, [r3, #0]
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	6123      	str	r3, [r4, #16]
 800ddfe:	4616      	mov	r6, r2
 800de00:	e7bc      	b.n	800dd7c <_printf_i+0x148>
 800de02:	6833      	ldr	r3, [r6, #0]
 800de04:	1d1a      	adds	r2, r3, #4
 800de06:	6032      	str	r2, [r6, #0]
 800de08:	681e      	ldr	r6, [r3, #0]
 800de0a:	6862      	ldr	r2, [r4, #4]
 800de0c:	2100      	movs	r1, #0
 800de0e:	4630      	mov	r0, r6
 800de10:	f7f2 fa16 	bl	8000240 <memchr>
 800de14:	b108      	cbz	r0, 800de1a <_printf_i+0x1e6>
 800de16:	1b80      	subs	r0, r0, r6
 800de18:	6060      	str	r0, [r4, #4]
 800de1a:	6863      	ldr	r3, [r4, #4]
 800de1c:	6123      	str	r3, [r4, #16]
 800de1e:	2300      	movs	r3, #0
 800de20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de24:	e7aa      	b.n	800dd7c <_printf_i+0x148>
 800de26:	6923      	ldr	r3, [r4, #16]
 800de28:	4632      	mov	r2, r6
 800de2a:	4649      	mov	r1, r9
 800de2c:	4640      	mov	r0, r8
 800de2e:	47d0      	blx	sl
 800de30:	3001      	adds	r0, #1
 800de32:	d0ad      	beq.n	800dd90 <_printf_i+0x15c>
 800de34:	6823      	ldr	r3, [r4, #0]
 800de36:	079b      	lsls	r3, r3, #30
 800de38:	d413      	bmi.n	800de62 <_printf_i+0x22e>
 800de3a:	68e0      	ldr	r0, [r4, #12]
 800de3c:	9b03      	ldr	r3, [sp, #12]
 800de3e:	4298      	cmp	r0, r3
 800de40:	bfb8      	it	lt
 800de42:	4618      	movlt	r0, r3
 800de44:	e7a6      	b.n	800dd94 <_printf_i+0x160>
 800de46:	2301      	movs	r3, #1
 800de48:	4632      	mov	r2, r6
 800de4a:	4649      	mov	r1, r9
 800de4c:	4640      	mov	r0, r8
 800de4e:	47d0      	blx	sl
 800de50:	3001      	adds	r0, #1
 800de52:	d09d      	beq.n	800dd90 <_printf_i+0x15c>
 800de54:	3501      	adds	r5, #1
 800de56:	68e3      	ldr	r3, [r4, #12]
 800de58:	9903      	ldr	r1, [sp, #12]
 800de5a:	1a5b      	subs	r3, r3, r1
 800de5c:	42ab      	cmp	r3, r5
 800de5e:	dcf2      	bgt.n	800de46 <_printf_i+0x212>
 800de60:	e7eb      	b.n	800de3a <_printf_i+0x206>
 800de62:	2500      	movs	r5, #0
 800de64:	f104 0619 	add.w	r6, r4, #25
 800de68:	e7f5      	b.n	800de56 <_printf_i+0x222>
 800de6a:	bf00      	nop
 800de6c:	0801160a 	.word	0x0801160a
 800de70:	0801161b 	.word	0x0801161b

0800de74 <std>:
 800de74:	2300      	movs	r3, #0
 800de76:	b510      	push	{r4, lr}
 800de78:	4604      	mov	r4, r0
 800de7a:	e9c0 3300 	strd	r3, r3, [r0]
 800de7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de82:	6083      	str	r3, [r0, #8]
 800de84:	8181      	strh	r1, [r0, #12]
 800de86:	6643      	str	r3, [r0, #100]	@ 0x64
 800de88:	81c2      	strh	r2, [r0, #14]
 800de8a:	6183      	str	r3, [r0, #24]
 800de8c:	4619      	mov	r1, r3
 800de8e:	2208      	movs	r2, #8
 800de90:	305c      	adds	r0, #92	@ 0x5c
 800de92:	f000 f948 	bl	800e126 <memset>
 800de96:	4b0d      	ldr	r3, [pc, #52]	@ (800decc <std+0x58>)
 800de98:	6263      	str	r3, [r4, #36]	@ 0x24
 800de9a:	4b0d      	ldr	r3, [pc, #52]	@ (800ded0 <std+0x5c>)
 800de9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800de9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ded4 <std+0x60>)
 800dea0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dea2:	4b0d      	ldr	r3, [pc, #52]	@ (800ded8 <std+0x64>)
 800dea4:	6323      	str	r3, [r4, #48]	@ 0x30
 800dea6:	4b0d      	ldr	r3, [pc, #52]	@ (800dedc <std+0x68>)
 800dea8:	6224      	str	r4, [r4, #32]
 800deaa:	429c      	cmp	r4, r3
 800deac:	d006      	beq.n	800debc <std+0x48>
 800deae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800deb2:	4294      	cmp	r4, r2
 800deb4:	d002      	beq.n	800debc <std+0x48>
 800deb6:	33d0      	adds	r3, #208	@ 0xd0
 800deb8:	429c      	cmp	r4, r3
 800deba:	d105      	bne.n	800dec8 <std+0x54>
 800debc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dec4:	f000 ba26 	b.w	800e314 <__retarget_lock_init_recursive>
 800dec8:	bd10      	pop	{r4, pc}
 800deca:	bf00      	nop
 800decc:	0800e0a1 	.word	0x0800e0a1
 800ded0:	0800e0c3 	.word	0x0800e0c3
 800ded4:	0800e0fb 	.word	0x0800e0fb
 800ded8:	0800e11f 	.word	0x0800e11f
 800dedc:	20007860 	.word	0x20007860

0800dee0 <stdio_exit_handler>:
 800dee0:	4a02      	ldr	r2, [pc, #8]	@ (800deec <stdio_exit_handler+0xc>)
 800dee2:	4903      	ldr	r1, [pc, #12]	@ (800def0 <stdio_exit_handler+0x10>)
 800dee4:	4803      	ldr	r0, [pc, #12]	@ (800def4 <stdio_exit_handler+0x14>)
 800dee6:	f000 b869 	b.w	800dfbc <_fwalk_sglue>
 800deea:	bf00      	nop
 800deec:	20000420 	.word	0x20000420
 800def0:	0800fc9d 	.word	0x0800fc9d
 800def4:	20000430 	.word	0x20000430

0800def8 <cleanup_stdio>:
 800def8:	6841      	ldr	r1, [r0, #4]
 800defa:	4b0c      	ldr	r3, [pc, #48]	@ (800df2c <cleanup_stdio+0x34>)
 800defc:	4299      	cmp	r1, r3
 800defe:	b510      	push	{r4, lr}
 800df00:	4604      	mov	r4, r0
 800df02:	d001      	beq.n	800df08 <cleanup_stdio+0x10>
 800df04:	f001 feca 	bl	800fc9c <_fflush_r>
 800df08:	68a1      	ldr	r1, [r4, #8]
 800df0a:	4b09      	ldr	r3, [pc, #36]	@ (800df30 <cleanup_stdio+0x38>)
 800df0c:	4299      	cmp	r1, r3
 800df0e:	d002      	beq.n	800df16 <cleanup_stdio+0x1e>
 800df10:	4620      	mov	r0, r4
 800df12:	f001 fec3 	bl	800fc9c <_fflush_r>
 800df16:	68e1      	ldr	r1, [r4, #12]
 800df18:	4b06      	ldr	r3, [pc, #24]	@ (800df34 <cleanup_stdio+0x3c>)
 800df1a:	4299      	cmp	r1, r3
 800df1c:	d004      	beq.n	800df28 <cleanup_stdio+0x30>
 800df1e:	4620      	mov	r0, r4
 800df20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df24:	f001 beba 	b.w	800fc9c <_fflush_r>
 800df28:	bd10      	pop	{r4, pc}
 800df2a:	bf00      	nop
 800df2c:	20007860 	.word	0x20007860
 800df30:	200078c8 	.word	0x200078c8
 800df34:	20007930 	.word	0x20007930

0800df38 <global_stdio_init.part.0>:
 800df38:	b510      	push	{r4, lr}
 800df3a:	4b0b      	ldr	r3, [pc, #44]	@ (800df68 <global_stdio_init.part.0+0x30>)
 800df3c:	4c0b      	ldr	r4, [pc, #44]	@ (800df6c <global_stdio_init.part.0+0x34>)
 800df3e:	4a0c      	ldr	r2, [pc, #48]	@ (800df70 <global_stdio_init.part.0+0x38>)
 800df40:	601a      	str	r2, [r3, #0]
 800df42:	4620      	mov	r0, r4
 800df44:	2200      	movs	r2, #0
 800df46:	2104      	movs	r1, #4
 800df48:	f7ff ff94 	bl	800de74 <std>
 800df4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800df50:	2201      	movs	r2, #1
 800df52:	2109      	movs	r1, #9
 800df54:	f7ff ff8e 	bl	800de74 <std>
 800df58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800df5c:	2202      	movs	r2, #2
 800df5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df62:	2112      	movs	r1, #18
 800df64:	f7ff bf86 	b.w	800de74 <std>
 800df68:	20007998 	.word	0x20007998
 800df6c:	20007860 	.word	0x20007860
 800df70:	0800dee1 	.word	0x0800dee1

0800df74 <__sfp_lock_acquire>:
 800df74:	4801      	ldr	r0, [pc, #4]	@ (800df7c <__sfp_lock_acquire+0x8>)
 800df76:	f000 b9ce 	b.w	800e316 <__retarget_lock_acquire_recursive>
 800df7a:	bf00      	nop
 800df7c:	200079a1 	.word	0x200079a1

0800df80 <__sfp_lock_release>:
 800df80:	4801      	ldr	r0, [pc, #4]	@ (800df88 <__sfp_lock_release+0x8>)
 800df82:	f000 b9c9 	b.w	800e318 <__retarget_lock_release_recursive>
 800df86:	bf00      	nop
 800df88:	200079a1 	.word	0x200079a1

0800df8c <__sinit>:
 800df8c:	b510      	push	{r4, lr}
 800df8e:	4604      	mov	r4, r0
 800df90:	f7ff fff0 	bl	800df74 <__sfp_lock_acquire>
 800df94:	6a23      	ldr	r3, [r4, #32]
 800df96:	b11b      	cbz	r3, 800dfa0 <__sinit+0x14>
 800df98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df9c:	f7ff bff0 	b.w	800df80 <__sfp_lock_release>
 800dfa0:	4b04      	ldr	r3, [pc, #16]	@ (800dfb4 <__sinit+0x28>)
 800dfa2:	6223      	str	r3, [r4, #32]
 800dfa4:	4b04      	ldr	r3, [pc, #16]	@ (800dfb8 <__sinit+0x2c>)
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d1f5      	bne.n	800df98 <__sinit+0xc>
 800dfac:	f7ff ffc4 	bl	800df38 <global_stdio_init.part.0>
 800dfb0:	e7f2      	b.n	800df98 <__sinit+0xc>
 800dfb2:	bf00      	nop
 800dfb4:	0800def9 	.word	0x0800def9
 800dfb8:	20007998 	.word	0x20007998

0800dfbc <_fwalk_sglue>:
 800dfbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfc0:	4607      	mov	r7, r0
 800dfc2:	4688      	mov	r8, r1
 800dfc4:	4614      	mov	r4, r2
 800dfc6:	2600      	movs	r6, #0
 800dfc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dfcc:	f1b9 0901 	subs.w	r9, r9, #1
 800dfd0:	d505      	bpl.n	800dfde <_fwalk_sglue+0x22>
 800dfd2:	6824      	ldr	r4, [r4, #0]
 800dfd4:	2c00      	cmp	r4, #0
 800dfd6:	d1f7      	bne.n	800dfc8 <_fwalk_sglue+0xc>
 800dfd8:	4630      	mov	r0, r6
 800dfda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfde:	89ab      	ldrh	r3, [r5, #12]
 800dfe0:	2b01      	cmp	r3, #1
 800dfe2:	d907      	bls.n	800dff4 <_fwalk_sglue+0x38>
 800dfe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dfe8:	3301      	adds	r3, #1
 800dfea:	d003      	beq.n	800dff4 <_fwalk_sglue+0x38>
 800dfec:	4629      	mov	r1, r5
 800dfee:	4638      	mov	r0, r7
 800dff0:	47c0      	blx	r8
 800dff2:	4306      	orrs	r6, r0
 800dff4:	3568      	adds	r5, #104	@ 0x68
 800dff6:	e7e9      	b.n	800dfcc <_fwalk_sglue+0x10>

0800dff8 <sniprintf>:
 800dff8:	b40c      	push	{r2, r3}
 800dffa:	b530      	push	{r4, r5, lr}
 800dffc:	4b17      	ldr	r3, [pc, #92]	@ (800e05c <sniprintf+0x64>)
 800dffe:	1e0c      	subs	r4, r1, #0
 800e000:	681d      	ldr	r5, [r3, #0]
 800e002:	b09d      	sub	sp, #116	@ 0x74
 800e004:	da08      	bge.n	800e018 <sniprintf+0x20>
 800e006:	238b      	movs	r3, #139	@ 0x8b
 800e008:	602b      	str	r3, [r5, #0]
 800e00a:	f04f 30ff 	mov.w	r0, #4294967295
 800e00e:	b01d      	add	sp, #116	@ 0x74
 800e010:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e014:	b002      	add	sp, #8
 800e016:	4770      	bx	lr
 800e018:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e01c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e020:	bf14      	ite	ne
 800e022:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e026:	4623      	moveq	r3, r4
 800e028:	9304      	str	r3, [sp, #16]
 800e02a:	9307      	str	r3, [sp, #28]
 800e02c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e030:	9002      	str	r0, [sp, #8]
 800e032:	9006      	str	r0, [sp, #24]
 800e034:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e038:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e03a:	ab21      	add	r3, sp, #132	@ 0x84
 800e03c:	a902      	add	r1, sp, #8
 800e03e:	4628      	mov	r0, r5
 800e040:	9301      	str	r3, [sp, #4]
 800e042:	f001 fcab 	bl	800f99c <_svfiprintf_r>
 800e046:	1c43      	adds	r3, r0, #1
 800e048:	bfbc      	itt	lt
 800e04a:	238b      	movlt	r3, #139	@ 0x8b
 800e04c:	602b      	strlt	r3, [r5, #0]
 800e04e:	2c00      	cmp	r4, #0
 800e050:	d0dd      	beq.n	800e00e <sniprintf+0x16>
 800e052:	9b02      	ldr	r3, [sp, #8]
 800e054:	2200      	movs	r2, #0
 800e056:	701a      	strb	r2, [r3, #0]
 800e058:	e7d9      	b.n	800e00e <sniprintf+0x16>
 800e05a:	bf00      	nop
 800e05c:	2000042c 	.word	0x2000042c

0800e060 <siprintf>:
 800e060:	b40e      	push	{r1, r2, r3}
 800e062:	b500      	push	{lr}
 800e064:	b09c      	sub	sp, #112	@ 0x70
 800e066:	ab1d      	add	r3, sp, #116	@ 0x74
 800e068:	9002      	str	r0, [sp, #8]
 800e06a:	9006      	str	r0, [sp, #24]
 800e06c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e070:	4809      	ldr	r0, [pc, #36]	@ (800e098 <siprintf+0x38>)
 800e072:	9107      	str	r1, [sp, #28]
 800e074:	9104      	str	r1, [sp, #16]
 800e076:	4909      	ldr	r1, [pc, #36]	@ (800e09c <siprintf+0x3c>)
 800e078:	f853 2b04 	ldr.w	r2, [r3], #4
 800e07c:	9105      	str	r1, [sp, #20]
 800e07e:	6800      	ldr	r0, [r0, #0]
 800e080:	9301      	str	r3, [sp, #4]
 800e082:	a902      	add	r1, sp, #8
 800e084:	f001 fc8a 	bl	800f99c <_svfiprintf_r>
 800e088:	9b02      	ldr	r3, [sp, #8]
 800e08a:	2200      	movs	r2, #0
 800e08c:	701a      	strb	r2, [r3, #0]
 800e08e:	b01c      	add	sp, #112	@ 0x70
 800e090:	f85d eb04 	ldr.w	lr, [sp], #4
 800e094:	b003      	add	sp, #12
 800e096:	4770      	bx	lr
 800e098:	2000042c 	.word	0x2000042c
 800e09c:	ffff0208 	.word	0xffff0208

0800e0a0 <__sread>:
 800e0a0:	b510      	push	{r4, lr}
 800e0a2:	460c      	mov	r4, r1
 800e0a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0a8:	f000 f8e6 	bl	800e278 <_read_r>
 800e0ac:	2800      	cmp	r0, #0
 800e0ae:	bfab      	itete	ge
 800e0b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e0b2:	89a3      	ldrhlt	r3, [r4, #12]
 800e0b4:	181b      	addge	r3, r3, r0
 800e0b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e0ba:	bfac      	ite	ge
 800e0bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e0be:	81a3      	strhlt	r3, [r4, #12]
 800e0c0:	bd10      	pop	{r4, pc}

0800e0c2 <__swrite>:
 800e0c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0c6:	461f      	mov	r7, r3
 800e0c8:	898b      	ldrh	r3, [r1, #12]
 800e0ca:	05db      	lsls	r3, r3, #23
 800e0cc:	4605      	mov	r5, r0
 800e0ce:	460c      	mov	r4, r1
 800e0d0:	4616      	mov	r6, r2
 800e0d2:	d505      	bpl.n	800e0e0 <__swrite+0x1e>
 800e0d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0d8:	2302      	movs	r3, #2
 800e0da:	2200      	movs	r2, #0
 800e0dc:	f000 f8ba 	bl	800e254 <_lseek_r>
 800e0e0:	89a3      	ldrh	r3, [r4, #12]
 800e0e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e0ea:	81a3      	strh	r3, [r4, #12]
 800e0ec:	4632      	mov	r2, r6
 800e0ee:	463b      	mov	r3, r7
 800e0f0:	4628      	mov	r0, r5
 800e0f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0f6:	f000 b8d1 	b.w	800e29c <_write_r>

0800e0fa <__sseek>:
 800e0fa:	b510      	push	{r4, lr}
 800e0fc:	460c      	mov	r4, r1
 800e0fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e102:	f000 f8a7 	bl	800e254 <_lseek_r>
 800e106:	1c43      	adds	r3, r0, #1
 800e108:	89a3      	ldrh	r3, [r4, #12]
 800e10a:	bf15      	itete	ne
 800e10c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e10e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e112:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e116:	81a3      	strheq	r3, [r4, #12]
 800e118:	bf18      	it	ne
 800e11a:	81a3      	strhne	r3, [r4, #12]
 800e11c:	bd10      	pop	{r4, pc}

0800e11e <__sclose>:
 800e11e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e122:	f000 b831 	b.w	800e188 <_close_r>

0800e126 <memset>:
 800e126:	4402      	add	r2, r0
 800e128:	4603      	mov	r3, r0
 800e12a:	4293      	cmp	r3, r2
 800e12c:	d100      	bne.n	800e130 <memset+0xa>
 800e12e:	4770      	bx	lr
 800e130:	f803 1b01 	strb.w	r1, [r3], #1
 800e134:	e7f9      	b.n	800e12a <memset+0x4>

0800e136 <strncmp>:
 800e136:	b510      	push	{r4, lr}
 800e138:	b16a      	cbz	r2, 800e156 <strncmp+0x20>
 800e13a:	3901      	subs	r1, #1
 800e13c:	1884      	adds	r4, r0, r2
 800e13e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e142:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e146:	429a      	cmp	r2, r3
 800e148:	d103      	bne.n	800e152 <strncmp+0x1c>
 800e14a:	42a0      	cmp	r0, r4
 800e14c:	d001      	beq.n	800e152 <strncmp+0x1c>
 800e14e:	2a00      	cmp	r2, #0
 800e150:	d1f5      	bne.n	800e13e <strncmp+0x8>
 800e152:	1ad0      	subs	r0, r2, r3
 800e154:	bd10      	pop	{r4, pc}
 800e156:	4610      	mov	r0, r2
 800e158:	e7fc      	b.n	800e154 <strncmp+0x1e>

0800e15a <strncpy>:
 800e15a:	b510      	push	{r4, lr}
 800e15c:	3901      	subs	r1, #1
 800e15e:	4603      	mov	r3, r0
 800e160:	b132      	cbz	r2, 800e170 <strncpy+0x16>
 800e162:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e166:	f803 4b01 	strb.w	r4, [r3], #1
 800e16a:	3a01      	subs	r2, #1
 800e16c:	2c00      	cmp	r4, #0
 800e16e:	d1f7      	bne.n	800e160 <strncpy+0x6>
 800e170:	441a      	add	r2, r3
 800e172:	2100      	movs	r1, #0
 800e174:	4293      	cmp	r3, r2
 800e176:	d100      	bne.n	800e17a <strncpy+0x20>
 800e178:	bd10      	pop	{r4, pc}
 800e17a:	f803 1b01 	strb.w	r1, [r3], #1
 800e17e:	e7f9      	b.n	800e174 <strncpy+0x1a>

0800e180 <_localeconv_r>:
 800e180:	4800      	ldr	r0, [pc, #0]	@ (800e184 <_localeconv_r+0x4>)
 800e182:	4770      	bx	lr
 800e184:	2000056c 	.word	0x2000056c

0800e188 <_close_r>:
 800e188:	b538      	push	{r3, r4, r5, lr}
 800e18a:	4d06      	ldr	r5, [pc, #24]	@ (800e1a4 <_close_r+0x1c>)
 800e18c:	2300      	movs	r3, #0
 800e18e:	4604      	mov	r4, r0
 800e190:	4608      	mov	r0, r1
 800e192:	602b      	str	r3, [r5, #0]
 800e194:	f7f4 faf0 	bl	8002778 <_close>
 800e198:	1c43      	adds	r3, r0, #1
 800e19a:	d102      	bne.n	800e1a2 <_close_r+0x1a>
 800e19c:	682b      	ldr	r3, [r5, #0]
 800e19e:	b103      	cbz	r3, 800e1a2 <_close_r+0x1a>
 800e1a0:	6023      	str	r3, [r4, #0]
 800e1a2:	bd38      	pop	{r3, r4, r5, pc}
 800e1a4:	2000799c 	.word	0x2000799c

0800e1a8 <_reclaim_reent>:
 800e1a8:	4b29      	ldr	r3, [pc, #164]	@ (800e250 <_reclaim_reent+0xa8>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4283      	cmp	r3, r0
 800e1ae:	b570      	push	{r4, r5, r6, lr}
 800e1b0:	4604      	mov	r4, r0
 800e1b2:	d04b      	beq.n	800e24c <_reclaim_reent+0xa4>
 800e1b4:	69c3      	ldr	r3, [r0, #28]
 800e1b6:	b1ab      	cbz	r3, 800e1e4 <_reclaim_reent+0x3c>
 800e1b8:	68db      	ldr	r3, [r3, #12]
 800e1ba:	b16b      	cbz	r3, 800e1d8 <_reclaim_reent+0x30>
 800e1bc:	2500      	movs	r5, #0
 800e1be:	69e3      	ldr	r3, [r4, #28]
 800e1c0:	68db      	ldr	r3, [r3, #12]
 800e1c2:	5959      	ldr	r1, [r3, r5]
 800e1c4:	2900      	cmp	r1, #0
 800e1c6:	d13b      	bne.n	800e240 <_reclaim_reent+0x98>
 800e1c8:	3504      	adds	r5, #4
 800e1ca:	2d80      	cmp	r5, #128	@ 0x80
 800e1cc:	d1f7      	bne.n	800e1be <_reclaim_reent+0x16>
 800e1ce:	69e3      	ldr	r3, [r4, #28]
 800e1d0:	4620      	mov	r0, r4
 800e1d2:	68d9      	ldr	r1, [r3, #12]
 800e1d4:	f000 ff04 	bl	800efe0 <_free_r>
 800e1d8:	69e3      	ldr	r3, [r4, #28]
 800e1da:	6819      	ldr	r1, [r3, #0]
 800e1dc:	b111      	cbz	r1, 800e1e4 <_reclaim_reent+0x3c>
 800e1de:	4620      	mov	r0, r4
 800e1e0:	f000 fefe 	bl	800efe0 <_free_r>
 800e1e4:	6961      	ldr	r1, [r4, #20]
 800e1e6:	b111      	cbz	r1, 800e1ee <_reclaim_reent+0x46>
 800e1e8:	4620      	mov	r0, r4
 800e1ea:	f000 fef9 	bl	800efe0 <_free_r>
 800e1ee:	69e1      	ldr	r1, [r4, #28]
 800e1f0:	b111      	cbz	r1, 800e1f8 <_reclaim_reent+0x50>
 800e1f2:	4620      	mov	r0, r4
 800e1f4:	f000 fef4 	bl	800efe0 <_free_r>
 800e1f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e1fa:	b111      	cbz	r1, 800e202 <_reclaim_reent+0x5a>
 800e1fc:	4620      	mov	r0, r4
 800e1fe:	f000 feef 	bl	800efe0 <_free_r>
 800e202:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e204:	b111      	cbz	r1, 800e20c <_reclaim_reent+0x64>
 800e206:	4620      	mov	r0, r4
 800e208:	f000 feea 	bl	800efe0 <_free_r>
 800e20c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e20e:	b111      	cbz	r1, 800e216 <_reclaim_reent+0x6e>
 800e210:	4620      	mov	r0, r4
 800e212:	f000 fee5 	bl	800efe0 <_free_r>
 800e216:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e218:	b111      	cbz	r1, 800e220 <_reclaim_reent+0x78>
 800e21a:	4620      	mov	r0, r4
 800e21c:	f000 fee0 	bl	800efe0 <_free_r>
 800e220:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e222:	b111      	cbz	r1, 800e22a <_reclaim_reent+0x82>
 800e224:	4620      	mov	r0, r4
 800e226:	f000 fedb 	bl	800efe0 <_free_r>
 800e22a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e22c:	b111      	cbz	r1, 800e234 <_reclaim_reent+0x8c>
 800e22e:	4620      	mov	r0, r4
 800e230:	f000 fed6 	bl	800efe0 <_free_r>
 800e234:	6a23      	ldr	r3, [r4, #32]
 800e236:	b14b      	cbz	r3, 800e24c <_reclaim_reent+0xa4>
 800e238:	4620      	mov	r0, r4
 800e23a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e23e:	4718      	bx	r3
 800e240:	680e      	ldr	r6, [r1, #0]
 800e242:	4620      	mov	r0, r4
 800e244:	f000 fecc 	bl	800efe0 <_free_r>
 800e248:	4631      	mov	r1, r6
 800e24a:	e7bb      	b.n	800e1c4 <_reclaim_reent+0x1c>
 800e24c:	bd70      	pop	{r4, r5, r6, pc}
 800e24e:	bf00      	nop
 800e250:	2000042c 	.word	0x2000042c

0800e254 <_lseek_r>:
 800e254:	b538      	push	{r3, r4, r5, lr}
 800e256:	4d07      	ldr	r5, [pc, #28]	@ (800e274 <_lseek_r+0x20>)
 800e258:	4604      	mov	r4, r0
 800e25a:	4608      	mov	r0, r1
 800e25c:	4611      	mov	r1, r2
 800e25e:	2200      	movs	r2, #0
 800e260:	602a      	str	r2, [r5, #0]
 800e262:	461a      	mov	r2, r3
 800e264:	f7f4 faaf 	bl	80027c6 <_lseek>
 800e268:	1c43      	adds	r3, r0, #1
 800e26a:	d102      	bne.n	800e272 <_lseek_r+0x1e>
 800e26c:	682b      	ldr	r3, [r5, #0]
 800e26e:	b103      	cbz	r3, 800e272 <_lseek_r+0x1e>
 800e270:	6023      	str	r3, [r4, #0]
 800e272:	bd38      	pop	{r3, r4, r5, pc}
 800e274:	2000799c 	.word	0x2000799c

0800e278 <_read_r>:
 800e278:	b538      	push	{r3, r4, r5, lr}
 800e27a:	4d07      	ldr	r5, [pc, #28]	@ (800e298 <_read_r+0x20>)
 800e27c:	4604      	mov	r4, r0
 800e27e:	4608      	mov	r0, r1
 800e280:	4611      	mov	r1, r2
 800e282:	2200      	movs	r2, #0
 800e284:	602a      	str	r2, [r5, #0]
 800e286:	461a      	mov	r2, r3
 800e288:	f7f4 fa3d 	bl	8002706 <_read>
 800e28c:	1c43      	adds	r3, r0, #1
 800e28e:	d102      	bne.n	800e296 <_read_r+0x1e>
 800e290:	682b      	ldr	r3, [r5, #0]
 800e292:	b103      	cbz	r3, 800e296 <_read_r+0x1e>
 800e294:	6023      	str	r3, [r4, #0]
 800e296:	bd38      	pop	{r3, r4, r5, pc}
 800e298:	2000799c 	.word	0x2000799c

0800e29c <_write_r>:
 800e29c:	b538      	push	{r3, r4, r5, lr}
 800e29e:	4d07      	ldr	r5, [pc, #28]	@ (800e2bc <_write_r+0x20>)
 800e2a0:	4604      	mov	r4, r0
 800e2a2:	4608      	mov	r0, r1
 800e2a4:	4611      	mov	r1, r2
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	602a      	str	r2, [r5, #0]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	f7f4 fa48 	bl	8002740 <_write>
 800e2b0:	1c43      	adds	r3, r0, #1
 800e2b2:	d102      	bne.n	800e2ba <_write_r+0x1e>
 800e2b4:	682b      	ldr	r3, [r5, #0]
 800e2b6:	b103      	cbz	r3, 800e2ba <_write_r+0x1e>
 800e2b8:	6023      	str	r3, [r4, #0]
 800e2ba:	bd38      	pop	{r3, r4, r5, pc}
 800e2bc:	2000799c 	.word	0x2000799c

0800e2c0 <__errno>:
 800e2c0:	4b01      	ldr	r3, [pc, #4]	@ (800e2c8 <__errno+0x8>)
 800e2c2:	6818      	ldr	r0, [r3, #0]
 800e2c4:	4770      	bx	lr
 800e2c6:	bf00      	nop
 800e2c8:	2000042c 	.word	0x2000042c

0800e2cc <__libc_init_array>:
 800e2cc:	b570      	push	{r4, r5, r6, lr}
 800e2ce:	4d0d      	ldr	r5, [pc, #52]	@ (800e304 <__libc_init_array+0x38>)
 800e2d0:	4c0d      	ldr	r4, [pc, #52]	@ (800e308 <__libc_init_array+0x3c>)
 800e2d2:	1b64      	subs	r4, r4, r5
 800e2d4:	10a4      	asrs	r4, r4, #2
 800e2d6:	2600      	movs	r6, #0
 800e2d8:	42a6      	cmp	r6, r4
 800e2da:	d109      	bne.n	800e2f0 <__libc_init_array+0x24>
 800e2dc:	4d0b      	ldr	r5, [pc, #44]	@ (800e30c <__libc_init_array+0x40>)
 800e2de:	4c0c      	ldr	r4, [pc, #48]	@ (800e310 <__libc_init_array+0x44>)
 800e2e0:	f002 fa0c 	bl	80106fc <_init>
 800e2e4:	1b64      	subs	r4, r4, r5
 800e2e6:	10a4      	asrs	r4, r4, #2
 800e2e8:	2600      	movs	r6, #0
 800e2ea:	42a6      	cmp	r6, r4
 800e2ec:	d105      	bne.n	800e2fa <__libc_init_array+0x2e>
 800e2ee:	bd70      	pop	{r4, r5, r6, pc}
 800e2f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2f4:	4798      	blx	r3
 800e2f6:	3601      	adds	r6, #1
 800e2f8:	e7ee      	b.n	800e2d8 <__libc_init_array+0xc>
 800e2fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2fe:	4798      	blx	r3
 800e300:	3601      	adds	r6, #1
 800e302:	e7f2      	b.n	800e2ea <__libc_init_array+0x1e>
 800e304:	080119a8 	.word	0x080119a8
 800e308:	080119a8 	.word	0x080119a8
 800e30c:	080119a8 	.word	0x080119a8
 800e310:	080119ac 	.word	0x080119ac

0800e314 <__retarget_lock_init_recursive>:
 800e314:	4770      	bx	lr

0800e316 <__retarget_lock_acquire_recursive>:
 800e316:	4770      	bx	lr

0800e318 <__retarget_lock_release_recursive>:
 800e318:	4770      	bx	lr

0800e31a <strcpy>:
 800e31a:	4603      	mov	r3, r0
 800e31c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e320:	f803 2b01 	strb.w	r2, [r3], #1
 800e324:	2a00      	cmp	r2, #0
 800e326:	d1f9      	bne.n	800e31c <strcpy+0x2>
 800e328:	4770      	bx	lr

0800e32a <memcpy>:
 800e32a:	440a      	add	r2, r1
 800e32c:	4291      	cmp	r1, r2
 800e32e:	f100 33ff 	add.w	r3, r0, #4294967295
 800e332:	d100      	bne.n	800e336 <memcpy+0xc>
 800e334:	4770      	bx	lr
 800e336:	b510      	push	{r4, lr}
 800e338:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e33c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e340:	4291      	cmp	r1, r2
 800e342:	d1f9      	bne.n	800e338 <memcpy+0xe>
 800e344:	bd10      	pop	{r4, pc}

0800e346 <quorem>:
 800e346:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e34a:	6903      	ldr	r3, [r0, #16]
 800e34c:	690c      	ldr	r4, [r1, #16]
 800e34e:	42a3      	cmp	r3, r4
 800e350:	4607      	mov	r7, r0
 800e352:	db7e      	blt.n	800e452 <quorem+0x10c>
 800e354:	3c01      	subs	r4, #1
 800e356:	f101 0814 	add.w	r8, r1, #20
 800e35a:	00a3      	lsls	r3, r4, #2
 800e35c:	f100 0514 	add.w	r5, r0, #20
 800e360:	9300      	str	r3, [sp, #0]
 800e362:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e366:	9301      	str	r3, [sp, #4]
 800e368:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e36c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e370:	3301      	adds	r3, #1
 800e372:	429a      	cmp	r2, r3
 800e374:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e378:	fbb2 f6f3 	udiv	r6, r2, r3
 800e37c:	d32e      	bcc.n	800e3dc <quorem+0x96>
 800e37e:	f04f 0a00 	mov.w	sl, #0
 800e382:	46c4      	mov	ip, r8
 800e384:	46ae      	mov	lr, r5
 800e386:	46d3      	mov	fp, sl
 800e388:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e38c:	b298      	uxth	r0, r3
 800e38e:	fb06 a000 	mla	r0, r6, r0, sl
 800e392:	0c02      	lsrs	r2, r0, #16
 800e394:	0c1b      	lsrs	r3, r3, #16
 800e396:	fb06 2303 	mla	r3, r6, r3, r2
 800e39a:	f8de 2000 	ldr.w	r2, [lr]
 800e39e:	b280      	uxth	r0, r0
 800e3a0:	b292      	uxth	r2, r2
 800e3a2:	1a12      	subs	r2, r2, r0
 800e3a4:	445a      	add	r2, fp
 800e3a6:	f8de 0000 	ldr.w	r0, [lr]
 800e3aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3ae:	b29b      	uxth	r3, r3
 800e3b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e3b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e3b8:	b292      	uxth	r2, r2
 800e3ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e3be:	45e1      	cmp	r9, ip
 800e3c0:	f84e 2b04 	str.w	r2, [lr], #4
 800e3c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e3c8:	d2de      	bcs.n	800e388 <quorem+0x42>
 800e3ca:	9b00      	ldr	r3, [sp, #0]
 800e3cc:	58eb      	ldr	r3, [r5, r3]
 800e3ce:	b92b      	cbnz	r3, 800e3dc <quorem+0x96>
 800e3d0:	9b01      	ldr	r3, [sp, #4]
 800e3d2:	3b04      	subs	r3, #4
 800e3d4:	429d      	cmp	r5, r3
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	d32f      	bcc.n	800e43a <quorem+0xf4>
 800e3da:	613c      	str	r4, [r7, #16]
 800e3dc:	4638      	mov	r0, r7
 800e3de:	f001 f979 	bl	800f6d4 <__mcmp>
 800e3e2:	2800      	cmp	r0, #0
 800e3e4:	db25      	blt.n	800e432 <quorem+0xec>
 800e3e6:	4629      	mov	r1, r5
 800e3e8:	2000      	movs	r0, #0
 800e3ea:	f858 2b04 	ldr.w	r2, [r8], #4
 800e3ee:	f8d1 c000 	ldr.w	ip, [r1]
 800e3f2:	fa1f fe82 	uxth.w	lr, r2
 800e3f6:	fa1f f38c 	uxth.w	r3, ip
 800e3fa:	eba3 030e 	sub.w	r3, r3, lr
 800e3fe:	4403      	add	r3, r0
 800e400:	0c12      	lsrs	r2, r2, #16
 800e402:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e406:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e410:	45c1      	cmp	r9, r8
 800e412:	f841 3b04 	str.w	r3, [r1], #4
 800e416:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e41a:	d2e6      	bcs.n	800e3ea <quorem+0xa4>
 800e41c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e420:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e424:	b922      	cbnz	r2, 800e430 <quorem+0xea>
 800e426:	3b04      	subs	r3, #4
 800e428:	429d      	cmp	r5, r3
 800e42a:	461a      	mov	r2, r3
 800e42c:	d30b      	bcc.n	800e446 <quorem+0x100>
 800e42e:	613c      	str	r4, [r7, #16]
 800e430:	3601      	adds	r6, #1
 800e432:	4630      	mov	r0, r6
 800e434:	b003      	add	sp, #12
 800e436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e43a:	6812      	ldr	r2, [r2, #0]
 800e43c:	3b04      	subs	r3, #4
 800e43e:	2a00      	cmp	r2, #0
 800e440:	d1cb      	bne.n	800e3da <quorem+0x94>
 800e442:	3c01      	subs	r4, #1
 800e444:	e7c6      	b.n	800e3d4 <quorem+0x8e>
 800e446:	6812      	ldr	r2, [r2, #0]
 800e448:	3b04      	subs	r3, #4
 800e44a:	2a00      	cmp	r2, #0
 800e44c:	d1ef      	bne.n	800e42e <quorem+0xe8>
 800e44e:	3c01      	subs	r4, #1
 800e450:	e7ea      	b.n	800e428 <quorem+0xe2>
 800e452:	2000      	movs	r0, #0
 800e454:	e7ee      	b.n	800e434 <quorem+0xee>
	...

0800e458 <_dtoa_r>:
 800e458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e45c:	69c7      	ldr	r7, [r0, #28]
 800e45e:	b099      	sub	sp, #100	@ 0x64
 800e460:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e464:	ec55 4b10 	vmov	r4, r5, d0
 800e468:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e46a:	9109      	str	r1, [sp, #36]	@ 0x24
 800e46c:	4683      	mov	fp, r0
 800e46e:	920e      	str	r2, [sp, #56]	@ 0x38
 800e470:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e472:	b97f      	cbnz	r7, 800e494 <_dtoa_r+0x3c>
 800e474:	2010      	movs	r0, #16
 800e476:	f000 fdfd 	bl	800f074 <malloc>
 800e47a:	4602      	mov	r2, r0
 800e47c:	f8cb 001c 	str.w	r0, [fp, #28]
 800e480:	b920      	cbnz	r0, 800e48c <_dtoa_r+0x34>
 800e482:	4ba7      	ldr	r3, [pc, #668]	@ (800e720 <_dtoa_r+0x2c8>)
 800e484:	21ef      	movs	r1, #239	@ 0xef
 800e486:	48a7      	ldr	r0, [pc, #668]	@ (800e724 <_dtoa_r+0x2cc>)
 800e488:	f001 fc5a 	bl	800fd40 <__assert_func>
 800e48c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e490:	6007      	str	r7, [r0, #0]
 800e492:	60c7      	str	r7, [r0, #12]
 800e494:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e498:	6819      	ldr	r1, [r3, #0]
 800e49a:	b159      	cbz	r1, 800e4b4 <_dtoa_r+0x5c>
 800e49c:	685a      	ldr	r2, [r3, #4]
 800e49e:	604a      	str	r2, [r1, #4]
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	4093      	lsls	r3, r2
 800e4a4:	608b      	str	r3, [r1, #8]
 800e4a6:	4658      	mov	r0, fp
 800e4a8:	f000 feda 	bl	800f260 <_Bfree>
 800e4ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	601a      	str	r2, [r3, #0]
 800e4b4:	1e2b      	subs	r3, r5, #0
 800e4b6:	bfb9      	ittee	lt
 800e4b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e4bc:	9303      	strlt	r3, [sp, #12]
 800e4be:	2300      	movge	r3, #0
 800e4c0:	6033      	strge	r3, [r6, #0]
 800e4c2:	9f03      	ldr	r7, [sp, #12]
 800e4c4:	4b98      	ldr	r3, [pc, #608]	@ (800e728 <_dtoa_r+0x2d0>)
 800e4c6:	bfbc      	itt	lt
 800e4c8:	2201      	movlt	r2, #1
 800e4ca:	6032      	strlt	r2, [r6, #0]
 800e4cc:	43bb      	bics	r3, r7
 800e4ce:	d112      	bne.n	800e4f6 <_dtoa_r+0x9e>
 800e4d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e4d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e4d6:	6013      	str	r3, [r2, #0]
 800e4d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e4dc:	4323      	orrs	r3, r4
 800e4de:	f000 854d 	beq.w	800ef7c <_dtoa_r+0xb24>
 800e4e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e4e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e73c <_dtoa_r+0x2e4>
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	f000 854f 	beq.w	800ef8c <_dtoa_r+0xb34>
 800e4ee:	f10a 0303 	add.w	r3, sl, #3
 800e4f2:	f000 bd49 	b.w	800ef88 <_dtoa_r+0xb30>
 800e4f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	ec51 0b17 	vmov	r0, r1, d7
 800e500:	2300      	movs	r3, #0
 800e502:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e506:	f7f2 fb17 	bl	8000b38 <__aeabi_dcmpeq>
 800e50a:	4680      	mov	r8, r0
 800e50c:	b158      	cbz	r0, 800e526 <_dtoa_r+0xce>
 800e50e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e510:	2301      	movs	r3, #1
 800e512:	6013      	str	r3, [r2, #0]
 800e514:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e516:	b113      	cbz	r3, 800e51e <_dtoa_r+0xc6>
 800e518:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e51a:	4b84      	ldr	r3, [pc, #528]	@ (800e72c <_dtoa_r+0x2d4>)
 800e51c:	6013      	str	r3, [r2, #0]
 800e51e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e740 <_dtoa_r+0x2e8>
 800e522:	f000 bd33 	b.w	800ef8c <_dtoa_r+0xb34>
 800e526:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e52a:	aa16      	add	r2, sp, #88	@ 0x58
 800e52c:	a917      	add	r1, sp, #92	@ 0x5c
 800e52e:	4658      	mov	r0, fp
 800e530:	f001 f980 	bl	800f834 <__d2b>
 800e534:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e538:	4681      	mov	r9, r0
 800e53a:	2e00      	cmp	r6, #0
 800e53c:	d077      	beq.n	800e62e <_dtoa_r+0x1d6>
 800e53e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e540:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e54c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e550:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e554:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e558:	4619      	mov	r1, r3
 800e55a:	2200      	movs	r2, #0
 800e55c:	4b74      	ldr	r3, [pc, #464]	@ (800e730 <_dtoa_r+0x2d8>)
 800e55e:	f7f1 fecb 	bl	80002f8 <__aeabi_dsub>
 800e562:	a369      	add	r3, pc, #420	@ (adr r3, 800e708 <_dtoa_r+0x2b0>)
 800e564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e568:	f7f2 f87e 	bl	8000668 <__aeabi_dmul>
 800e56c:	a368      	add	r3, pc, #416	@ (adr r3, 800e710 <_dtoa_r+0x2b8>)
 800e56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e572:	f7f1 fec3 	bl	80002fc <__adddf3>
 800e576:	4604      	mov	r4, r0
 800e578:	4630      	mov	r0, r6
 800e57a:	460d      	mov	r5, r1
 800e57c:	f7f2 f80a 	bl	8000594 <__aeabi_i2d>
 800e580:	a365      	add	r3, pc, #404	@ (adr r3, 800e718 <_dtoa_r+0x2c0>)
 800e582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e586:	f7f2 f86f 	bl	8000668 <__aeabi_dmul>
 800e58a:	4602      	mov	r2, r0
 800e58c:	460b      	mov	r3, r1
 800e58e:	4620      	mov	r0, r4
 800e590:	4629      	mov	r1, r5
 800e592:	f7f1 feb3 	bl	80002fc <__adddf3>
 800e596:	4604      	mov	r4, r0
 800e598:	460d      	mov	r5, r1
 800e59a:	f7f2 fb15 	bl	8000bc8 <__aeabi_d2iz>
 800e59e:	2200      	movs	r2, #0
 800e5a0:	4607      	mov	r7, r0
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	4629      	mov	r1, r5
 800e5a8:	f7f2 fad0 	bl	8000b4c <__aeabi_dcmplt>
 800e5ac:	b140      	cbz	r0, 800e5c0 <_dtoa_r+0x168>
 800e5ae:	4638      	mov	r0, r7
 800e5b0:	f7f1 fff0 	bl	8000594 <__aeabi_i2d>
 800e5b4:	4622      	mov	r2, r4
 800e5b6:	462b      	mov	r3, r5
 800e5b8:	f7f2 fabe 	bl	8000b38 <__aeabi_dcmpeq>
 800e5bc:	b900      	cbnz	r0, 800e5c0 <_dtoa_r+0x168>
 800e5be:	3f01      	subs	r7, #1
 800e5c0:	2f16      	cmp	r7, #22
 800e5c2:	d851      	bhi.n	800e668 <_dtoa_r+0x210>
 800e5c4:	4b5b      	ldr	r3, [pc, #364]	@ (800e734 <_dtoa_r+0x2dc>)
 800e5c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5d2:	f7f2 fabb 	bl	8000b4c <__aeabi_dcmplt>
 800e5d6:	2800      	cmp	r0, #0
 800e5d8:	d048      	beq.n	800e66c <_dtoa_r+0x214>
 800e5da:	3f01      	subs	r7, #1
 800e5dc:	2300      	movs	r3, #0
 800e5de:	9312      	str	r3, [sp, #72]	@ 0x48
 800e5e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e5e2:	1b9b      	subs	r3, r3, r6
 800e5e4:	1e5a      	subs	r2, r3, #1
 800e5e6:	bf44      	itt	mi
 800e5e8:	f1c3 0801 	rsbmi	r8, r3, #1
 800e5ec:	2300      	movmi	r3, #0
 800e5ee:	9208      	str	r2, [sp, #32]
 800e5f0:	bf54      	ite	pl
 800e5f2:	f04f 0800 	movpl.w	r8, #0
 800e5f6:	9308      	strmi	r3, [sp, #32]
 800e5f8:	2f00      	cmp	r7, #0
 800e5fa:	db39      	blt.n	800e670 <_dtoa_r+0x218>
 800e5fc:	9b08      	ldr	r3, [sp, #32]
 800e5fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e600:	443b      	add	r3, r7
 800e602:	9308      	str	r3, [sp, #32]
 800e604:	2300      	movs	r3, #0
 800e606:	930a      	str	r3, [sp, #40]	@ 0x28
 800e608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e60a:	2b09      	cmp	r3, #9
 800e60c:	d864      	bhi.n	800e6d8 <_dtoa_r+0x280>
 800e60e:	2b05      	cmp	r3, #5
 800e610:	bfc4      	itt	gt
 800e612:	3b04      	subgt	r3, #4
 800e614:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e618:	f1a3 0302 	sub.w	r3, r3, #2
 800e61c:	bfcc      	ite	gt
 800e61e:	2400      	movgt	r4, #0
 800e620:	2401      	movle	r4, #1
 800e622:	2b03      	cmp	r3, #3
 800e624:	d863      	bhi.n	800e6ee <_dtoa_r+0x296>
 800e626:	e8df f003 	tbb	[pc, r3]
 800e62a:	372a      	.short	0x372a
 800e62c:	5535      	.short	0x5535
 800e62e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e632:	441e      	add	r6, r3
 800e634:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e638:	2b20      	cmp	r3, #32
 800e63a:	bfc1      	itttt	gt
 800e63c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e640:	409f      	lslgt	r7, r3
 800e642:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e646:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e64a:	bfd6      	itet	le
 800e64c:	f1c3 0320 	rsble	r3, r3, #32
 800e650:	ea47 0003 	orrgt.w	r0, r7, r3
 800e654:	fa04 f003 	lslle.w	r0, r4, r3
 800e658:	f7f1 ff8c 	bl	8000574 <__aeabi_ui2d>
 800e65c:	2201      	movs	r2, #1
 800e65e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e662:	3e01      	subs	r6, #1
 800e664:	9214      	str	r2, [sp, #80]	@ 0x50
 800e666:	e777      	b.n	800e558 <_dtoa_r+0x100>
 800e668:	2301      	movs	r3, #1
 800e66a:	e7b8      	b.n	800e5de <_dtoa_r+0x186>
 800e66c:	9012      	str	r0, [sp, #72]	@ 0x48
 800e66e:	e7b7      	b.n	800e5e0 <_dtoa_r+0x188>
 800e670:	427b      	negs	r3, r7
 800e672:	930a      	str	r3, [sp, #40]	@ 0x28
 800e674:	2300      	movs	r3, #0
 800e676:	eba8 0807 	sub.w	r8, r8, r7
 800e67a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e67c:	e7c4      	b.n	800e608 <_dtoa_r+0x1b0>
 800e67e:	2300      	movs	r3, #0
 800e680:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e684:	2b00      	cmp	r3, #0
 800e686:	dc35      	bgt.n	800e6f4 <_dtoa_r+0x29c>
 800e688:	2301      	movs	r3, #1
 800e68a:	9300      	str	r3, [sp, #0]
 800e68c:	9307      	str	r3, [sp, #28]
 800e68e:	461a      	mov	r2, r3
 800e690:	920e      	str	r2, [sp, #56]	@ 0x38
 800e692:	e00b      	b.n	800e6ac <_dtoa_r+0x254>
 800e694:	2301      	movs	r3, #1
 800e696:	e7f3      	b.n	800e680 <_dtoa_r+0x228>
 800e698:	2300      	movs	r3, #0
 800e69a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e69c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e69e:	18fb      	adds	r3, r7, r3
 800e6a0:	9300      	str	r3, [sp, #0]
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	2b01      	cmp	r3, #1
 800e6a6:	9307      	str	r3, [sp, #28]
 800e6a8:	bfb8      	it	lt
 800e6aa:	2301      	movlt	r3, #1
 800e6ac:	f8db 001c 	ldr.w	r0, [fp, #28]
 800e6b0:	2100      	movs	r1, #0
 800e6b2:	2204      	movs	r2, #4
 800e6b4:	f102 0514 	add.w	r5, r2, #20
 800e6b8:	429d      	cmp	r5, r3
 800e6ba:	d91f      	bls.n	800e6fc <_dtoa_r+0x2a4>
 800e6bc:	6041      	str	r1, [r0, #4]
 800e6be:	4658      	mov	r0, fp
 800e6c0:	f000 fd8e 	bl	800f1e0 <_Balloc>
 800e6c4:	4682      	mov	sl, r0
 800e6c6:	2800      	cmp	r0, #0
 800e6c8:	d13c      	bne.n	800e744 <_dtoa_r+0x2ec>
 800e6ca:	4b1b      	ldr	r3, [pc, #108]	@ (800e738 <_dtoa_r+0x2e0>)
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	f240 11af 	movw	r1, #431	@ 0x1af
 800e6d2:	e6d8      	b.n	800e486 <_dtoa_r+0x2e>
 800e6d4:	2301      	movs	r3, #1
 800e6d6:	e7e0      	b.n	800e69a <_dtoa_r+0x242>
 800e6d8:	2401      	movs	r4, #1
 800e6da:	2300      	movs	r3, #0
 800e6dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6de:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e6e0:	f04f 33ff 	mov.w	r3, #4294967295
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	9307      	str	r3, [sp, #28]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	2312      	movs	r3, #18
 800e6ec:	e7d0      	b.n	800e690 <_dtoa_r+0x238>
 800e6ee:	2301      	movs	r3, #1
 800e6f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6f2:	e7f5      	b.n	800e6e0 <_dtoa_r+0x288>
 800e6f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6f6:	9300      	str	r3, [sp, #0]
 800e6f8:	9307      	str	r3, [sp, #28]
 800e6fa:	e7d7      	b.n	800e6ac <_dtoa_r+0x254>
 800e6fc:	3101      	adds	r1, #1
 800e6fe:	0052      	lsls	r2, r2, #1
 800e700:	e7d8      	b.n	800e6b4 <_dtoa_r+0x25c>
 800e702:	bf00      	nop
 800e704:	f3af 8000 	nop.w
 800e708:	636f4361 	.word	0x636f4361
 800e70c:	3fd287a7 	.word	0x3fd287a7
 800e710:	8b60c8b3 	.word	0x8b60c8b3
 800e714:	3fc68a28 	.word	0x3fc68a28
 800e718:	509f79fb 	.word	0x509f79fb
 800e71c:	3fd34413 	.word	0x3fd34413
 800e720:	08011639 	.word	0x08011639
 800e724:	08011650 	.word	0x08011650
 800e728:	7ff00000 	.word	0x7ff00000
 800e72c:	08011609 	.word	0x08011609
 800e730:	3ff80000 	.word	0x3ff80000
 800e734:	08011748 	.word	0x08011748
 800e738:	080116a8 	.word	0x080116a8
 800e73c:	08011635 	.word	0x08011635
 800e740:	08011608 	.word	0x08011608
 800e744:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e748:	6018      	str	r0, [r3, #0]
 800e74a:	9b07      	ldr	r3, [sp, #28]
 800e74c:	2b0e      	cmp	r3, #14
 800e74e:	f200 80a4 	bhi.w	800e89a <_dtoa_r+0x442>
 800e752:	2c00      	cmp	r4, #0
 800e754:	f000 80a1 	beq.w	800e89a <_dtoa_r+0x442>
 800e758:	2f00      	cmp	r7, #0
 800e75a:	dd33      	ble.n	800e7c4 <_dtoa_r+0x36c>
 800e75c:	4bad      	ldr	r3, [pc, #692]	@ (800ea14 <_dtoa_r+0x5bc>)
 800e75e:	f007 020f 	and.w	r2, r7, #15
 800e762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e766:	ed93 7b00 	vldr	d7, [r3]
 800e76a:	05f8      	lsls	r0, r7, #23
 800e76c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e770:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e774:	d516      	bpl.n	800e7a4 <_dtoa_r+0x34c>
 800e776:	4ba8      	ldr	r3, [pc, #672]	@ (800ea18 <_dtoa_r+0x5c0>)
 800e778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e77c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e780:	f7f2 f89c 	bl	80008bc <__aeabi_ddiv>
 800e784:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e788:	f004 040f 	and.w	r4, r4, #15
 800e78c:	2603      	movs	r6, #3
 800e78e:	4da2      	ldr	r5, [pc, #648]	@ (800ea18 <_dtoa_r+0x5c0>)
 800e790:	b954      	cbnz	r4, 800e7a8 <_dtoa_r+0x350>
 800e792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e79a:	f7f2 f88f 	bl	80008bc <__aeabi_ddiv>
 800e79e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7a2:	e028      	b.n	800e7f6 <_dtoa_r+0x39e>
 800e7a4:	2602      	movs	r6, #2
 800e7a6:	e7f2      	b.n	800e78e <_dtoa_r+0x336>
 800e7a8:	07e1      	lsls	r1, r4, #31
 800e7aa:	d508      	bpl.n	800e7be <_dtoa_r+0x366>
 800e7ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e7b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e7b4:	f7f1 ff58 	bl	8000668 <__aeabi_dmul>
 800e7b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e7bc:	3601      	adds	r6, #1
 800e7be:	1064      	asrs	r4, r4, #1
 800e7c0:	3508      	adds	r5, #8
 800e7c2:	e7e5      	b.n	800e790 <_dtoa_r+0x338>
 800e7c4:	f000 80d2 	beq.w	800e96c <_dtoa_r+0x514>
 800e7c8:	427c      	negs	r4, r7
 800e7ca:	4b92      	ldr	r3, [pc, #584]	@ (800ea14 <_dtoa_r+0x5bc>)
 800e7cc:	4d92      	ldr	r5, [pc, #584]	@ (800ea18 <_dtoa_r+0x5c0>)
 800e7ce:	f004 020f 	and.w	r2, r4, #15
 800e7d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7de:	f7f1 ff43 	bl	8000668 <__aeabi_dmul>
 800e7e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7e6:	1124      	asrs	r4, r4, #4
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	2602      	movs	r6, #2
 800e7ec:	2c00      	cmp	r4, #0
 800e7ee:	f040 80b2 	bne.w	800e956 <_dtoa_r+0x4fe>
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d1d3      	bne.n	800e79e <_dtoa_r+0x346>
 800e7f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e7f8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	f000 80b7 	beq.w	800e970 <_dtoa_r+0x518>
 800e802:	4b86      	ldr	r3, [pc, #536]	@ (800ea1c <_dtoa_r+0x5c4>)
 800e804:	2200      	movs	r2, #0
 800e806:	4620      	mov	r0, r4
 800e808:	4629      	mov	r1, r5
 800e80a:	f7f2 f99f 	bl	8000b4c <__aeabi_dcmplt>
 800e80e:	2800      	cmp	r0, #0
 800e810:	f000 80ae 	beq.w	800e970 <_dtoa_r+0x518>
 800e814:	9b07      	ldr	r3, [sp, #28]
 800e816:	2b00      	cmp	r3, #0
 800e818:	f000 80aa 	beq.w	800e970 <_dtoa_r+0x518>
 800e81c:	9b00      	ldr	r3, [sp, #0]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	dd37      	ble.n	800e892 <_dtoa_r+0x43a>
 800e822:	1e7b      	subs	r3, r7, #1
 800e824:	9304      	str	r3, [sp, #16]
 800e826:	4620      	mov	r0, r4
 800e828:	4b7d      	ldr	r3, [pc, #500]	@ (800ea20 <_dtoa_r+0x5c8>)
 800e82a:	2200      	movs	r2, #0
 800e82c:	4629      	mov	r1, r5
 800e82e:	f7f1 ff1b 	bl	8000668 <__aeabi_dmul>
 800e832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e836:	9c00      	ldr	r4, [sp, #0]
 800e838:	3601      	adds	r6, #1
 800e83a:	4630      	mov	r0, r6
 800e83c:	f7f1 feaa 	bl	8000594 <__aeabi_i2d>
 800e840:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e844:	f7f1 ff10 	bl	8000668 <__aeabi_dmul>
 800e848:	4b76      	ldr	r3, [pc, #472]	@ (800ea24 <_dtoa_r+0x5cc>)
 800e84a:	2200      	movs	r2, #0
 800e84c:	f7f1 fd56 	bl	80002fc <__adddf3>
 800e850:	4605      	mov	r5, r0
 800e852:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e856:	2c00      	cmp	r4, #0
 800e858:	f040 808d 	bne.w	800e976 <_dtoa_r+0x51e>
 800e85c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e860:	4b71      	ldr	r3, [pc, #452]	@ (800ea28 <_dtoa_r+0x5d0>)
 800e862:	2200      	movs	r2, #0
 800e864:	f7f1 fd48 	bl	80002f8 <__aeabi_dsub>
 800e868:	4602      	mov	r2, r0
 800e86a:	460b      	mov	r3, r1
 800e86c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e870:	462a      	mov	r2, r5
 800e872:	4633      	mov	r3, r6
 800e874:	f7f2 f988 	bl	8000b88 <__aeabi_dcmpgt>
 800e878:	2800      	cmp	r0, #0
 800e87a:	f040 828b 	bne.w	800ed94 <_dtoa_r+0x93c>
 800e87e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e882:	462a      	mov	r2, r5
 800e884:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e888:	f7f2 f960 	bl	8000b4c <__aeabi_dcmplt>
 800e88c:	2800      	cmp	r0, #0
 800e88e:	f040 8128 	bne.w	800eae2 <_dtoa_r+0x68a>
 800e892:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e896:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e89a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	f2c0 815a 	blt.w	800eb56 <_dtoa_r+0x6fe>
 800e8a2:	2f0e      	cmp	r7, #14
 800e8a4:	f300 8157 	bgt.w	800eb56 <_dtoa_r+0x6fe>
 800e8a8:	4b5a      	ldr	r3, [pc, #360]	@ (800ea14 <_dtoa_r+0x5bc>)
 800e8aa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e8ae:	ed93 7b00 	vldr	d7, [r3]
 800e8b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	ed8d 7b00 	vstr	d7, [sp]
 800e8ba:	da03      	bge.n	800e8c4 <_dtoa_r+0x46c>
 800e8bc:	9b07      	ldr	r3, [sp, #28]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	f340 8101 	ble.w	800eac6 <_dtoa_r+0x66e>
 800e8c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e8c8:	4656      	mov	r6, sl
 800e8ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	4629      	mov	r1, r5
 800e8d2:	f7f1 fff3 	bl	80008bc <__aeabi_ddiv>
 800e8d6:	f7f2 f977 	bl	8000bc8 <__aeabi_d2iz>
 800e8da:	4680      	mov	r8, r0
 800e8dc:	f7f1 fe5a 	bl	8000594 <__aeabi_i2d>
 800e8e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e8e4:	f7f1 fec0 	bl	8000668 <__aeabi_dmul>
 800e8e8:	4602      	mov	r2, r0
 800e8ea:	460b      	mov	r3, r1
 800e8ec:	4620      	mov	r0, r4
 800e8ee:	4629      	mov	r1, r5
 800e8f0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e8f4:	f7f1 fd00 	bl	80002f8 <__aeabi_dsub>
 800e8f8:	f806 4b01 	strb.w	r4, [r6], #1
 800e8fc:	9d07      	ldr	r5, [sp, #28]
 800e8fe:	eba6 040a 	sub.w	r4, r6, sl
 800e902:	42a5      	cmp	r5, r4
 800e904:	4602      	mov	r2, r0
 800e906:	460b      	mov	r3, r1
 800e908:	f040 8117 	bne.w	800eb3a <_dtoa_r+0x6e2>
 800e90c:	f7f1 fcf6 	bl	80002fc <__adddf3>
 800e910:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e914:	4604      	mov	r4, r0
 800e916:	460d      	mov	r5, r1
 800e918:	f7f2 f936 	bl	8000b88 <__aeabi_dcmpgt>
 800e91c:	2800      	cmp	r0, #0
 800e91e:	f040 80f9 	bne.w	800eb14 <_dtoa_r+0x6bc>
 800e922:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e926:	4620      	mov	r0, r4
 800e928:	4629      	mov	r1, r5
 800e92a:	f7f2 f905 	bl	8000b38 <__aeabi_dcmpeq>
 800e92e:	b118      	cbz	r0, 800e938 <_dtoa_r+0x4e0>
 800e930:	f018 0f01 	tst.w	r8, #1
 800e934:	f040 80ee 	bne.w	800eb14 <_dtoa_r+0x6bc>
 800e938:	4649      	mov	r1, r9
 800e93a:	4658      	mov	r0, fp
 800e93c:	f000 fc90 	bl	800f260 <_Bfree>
 800e940:	2300      	movs	r3, #0
 800e942:	7033      	strb	r3, [r6, #0]
 800e944:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e946:	3701      	adds	r7, #1
 800e948:	601f      	str	r7, [r3, #0]
 800e94a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	f000 831d 	beq.w	800ef8c <_dtoa_r+0xb34>
 800e952:	601e      	str	r6, [r3, #0]
 800e954:	e31a      	b.n	800ef8c <_dtoa_r+0xb34>
 800e956:	07e2      	lsls	r2, r4, #31
 800e958:	d505      	bpl.n	800e966 <_dtoa_r+0x50e>
 800e95a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e95e:	f7f1 fe83 	bl	8000668 <__aeabi_dmul>
 800e962:	3601      	adds	r6, #1
 800e964:	2301      	movs	r3, #1
 800e966:	1064      	asrs	r4, r4, #1
 800e968:	3508      	adds	r5, #8
 800e96a:	e73f      	b.n	800e7ec <_dtoa_r+0x394>
 800e96c:	2602      	movs	r6, #2
 800e96e:	e742      	b.n	800e7f6 <_dtoa_r+0x39e>
 800e970:	9c07      	ldr	r4, [sp, #28]
 800e972:	9704      	str	r7, [sp, #16]
 800e974:	e761      	b.n	800e83a <_dtoa_r+0x3e2>
 800e976:	4b27      	ldr	r3, [pc, #156]	@ (800ea14 <_dtoa_r+0x5bc>)
 800e978:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e97a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e97e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e982:	4454      	add	r4, sl
 800e984:	2900      	cmp	r1, #0
 800e986:	d053      	beq.n	800ea30 <_dtoa_r+0x5d8>
 800e988:	4928      	ldr	r1, [pc, #160]	@ (800ea2c <_dtoa_r+0x5d4>)
 800e98a:	2000      	movs	r0, #0
 800e98c:	f7f1 ff96 	bl	80008bc <__aeabi_ddiv>
 800e990:	4633      	mov	r3, r6
 800e992:	462a      	mov	r2, r5
 800e994:	f7f1 fcb0 	bl	80002f8 <__aeabi_dsub>
 800e998:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e99c:	4656      	mov	r6, sl
 800e99e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9a2:	f7f2 f911 	bl	8000bc8 <__aeabi_d2iz>
 800e9a6:	4605      	mov	r5, r0
 800e9a8:	f7f1 fdf4 	bl	8000594 <__aeabi_i2d>
 800e9ac:	4602      	mov	r2, r0
 800e9ae:	460b      	mov	r3, r1
 800e9b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9b4:	f7f1 fca0 	bl	80002f8 <__aeabi_dsub>
 800e9b8:	3530      	adds	r5, #48	@ 0x30
 800e9ba:	4602      	mov	r2, r0
 800e9bc:	460b      	mov	r3, r1
 800e9be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e9c2:	f806 5b01 	strb.w	r5, [r6], #1
 800e9c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e9ca:	f7f2 f8bf 	bl	8000b4c <__aeabi_dcmplt>
 800e9ce:	2800      	cmp	r0, #0
 800e9d0:	d171      	bne.n	800eab6 <_dtoa_r+0x65e>
 800e9d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9d6:	4911      	ldr	r1, [pc, #68]	@ (800ea1c <_dtoa_r+0x5c4>)
 800e9d8:	2000      	movs	r0, #0
 800e9da:	f7f1 fc8d 	bl	80002f8 <__aeabi_dsub>
 800e9de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e9e2:	f7f2 f8b3 	bl	8000b4c <__aeabi_dcmplt>
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	f040 8095 	bne.w	800eb16 <_dtoa_r+0x6be>
 800e9ec:	42a6      	cmp	r6, r4
 800e9ee:	f43f af50 	beq.w	800e892 <_dtoa_r+0x43a>
 800e9f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e9f6:	4b0a      	ldr	r3, [pc, #40]	@ (800ea20 <_dtoa_r+0x5c8>)
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	f7f1 fe35 	bl	8000668 <__aeabi_dmul>
 800e9fe:	4b08      	ldr	r3, [pc, #32]	@ (800ea20 <_dtoa_r+0x5c8>)
 800ea00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ea04:	2200      	movs	r2, #0
 800ea06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea0a:	f7f1 fe2d 	bl	8000668 <__aeabi_dmul>
 800ea0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea12:	e7c4      	b.n	800e99e <_dtoa_r+0x546>
 800ea14:	08011748 	.word	0x08011748
 800ea18:	08011720 	.word	0x08011720
 800ea1c:	3ff00000 	.word	0x3ff00000
 800ea20:	40240000 	.word	0x40240000
 800ea24:	401c0000 	.word	0x401c0000
 800ea28:	40140000 	.word	0x40140000
 800ea2c:	3fe00000 	.word	0x3fe00000
 800ea30:	4631      	mov	r1, r6
 800ea32:	4628      	mov	r0, r5
 800ea34:	f7f1 fe18 	bl	8000668 <__aeabi_dmul>
 800ea38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ea3c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ea3e:	4656      	mov	r6, sl
 800ea40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea44:	f7f2 f8c0 	bl	8000bc8 <__aeabi_d2iz>
 800ea48:	4605      	mov	r5, r0
 800ea4a:	f7f1 fda3 	bl	8000594 <__aeabi_i2d>
 800ea4e:	4602      	mov	r2, r0
 800ea50:	460b      	mov	r3, r1
 800ea52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea56:	f7f1 fc4f 	bl	80002f8 <__aeabi_dsub>
 800ea5a:	3530      	adds	r5, #48	@ 0x30
 800ea5c:	f806 5b01 	strb.w	r5, [r6], #1
 800ea60:	4602      	mov	r2, r0
 800ea62:	460b      	mov	r3, r1
 800ea64:	42a6      	cmp	r6, r4
 800ea66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ea6a:	f04f 0200 	mov.w	r2, #0
 800ea6e:	d124      	bne.n	800eaba <_dtoa_r+0x662>
 800ea70:	4bac      	ldr	r3, [pc, #688]	@ (800ed24 <_dtoa_r+0x8cc>)
 800ea72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ea76:	f7f1 fc41 	bl	80002fc <__adddf3>
 800ea7a:	4602      	mov	r2, r0
 800ea7c:	460b      	mov	r3, r1
 800ea7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea82:	f7f2 f881 	bl	8000b88 <__aeabi_dcmpgt>
 800ea86:	2800      	cmp	r0, #0
 800ea88:	d145      	bne.n	800eb16 <_dtoa_r+0x6be>
 800ea8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ea8e:	49a5      	ldr	r1, [pc, #660]	@ (800ed24 <_dtoa_r+0x8cc>)
 800ea90:	2000      	movs	r0, #0
 800ea92:	f7f1 fc31 	bl	80002f8 <__aeabi_dsub>
 800ea96:	4602      	mov	r2, r0
 800ea98:	460b      	mov	r3, r1
 800ea9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea9e:	f7f2 f855 	bl	8000b4c <__aeabi_dcmplt>
 800eaa2:	2800      	cmp	r0, #0
 800eaa4:	f43f aef5 	beq.w	800e892 <_dtoa_r+0x43a>
 800eaa8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800eaaa:	1e73      	subs	r3, r6, #1
 800eaac:	9315      	str	r3, [sp, #84]	@ 0x54
 800eaae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800eab2:	2b30      	cmp	r3, #48	@ 0x30
 800eab4:	d0f8      	beq.n	800eaa8 <_dtoa_r+0x650>
 800eab6:	9f04      	ldr	r7, [sp, #16]
 800eab8:	e73e      	b.n	800e938 <_dtoa_r+0x4e0>
 800eaba:	4b9b      	ldr	r3, [pc, #620]	@ (800ed28 <_dtoa_r+0x8d0>)
 800eabc:	f7f1 fdd4 	bl	8000668 <__aeabi_dmul>
 800eac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eac4:	e7bc      	b.n	800ea40 <_dtoa_r+0x5e8>
 800eac6:	d10c      	bne.n	800eae2 <_dtoa_r+0x68a>
 800eac8:	4b98      	ldr	r3, [pc, #608]	@ (800ed2c <_dtoa_r+0x8d4>)
 800eaca:	2200      	movs	r2, #0
 800eacc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ead0:	f7f1 fdca 	bl	8000668 <__aeabi_dmul>
 800ead4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ead8:	f7f2 f84c 	bl	8000b74 <__aeabi_dcmpge>
 800eadc:	2800      	cmp	r0, #0
 800eade:	f000 8157 	beq.w	800ed90 <_dtoa_r+0x938>
 800eae2:	2400      	movs	r4, #0
 800eae4:	4625      	mov	r5, r4
 800eae6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eae8:	43db      	mvns	r3, r3
 800eaea:	9304      	str	r3, [sp, #16]
 800eaec:	4656      	mov	r6, sl
 800eaee:	2700      	movs	r7, #0
 800eaf0:	4621      	mov	r1, r4
 800eaf2:	4658      	mov	r0, fp
 800eaf4:	f000 fbb4 	bl	800f260 <_Bfree>
 800eaf8:	2d00      	cmp	r5, #0
 800eafa:	d0dc      	beq.n	800eab6 <_dtoa_r+0x65e>
 800eafc:	b12f      	cbz	r7, 800eb0a <_dtoa_r+0x6b2>
 800eafe:	42af      	cmp	r7, r5
 800eb00:	d003      	beq.n	800eb0a <_dtoa_r+0x6b2>
 800eb02:	4639      	mov	r1, r7
 800eb04:	4658      	mov	r0, fp
 800eb06:	f000 fbab 	bl	800f260 <_Bfree>
 800eb0a:	4629      	mov	r1, r5
 800eb0c:	4658      	mov	r0, fp
 800eb0e:	f000 fba7 	bl	800f260 <_Bfree>
 800eb12:	e7d0      	b.n	800eab6 <_dtoa_r+0x65e>
 800eb14:	9704      	str	r7, [sp, #16]
 800eb16:	4633      	mov	r3, r6
 800eb18:	461e      	mov	r6, r3
 800eb1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb1e:	2a39      	cmp	r2, #57	@ 0x39
 800eb20:	d107      	bne.n	800eb32 <_dtoa_r+0x6da>
 800eb22:	459a      	cmp	sl, r3
 800eb24:	d1f8      	bne.n	800eb18 <_dtoa_r+0x6c0>
 800eb26:	9a04      	ldr	r2, [sp, #16]
 800eb28:	3201      	adds	r2, #1
 800eb2a:	9204      	str	r2, [sp, #16]
 800eb2c:	2230      	movs	r2, #48	@ 0x30
 800eb2e:	f88a 2000 	strb.w	r2, [sl]
 800eb32:	781a      	ldrb	r2, [r3, #0]
 800eb34:	3201      	adds	r2, #1
 800eb36:	701a      	strb	r2, [r3, #0]
 800eb38:	e7bd      	b.n	800eab6 <_dtoa_r+0x65e>
 800eb3a:	4b7b      	ldr	r3, [pc, #492]	@ (800ed28 <_dtoa_r+0x8d0>)
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	f7f1 fd93 	bl	8000668 <__aeabi_dmul>
 800eb42:	2200      	movs	r2, #0
 800eb44:	2300      	movs	r3, #0
 800eb46:	4604      	mov	r4, r0
 800eb48:	460d      	mov	r5, r1
 800eb4a:	f7f1 fff5 	bl	8000b38 <__aeabi_dcmpeq>
 800eb4e:	2800      	cmp	r0, #0
 800eb50:	f43f aebb 	beq.w	800e8ca <_dtoa_r+0x472>
 800eb54:	e6f0      	b.n	800e938 <_dtoa_r+0x4e0>
 800eb56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800eb58:	2a00      	cmp	r2, #0
 800eb5a:	f000 80db 	beq.w	800ed14 <_dtoa_r+0x8bc>
 800eb5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb60:	2a01      	cmp	r2, #1
 800eb62:	f300 80bf 	bgt.w	800ece4 <_dtoa_r+0x88c>
 800eb66:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800eb68:	2a00      	cmp	r2, #0
 800eb6a:	f000 80b7 	beq.w	800ecdc <_dtoa_r+0x884>
 800eb6e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800eb72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800eb74:	4646      	mov	r6, r8
 800eb76:	9a08      	ldr	r2, [sp, #32]
 800eb78:	2101      	movs	r1, #1
 800eb7a:	441a      	add	r2, r3
 800eb7c:	4658      	mov	r0, fp
 800eb7e:	4498      	add	r8, r3
 800eb80:	9208      	str	r2, [sp, #32]
 800eb82:	f000 fc21 	bl	800f3c8 <__i2b>
 800eb86:	4605      	mov	r5, r0
 800eb88:	b15e      	cbz	r6, 800eba2 <_dtoa_r+0x74a>
 800eb8a:	9b08      	ldr	r3, [sp, #32]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	dd08      	ble.n	800eba2 <_dtoa_r+0x74a>
 800eb90:	42b3      	cmp	r3, r6
 800eb92:	9a08      	ldr	r2, [sp, #32]
 800eb94:	bfa8      	it	ge
 800eb96:	4633      	movge	r3, r6
 800eb98:	eba8 0803 	sub.w	r8, r8, r3
 800eb9c:	1af6      	subs	r6, r6, r3
 800eb9e:	1ad3      	subs	r3, r2, r3
 800eba0:	9308      	str	r3, [sp, #32]
 800eba2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eba4:	b1f3      	cbz	r3, 800ebe4 <_dtoa_r+0x78c>
 800eba6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	f000 80b7 	beq.w	800ed1c <_dtoa_r+0x8c4>
 800ebae:	b18c      	cbz	r4, 800ebd4 <_dtoa_r+0x77c>
 800ebb0:	4629      	mov	r1, r5
 800ebb2:	4622      	mov	r2, r4
 800ebb4:	4658      	mov	r0, fp
 800ebb6:	f000 fcc7 	bl	800f548 <__pow5mult>
 800ebba:	464a      	mov	r2, r9
 800ebbc:	4601      	mov	r1, r0
 800ebbe:	4605      	mov	r5, r0
 800ebc0:	4658      	mov	r0, fp
 800ebc2:	f000 fc17 	bl	800f3f4 <__multiply>
 800ebc6:	4649      	mov	r1, r9
 800ebc8:	9004      	str	r0, [sp, #16]
 800ebca:	4658      	mov	r0, fp
 800ebcc:	f000 fb48 	bl	800f260 <_Bfree>
 800ebd0:	9b04      	ldr	r3, [sp, #16]
 800ebd2:	4699      	mov	r9, r3
 800ebd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebd6:	1b1a      	subs	r2, r3, r4
 800ebd8:	d004      	beq.n	800ebe4 <_dtoa_r+0x78c>
 800ebda:	4649      	mov	r1, r9
 800ebdc:	4658      	mov	r0, fp
 800ebde:	f000 fcb3 	bl	800f548 <__pow5mult>
 800ebe2:	4681      	mov	r9, r0
 800ebe4:	2101      	movs	r1, #1
 800ebe6:	4658      	mov	r0, fp
 800ebe8:	f000 fbee 	bl	800f3c8 <__i2b>
 800ebec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebee:	4604      	mov	r4, r0
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	f000 81cf 	beq.w	800ef94 <_dtoa_r+0xb3c>
 800ebf6:	461a      	mov	r2, r3
 800ebf8:	4601      	mov	r1, r0
 800ebfa:	4658      	mov	r0, fp
 800ebfc:	f000 fca4 	bl	800f548 <__pow5mult>
 800ec00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	4604      	mov	r4, r0
 800ec06:	f300 8095 	bgt.w	800ed34 <_dtoa_r+0x8dc>
 800ec0a:	9b02      	ldr	r3, [sp, #8]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	f040 8087 	bne.w	800ed20 <_dtoa_r+0x8c8>
 800ec12:	9b03      	ldr	r3, [sp, #12]
 800ec14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	f040 8089 	bne.w	800ed30 <_dtoa_r+0x8d8>
 800ec1e:	9b03      	ldr	r3, [sp, #12]
 800ec20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ec24:	0d1b      	lsrs	r3, r3, #20
 800ec26:	051b      	lsls	r3, r3, #20
 800ec28:	b12b      	cbz	r3, 800ec36 <_dtoa_r+0x7de>
 800ec2a:	9b08      	ldr	r3, [sp, #32]
 800ec2c:	3301      	adds	r3, #1
 800ec2e:	9308      	str	r3, [sp, #32]
 800ec30:	f108 0801 	add.w	r8, r8, #1
 800ec34:	2301      	movs	r3, #1
 800ec36:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	f000 81b0 	beq.w	800efa0 <_dtoa_r+0xb48>
 800ec40:	6923      	ldr	r3, [r4, #16]
 800ec42:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ec46:	6918      	ldr	r0, [r3, #16]
 800ec48:	f000 fb72 	bl	800f330 <__hi0bits>
 800ec4c:	f1c0 0020 	rsb	r0, r0, #32
 800ec50:	9b08      	ldr	r3, [sp, #32]
 800ec52:	4418      	add	r0, r3
 800ec54:	f010 001f 	ands.w	r0, r0, #31
 800ec58:	d077      	beq.n	800ed4a <_dtoa_r+0x8f2>
 800ec5a:	f1c0 0320 	rsb	r3, r0, #32
 800ec5e:	2b04      	cmp	r3, #4
 800ec60:	dd6b      	ble.n	800ed3a <_dtoa_r+0x8e2>
 800ec62:	9b08      	ldr	r3, [sp, #32]
 800ec64:	f1c0 001c 	rsb	r0, r0, #28
 800ec68:	4403      	add	r3, r0
 800ec6a:	4480      	add	r8, r0
 800ec6c:	4406      	add	r6, r0
 800ec6e:	9308      	str	r3, [sp, #32]
 800ec70:	f1b8 0f00 	cmp.w	r8, #0
 800ec74:	dd05      	ble.n	800ec82 <_dtoa_r+0x82a>
 800ec76:	4649      	mov	r1, r9
 800ec78:	4642      	mov	r2, r8
 800ec7a:	4658      	mov	r0, fp
 800ec7c:	f000 fcbe 	bl	800f5fc <__lshift>
 800ec80:	4681      	mov	r9, r0
 800ec82:	9b08      	ldr	r3, [sp, #32]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	dd05      	ble.n	800ec94 <_dtoa_r+0x83c>
 800ec88:	4621      	mov	r1, r4
 800ec8a:	461a      	mov	r2, r3
 800ec8c:	4658      	mov	r0, fp
 800ec8e:	f000 fcb5 	bl	800f5fc <__lshift>
 800ec92:	4604      	mov	r4, r0
 800ec94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d059      	beq.n	800ed4e <_dtoa_r+0x8f6>
 800ec9a:	4621      	mov	r1, r4
 800ec9c:	4648      	mov	r0, r9
 800ec9e:	f000 fd19 	bl	800f6d4 <__mcmp>
 800eca2:	2800      	cmp	r0, #0
 800eca4:	da53      	bge.n	800ed4e <_dtoa_r+0x8f6>
 800eca6:	1e7b      	subs	r3, r7, #1
 800eca8:	9304      	str	r3, [sp, #16]
 800ecaa:	4649      	mov	r1, r9
 800ecac:	2300      	movs	r3, #0
 800ecae:	220a      	movs	r2, #10
 800ecb0:	4658      	mov	r0, fp
 800ecb2:	f000 faf7 	bl	800f2a4 <__multadd>
 800ecb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecb8:	4681      	mov	r9, r0
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	f000 8172 	beq.w	800efa4 <_dtoa_r+0xb4c>
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	4629      	mov	r1, r5
 800ecc4:	220a      	movs	r2, #10
 800ecc6:	4658      	mov	r0, fp
 800ecc8:	f000 faec 	bl	800f2a4 <__multadd>
 800eccc:	9b00      	ldr	r3, [sp, #0]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	4605      	mov	r5, r0
 800ecd2:	dc67      	bgt.n	800eda4 <_dtoa_r+0x94c>
 800ecd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecd6:	2b02      	cmp	r3, #2
 800ecd8:	dc41      	bgt.n	800ed5e <_dtoa_r+0x906>
 800ecda:	e063      	b.n	800eda4 <_dtoa_r+0x94c>
 800ecdc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ecde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ece2:	e746      	b.n	800eb72 <_dtoa_r+0x71a>
 800ece4:	9b07      	ldr	r3, [sp, #28]
 800ece6:	1e5c      	subs	r4, r3, #1
 800ece8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecea:	42a3      	cmp	r3, r4
 800ecec:	bfbf      	itttt	lt
 800ecee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ecf0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ecf2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ecf4:	1ae3      	sublt	r3, r4, r3
 800ecf6:	bfb4      	ite	lt
 800ecf8:	18d2      	addlt	r2, r2, r3
 800ecfa:	1b1c      	subge	r4, r3, r4
 800ecfc:	9b07      	ldr	r3, [sp, #28]
 800ecfe:	bfbc      	itt	lt
 800ed00:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ed02:	2400      	movlt	r4, #0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	bfb5      	itete	lt
 800ed08:	eba8 0603 	sublt.w	r6, r8, r3
 800ed0c:	9b07      	ldrge	r3, [sp, #28]
 800ed0e:	2300      	movlt	r3, #0
 800ed10:	4646      	movge	r6, r8
 800ed12:	e730      	b.n	800eb76 <_dtoa_r+0x71e>
 800ed14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ed16:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ed18:	4646      	mov	r6, r8
 800ed1a:	e735      	b.n	800eb88 <_dtoa_r+0x730>
 800ed1c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed1e:	e75c      	b.n	800ebda <_dtoa_r+0x782>
 800ed20:	2300      	movs	r3, #0
 800ed22:	e788      	b.n	800ec36 <_dtoa_r+0x7de>
 800ed24:	3fe00000 	.word	0x3fe00000
 800ed28:	40240000 	.word	0x40240000
 800ed2c:	40140000 	.word	0x40140000
 800ed30:	9b02      	ldr	r3, [sp, #8]
 800ed32:	e780      	b.n	800ec36 <_dtoa_r+0x7de>
 800ed34:	2300      	movs	r3, #0
 800ed36:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed38:	e782      	b.n	800ec40 <_dtoa_r+0x7e8>
 800ed3a:	d099      	beq.n	800ec70 <_dtoa_r+0x818>
 800ed3c:	9a08      	ldr	r2, [sp, #32]
 800ed3e:	331c      	adds	r3, #28
 800ed40:	441a      	add	r2, r3
 800ed42:	4498      	add	r8, r3
 800ed44:	441e      	add	r6, r3
 800ed46:	9208      	str	r2, [sp, #32]
 800ed48:	e792      	b.n	800ec70 <_dtoa_r+0x818>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	e7f6      	b.n	800ed3c <_dtoa_r+0x8e4>
 800ed4e:	9b07      	ldr	r3, [sp, #28]
 800ed50:	9704      	str	r7, [sp, #16]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	dc20      	bgt.n	800ed98 <_dtoa_r+0x940>
 800ed56:	9300      	str	r3, [sp, #0]
 800ed58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed5a:	2b02      	cmp	r3, #2
 800ed5c:	dd1e      	ble.n	800ed9c <_dtoa_r+0x944>
 800ed5e:	9b00      	ldr	r3, [sp, #0]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	f47f aec0 	bne.w	800eae6 <_dtoa_r+0x68e>
 800ed66:	4621      	mov	r1, r4
 800ed68:	2205      	movs	r2, #5
 800ed6a:	4658      	mov	r0, fp
 800ed6c:	f000 fa9a 	bl	800f2a4 <__multadd>
 800ed70:	4601      	mov	r1, r0
 800ed72:	4604      	mov	r4, r0
 800ed74:	4648      	mov	r0, r9
 800ed76:	f000 fcad 	bl	800f6d4 <__mcmp>
 800ed7a:	2800      	cmp	r0, #0
 800ed7c:	f77f aeb3 	ble.w	800eae6 <_dtoa_r+0x68e>
 800ed80:	4656      	mov	r6, sl
 800ed82:	2331      	movs	r3, #49	@ 0x31
 800ed84:	f806 3b01 	strb.w	r3, [r6], #1
 800ed88:	9b04      	ldr	r3, [sp, #16]
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	9304      	str	r3, [sp, #16]
 800ed8e:	e6ae      	b.n	800eaee <_dtoa_r+0x696>
 800ed90:	9c07      	ldr	r4, [sp, #28]
 800ed92:	9704      	str	r7, [sp, #16]
 800ed94:	4625      	mov	r5, r4
 800ed96:	e7f3      	b.n	800ed80 <_dtoa_r+0x928>
 800ed98:	9b07      	ldr	r3, [sp, #28]
 800ed9a:	9300      	str	r3, [sp, #0]
 800ed9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	f000 8104 	beq.w	800efac <_dtoa_r+0xb54>
 800eda4:	2e00      	cmp	r6, #0
 800eda6:	dd05      	ble.n	800edb4 <_dtoa_r+0x95c>
 800eda8:	4629      	mov	r1, r5
 800edaa:	4632      	mov	r2, r6
 800edac:	4658      	mov	r0, fp
 800edae:	f000 fc25 	bl	800f5fc <__lshift>
 800edb2:	4605      	mov	r5, r0
 800edb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d05a      	beq.n	800ee70 <_dtoa_r+0xa18>
 800edba:	6869      	ldr	r1, [r5, #4]
 800edbc:	4658      	mov	r0, fp
 800edbe:	f000 fa0f 	bl	800f1e0 <_Balloc>
 800edc2:	4606      	mov	r6, r0
 800edc4:	b928      	cbnz	r0, 800edd2 <_dtoa_r+0x97a>
 800edc6:	4b84      	ldr	r3, [pc, #528]	@ (800efd8 <_dtoa_r+0xb80>)
 800edc8:	4602      	mov	r2, r0
 800edca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800edce:	f7ff bb5a 	b.w	800e486 <_dtoa_r+0x2e>
 800edd2:	692a      	ldr	r2, [r5, #16]
 800edd4:	3202      	adds	r2, #2
 800edd6:	0092      	lsls	r2, r2, #2
 800edd8:	f105 010c 	add.w	r1, r5, #12
 800eddc:	300c      	adds	r0, #12
 800edde:	f7ff faa4 	bl	800e32a <memcpy>
 800ede2:	2201      	movs	r2, #1
 800ede4:	4631      	mov	r1, r6
 800ede6:	4658      	mov	r0, fp
 800ede8:	f000 fc08 	bl	800f5fc <__lshift>
 800edec:	f10a 0301 	add.w	r3, sl, #1
 800edf0:	9307      	str	r3, [sp, #28]
 800edf2:	9b00      	ldr	r3, [sp, #0]
 800edf4:	4453      	add	r3, sl
 800edf6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800edf8:	9b02      	ldr	r3, [sp, #8]
 800edfa:	f003 0301 	and.w	r3, r3, #1
 800edfe:	462f      	mov	r7, r5
 800ee00:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee02:	4605      	mov	r5, r0
 800ee04:	9b07      	ldr	r3, [sp, #28]
 800ee06:	4621      	mov	r1, r4
 800ee08:	3b01      	subs	r3, #1
 800ee0a:	4648      	mov	r0, r9
 800ee0c:	9300      	str	r3, [sp, #0]
 800ee0e:	f7ff fa9a 	bl	800e346 <quorem>
 800ee12:	4639      	mov	r1, r7
 800ee14:	9002      	str	r0, [sp, #8]
 800ee16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ee1a:	4648      	mov	r0, r9
 800ee1c:	f000 fc5a 	bl	800f6d4 <__mcmp>
 800ee20:	462a      	mov	r2, r5
 800ee22:	9008      	str	r0, [sp, #32]
 800ee24:	4621      	mov	r1, r4
 800ee26:	4658      	mov	r0, fp
 800ee28:	f000 fc70 	bl	800f70c <__mdiff>
 800ee2c:	68c2      	ldr	r2, [r0, #12]
 800ee2e:	4606      	mov	r6, r0
 800ee30:	bb02      	cbnz	r2, 800ee74 <_dtoa_r+0xa1c>
 800ee32:	4601      	mov	r1, r0
 800ee34:	4648      	mov	r0, r9
 800ee36:	f000 fc4d 	bl	800f6d4 <__mcmp>
 800ee3a:	4602      	mov	r2, r0
 800ee3c:	4631      	mov	r1, r6
 800ee3e:	4658      	mov	r0, fp
 800ee40:	920e      	str	r2, [sp, #56]	@ 0x38
 800ee42:	f000 fa0d 	bl	800f260 <_Bfree>
 800ee46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee4a:	9e07      	ldr	r6, [sp, #28]
 800ee4c:	ea43 0102 	orr.w	r1, r3, r2
 800ee50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee52:	4319      	orrs	r1, r3
 800ee54:	d110      	bne.n	800ee78 <_dtoa_r+0xa20>
 800ee56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ee5a:	d029      	beq.n	800eeb0 <_dtoa_r+0xa58>
 800ee5c:	9b08      	ldr	r3, [sp, #32]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	dd02      	ble.n	800ee68 <_dtoa_r+0xa10>
 800ee62:	9b02      	ldr	r3, [sp, #8]
 800ee64:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ee68:	9b00      	ldr	r3, [sp, #0]
 800ee6a:	f883 8000 	strb.w	r8, [r3]
 800ee6e:	e63f      	b.n	800eaf0 <_dtoa_r+0x698>
 800ee70:	4628      	mov	r0, r5
 800ee72:	e7bb      	b.n	800edec <_dtoa_r+0x994>
 800ee74:	2201      	movs	r2, #1
 800ee76:	e7e1      	b.n	800ee3c <_dtoa_r+0x9e4>
 800ee78:	9b08      	ldr	r3, [sp, #32]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	db04      	blt.n	800ee88 <_dtoa_r+0xa30>
 800ee7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ee80:	430b      	orrs	r3, r1
 800ee82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ee84:	430b      	orrs	r3, r1
 800ee86:	d120      	bne.n	800eeca <_dtoa_r+0xa72>
 800ee88:	2a00      	cmp	r2, #0
 800ee8a:	dded      	ble.n	800ee68 <_dtoa_r+0xa10>
 800ee8c:	4649      	mov	r1, r9
 800ee8e:	2201      	movs	r2, #1
 800ee90:	4658      	mov	r0, fp
 800ee92:	f000 fbb3 	bl	800f5fc <__lshift>
 800ee96:	4621      	mov	r1, r4
 800ee98:	4681      	mov	r9, r0
 800ee9a:	f000 fc1b 	bl	800f6d4 <__mcmp>
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	dc03      	bgt.n	800eeaa <_dtoa_r+0xa52>
 800eea2:	d1e1      	bne.n	800ee68 <_dtoa_r+0xa10>
 800eea4:	f018 0f01 	tst.w	r8, #1
 800eea8:	d0de      	beq.n	800ee68 <_dtoa_r+0xa10>
 800eeaa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800eeae:	d1d8      	bne.n	800ee62 <_dtoa_r+0xa0a>
 800eeb0:	9a00      	ldr	r2, [sp, #0]
 800eeb2:	2339      	movs	r3, #57	@ 0x39
 800eeb4:	7013      	strb	r3, [r2, #0]
 800eeb6:	4633      	mov	r3, r6
 800eeb8:	461e      	mov	r6, r3
 800eeba:	3b01      	subs	r3, #1
 800eebc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eec0:	2a39      	cmp	r2, #57	@ 0x39
 800eec2:	d052      	beq.n	800ef6a <_dtoa_r+0xb12>
 800eec4:	3201      	adds	r2, #1
 800eec6:	701a      	strb	r2, [r3, #0]
 800eec8:	e612      	b.n	800eaf0 <_dtoa_r+0x698>
 800eeca:	2a00      	cmp	r2, #0
 800eecc:	dd07      	ble.n	800eede <_dtoa_r+0xa86>
 800eece:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800eed2:	d0ed      	beq.n	800eeb0 <_dtoa_r+0xa58>
 800eed4:	9a00      	ldr	r2, [sp, #0]
 800eed6:	f108 0301 	add.w	r3, r8, #1
 800eeda:	7013      	strb	r3, [r2, #0]
 800eedc:	e608      	b.n	800eaf0 <_dtoa_r+0x698>
 800eede:	9b07      	ldr	r3, [sp, #28]
 800eee0:	9a07      	ldr	r2, [sp, #28]
 800eee2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800eee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eee8:	4293      	cmp	r3, r2
 800eeea:	d028      	beq.n	800ef3e <_dtoa_r+0xae6>
 800eeec:	4649      	mov	r1, r9
 800eeee:	2300      	movs	r3, #0
 800eef0:	220a      	movs	r2, #10
 800eef2:	4658      	mov	r0, fp
 800eef4:	f000 f9d6 	bl	800f2a4 <__multadd>
 800eef8:	42af      	cmp	r7, r5
 800eefa:	4681      	mov	r9, r0
 800eefc:	f04f 0300 	mov.w	r3, #0
 800ef00:	f04f 020a 	mov.w	r2, #10
 800ef04:	4639      	mov	r1, r7
 800ef06:	4658      	mov	r0, fp
 800ef08:	d107      	bne.n	800ef1a <_dtoa_r+0xac2>
 800ef0a:	f000 f9cb 	bl	800f2a4 <__multadd>
 800ef0e:	4607      	mov	r7, r0
 800ef10:	4605      	mov	r5, r0
 800ef12:	9b07      	ldr	r3, [sp, #28]
 800ef14:	3301      	adds	r3, #1
 800ef16:	9307      	str	r3, [sp, #28]
 800ef18:	e774      	b.n	800ee04 <_dtoa_r+0x9ac>
 800ef1a:	f000 f9c3 	bl	800f2a4 <__multadd>
 800ef1e:	4629      	mov	r1, r5
 800ef20:	4607      	mov	r7, r0
 800ef22:	2300      	movs	r3, #0
 800ef24:	220a      	movs	r2, #10
 800ef26:	4658      	mov	r0, fp
 800ef28:	f000 f9bc 	bl	800f2a4 <__multadd>
 800ef2c:	4605      	mov	r5, r0
 800ef2e:	e7f0      	b.n	800ef12 <_dtoa_r+0xaba>
 800ef30:	9b00      	ldr	r3, [sp, #0]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	bfcc      	ite	gt
 800ef36:	461e      	movgt	r6, r3
 800ef38:	2601      	movle	r6, #1
 800ef3a:	4456      	add	r6, sl
 800ef3c:	2700      	movs	r7, #0
 800ef3e:	4649      	mov	r1, r9
 800ef40:	2201      	movs	r2, #1
 800ef42:	4658      	mov	r0, fp
 800ef44:	f000 fb5a 	bl	800f5fc <__lshift>
 800ef48:	4621      	mov	r1, r4
 800ef4a:	4681      	mov	r9, r0
 800ef4c:	f000 fbc2 	bl	800f6d4 <__mcmp>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	dcb0      	bgt.n	800eeb6 <_dtoa_r+0xa5e>
 800ef54:	d102      	bne.n	800ef5c <_dtoa_r+0xb04>
 800ef56:	f018 0f01 	tst.w	r8, #1
 800ef5a:	d1ac      	bne.n	800eeb6 <_dtoa_r+0xa5e>
 800ef5c:	4633      	mov	r3, r6
 800ef5e:	461e      	mov	r6, r3
 800ef60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ef64:	2a30      	cmp	r2, #48	@ 0x30
 800ef66:	d0fa      	beq.n	800ef5e <_dtoa_r+0xb06>
 800ef68:	e5c2      	b.n	800eaf0 <_dtoa_r+0x698>
 800ef6a:	459a      	cmp	sl, r3
 800ef6c:	d1a4      	bne.n	800eeb8 <_dtoa_r+0xa60>
 800ef6e:	9b04      	ldr	r3, [sp, #16]
 800ef70:	3301      	adds	r3, #1
 800ef72:	9304      	str	r3, [sp, #16]
 800ef74:	2331      	movs	r3, #49	@ 0x31
 800ef76:	f88a 3000 	strb.w	r3, [sl]
 800ef7a:	e5b9      	b.n	800eaf0 <_dtoa_r+0x698>
 800ef7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ef7e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800efdc <_dtoa_r+0xb84>
 800ef82:	b11b      	cbz	r3, 800ef8c <_dtoa_r+0xb34>
 800ef84:	f10a 0308 	add.w	r3, sl, #8
 800ef88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ef8a:	6013      	str	r3, [r2, #0]
 800ef8c:	4650      	mov	r0, sl
 800ef8e:	b019      	add	sp, #100	@ 0x64
 800ef90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef96:	2b01      	cmp	r3, #1
 800ef98:	f77f ae37 	ble.w	800ec0a <_dtoa_r+0x7b2>
 800ef9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800efa0:	2001      	movs	r0, #1
 800efa2:	e655      	b.n	800ec50 <_dtoa_r+0x7f8>
 800efa4:	9b00      	ldr	r3, [sp, #0]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	f77f aed6 	ble.w	800ed58 <_dtoa_r+0x900>
 800efac:	4656      	mov	r6, sl
 800efae:	4621      	mov	r1, r4
 800efb0:	4648      	mov	r0, r9
 800efb2:	f7ff f9c8 	bl	800e346 <quorem>
 800efb6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800efba:	f806 8b01 	strb.w	r8, [r6], #1
 800efbe:	9b00      	ldr	r3, [sp, #0]
 800efc0:	eba6 020a 	sub.w	r2, r6, sl
 800efc4:	4293      	cmp	r3, r2
 800efc6:	ddb3      	ble.n	800ef30 <_dtoa_r+0xad8>
 800efc8:	4649      	mov	r1, r9
 800efca:	2300      	movs	r3, #0
 800efcc:	220a      	movs	r2, #10
 800efce:	4658      	mov	r0, fp
 800efd0:	f000 f968 	bl	800f2a4 <__multadd>
 800efd4:	4681      	mov	r9, r0
 800efd6:	e7ea      	b.n	800efae <_dtoa_r+0xb56>
 800efd8:	080116a8 	.word	0x080116a8
 800efdc:	0801162c 	.word	0x0801162c

0800efe0 <_free_r>:
 800efe0:	b538      	push	{r3, r4, r5, lr}
 800efe2:	4605      	mov	r5, r0
 800efe4:	2900      	cmp	r1, #0
 800efe6:	d041      	beq.n	800f06c <_free_r+0x8c>
 800efe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800efec:	1f0c      	subs	r4, r1, #4
 800efee:	2b00      	cmp	r3, #0
 800eff0:	bfb8      	it	lt
 800eff2:	18e4      	addlt	r4, r4, r3
 800eff4:	f000 f8e8 	bl	800f1c8 <__malloc_lock>
 800eff8:	4a1d      	ldr	r2, [pc, #116]	@ (800f070 <_free_r+0x90>)
 800effa:	6813      	ldr	r3, [r2, #0]
 800effc:	b933      	cbnz	r3, 800f00c <_free_r+0x2c>
 800effe:	6063      	str	r3, [r4, #4]
 800f000:	6014      	str	r4, [r2, #0]
 800f002:	4628      	mov	r0, r5
 800f004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f008:	f000 b8e4 	b.w	800f1d4 <__malloc_unlock>
 800f00c:	42a3      	cmp	r3, r4
 800f00e:	d908      	bls.n	800f022 <_free_r+0x42>
 800f010:	6820      	ldr	r0, [r4, #0]
 800f012:	1821      	adds	r1, r4, r0
 800f014:	428b      	cmp	r3, r1
 800f016:	bf01      	itttt	eq
 800f018:	6819      	ldreq	r1, [r3, #0]
 800f01a:	685b      	ldreq	r3, [r3, #4]
 800f01c:	1809      	addeq	r1, r1, r0
 800f01e:	6021      	streq	r1, [r4, #0]
 800f020:	e7ed      	b.n	800effe <_free_r+0x1e>
 800f022:	461a      	mov	r2, r3
 800f024:	685b      	ldr	r3, [r3, #4]
 800f026:	b10b      	cbz	r3, 800f02c <_free_r+0x4c>
 800f028:	42a3      	cmp	r3, r4
 800f02a:	d9fa      	bls.n	800f022 <_free_r+0x42>
 800f02c:	6811      	ldr	r1, [r2, #0]
 800f02e:	1850      	adds	r0, r2, r1
 800f030:	42a0      	cmp	r0, r4
 800f032:	d10b      	bne.n	800f04c <_free_r+0x6c>
 800f034:	6820      	ldr	r0, [r4, #0]
 800f036:	4401      	add	r1, r0
 800f038:	1850      	adds	r0, r2, r1
 800f03a:	4283      	cmp	r3, r0
 800f03c:	6011      	str	r1, [r2, #0]
 800f03e:	d1e0      	bne.n	800f002 <_free_r+0x22>
 800f040:	6818      	ldr	r0, [r3, #0]
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	6053      	str	r3, [r2, #4]
 800f046:	4408      	add	r0, r1
 800f048:	6010      	str	r0, [r2, #0]
 800f04a:	e7da      	b.n	800f002 <_free_r+0x22>
 800f04c:	d902      	bls.n	800f054 <_free_r+0x74>
 800f04e:	230c      	movs	r3, #12
 800f050:	602b      	str	r3, [r5, #0]
 800f052:	e7d6      	b.n	800f002 <_free_r+0x22>
 800f054:	6820      	ldr	r0, [r4, #0]
 800f056:	1821      	adds	r1, r4, r0
 800f058:	428b      	cmp	r3, r1
 800f05a:	bf04      	itt	eq
 800f05c:	6819      	ldreq	r1, [r3, #0]
 800f05e:	685b      	ldreq	r3, [r3, #4]
 800f060:	6063      	str	r3, [r4, #4]
 800f062:	bf04      	itt	eq
 800f064:	1809      	addeq	r1, r1, r0
 800f066:	6021      	streq	r1, [r4, #0]
 800f068:	6054      	str	r4, [r2, #4]
 800f06a:	e7ca      	b.n	800f002 <_free_r+0x22>
 800f06c:	bd38      	pop	{r3, r4, r5, pc}
 800f06e:	bf00      	nop
 800f070:	200079a8 	.word	0x200079a8

0800f074 <malloc>:
 800f074:	4b02      	ldr	r3, [pc, #8]	@ (800f080 <malloc+0xc>)
 800f076:	4601      	mov	r1, r0
 800f078:	6818      	ldr	r0, [r3, #0]
 800f07a:	f000 b825 	b.w	800f0c8 <_malloc_r>
 800f07e:	bf00      	nop
 800f080:	2000042c 	.word	0x2000042c

0800f084 <sbrk_aligned>:
 800f084:	b570      	push	{r4, r5, r6, lr}
 800f086:	4e0f      	ldr	r6, [pc, #60]	@ (800f0c4 <sbrk_aligned+0x40>)
 800f088:	460c      	mov	r4, r1
 800f08a:	6831      	ldr	r1, [r6, #0]
 800f08c:	4605      	mov	r5, r0
 800f08e:	b911      	cbnz	r1, 800f096 <sbrk_aligned+0x12>
 800f090:	f000 fe46 	bl	800fd20 <_sbrk_r>
 800f094:	6030      	str	r0, [r6, #0]
 800f096:	4621      	mov	r1, r4
 800f098:	4628      	mov	r0, r5
 800f09a:	f000 fe41 	bl	800fd20 <_sbrk_r>
 800f09e:	1c43      	adds	r3, r0, #1
 800f0a0:	d103      	bne.n	800f0aa <sbrk_aligned+0x26>
 800f0a2:	f04f 34ff 	mov.w	r4, #4294967295
 800f0a6:	4620      	mov	r0, r4
 800f0a8:	bd70      	pop	{r4, r5, r6, pc}
 800f0aa:	1cc4      	adds	r4, r0, #3
 800f0ac:	f024 0403 	bic.w	r4, r4, #3
 800f0b0:	42a0      	cmp	r0, r4
 800f0b2:	d0f8      	beq.n	800f0a6 <sbrk_aligned+0x22>
 800f0b4:	1a21      	subs	r1, r4, r0
 800f0b6:	4628      	mov	r0, r5
 800f0b8:	f000 fe32 	bl	800fd20 <_sbrk_r>
 800f0bc:	3001      	adds	r0, #1
 800f0be:	d1f2      	bne.n	800f0a6 <sbrk_aligned+0x22>
 800f0c0:	e7ef      	b.n	800f0a2 <sbrk_aligned+0x1e>
 800f0c2:	bf00      	nop
 800f0c4:	200079a4 	.word	0x200079a4

0800f0c8 <_malloc_r>:
 800f0c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0cc:	1ccd      	adds	r5, r1, #3
 800f0ce:	f025 0503 	bic.w	r5, r5, #3
 800f0d2:	3508      	adds	r5, #8
 800f0d4:	2d0c      	cmp	r5, #12
 800f0d6:	bf38      	it	cc
 800f0d8:	250c      	movcc	r5, #12
 800f0da:	2d00      	cmp	r5, #0
 800f0dc:	4606      	mov	r6, r0
 800f0de:	db01      	blt.n	800f0e4 <_malloc_r+0x1c>
 800f0e0:	42a9      	cmp	r1, r5
 800f0e2:	d904      	bls.n	800f0ee <_malloc_r+0x26>
 800f0e4:	230c      	movs	r3, #12
 800f0e6:	6033      	str	r3, [r6, #0]
 800f0e8:	2000      	movs	r0, #0
 800f0ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f1c4 <_malloc_r+0xfc>
 800f0f2:	f000 f869 	bl	800f1c8 <__malloc_lock>
 800f0f6:	f8d8 3000 	ldr.w	r3, [r8]
 800f0fa:	461c      	mov	r4, r3
 800f0fc:	bb44      	cbnz	r4, 800f150 <_malloc_r+0x88>
 800f0fe:	4629      	mov	r1, r5
 800f100:	4630      	mov	r0, r6
 800f102:	f7ff ffbf 	bl	800f084 <sbrk_aligned>
 800f106:	1c43      	adds	r3, r0, #1
 800f108:	4604      	mov	r4, r0
 800f10a:	d158      	bne.n	800f1be <_malloc_r+0xf6>
 800f10c:	f8d8 4000 	ldr.w	r4, [r8]
 800f110:	4627      	mov	r7, r4
 800f112:	2f00      	cmp	r7, #0
 800f114:	d143      	bne.n	800f19e <_malloc_r+0xd6>
 800f116:	2c00      	cmp	r4, #0
 800f118:	d04b      	beq.n	800f1b2 <_malloc_r+0xea>
 800f11a:	6823      	ldr	r3, [r4, #0]
 800f11c:	4639      	mov	r1, r7
 800f11e:	4630      	mov	r0, r6
 800f120:	eb04 0903 	add.w	r9, r4, r3
 800f124:	f000 fdfc 	bl	800fd20 <_sbrk_r>
 800f128:	4581      	cmp	r9, r0
 800f12a:	d142      	bne.n	800f1b2 <_malloc_r+0xea>
 800f12c:	6821      	ldr	r1, [r4, #0]
 800f12e:	1a6d      	subs	r5, r5, r1
 800f130:	4629      	mov	r1, r5
 800f132:	4630      	mov	r0, r6
 800f134:	f7ff ffa6 	bl	800f084 <sbrk_aligned>
 800f138:	3001      	adds	r0, #1
 800f13a:	d03a      	beq.n	800f1b2 <_malloc_r+0xea>
 800f13c:	6823      	ldr	r3, [r4, #0]
 800f13e:	442b      	add	r3, r5
 800f140:	6023      	str	r3, [r4, #0]
 800f142:	f8d8 3000 	ldr.w	r3, [r8]
 800f146:	685a      	ldr	r2, [r3, #4]
 800f148:	bb62      	cbnz	r2, 800f1a4 <_malloc_r+0xdc>
 800f14a:	f8c8 7000 	str.w	r7, [r8]
 800f14e:	e00f      	b.n	800f170 <_malloc_r+0xa8>
 800f150:	6822      	ldr	r2, [r4, #0]
 800f152:	1b52      	subs	r2, r2, r5
 800f154:	d420      	bmi.n	800f198 <_malloc_r+0xd0>
 800f156:	2a0b      	cmp	r2, #11
 800f158:	d917      	bls.n	800f18a <_malloc_r+0xc2>
 800f15a:	1961      	adds	r1, r4, r5
 800f15c:	42a3      	cmp	r3, r4
 800f15e:	6025      	str	r5, [r4, #0]
 800f160:	bf18      	it	ne
 800f162:	6059      	strne	r1, [r3, #4]
 800f164:	6863      	ldr	r3, [r4, #4]
 800f166:	bf08      	it	eq
 800f168:	f8c8 1000 	streq.w	r1, [r8]
 800f16c:	5162      	str	r2, [r4, r5]
 800f16e:	604b      	str	r3, [r1, #4]
 800f170:	4630      	mov	r0, r6
 800f172:	f000 f82f 	bl	800f1d4 <__malloc_unlock>
 800f176:	f104 000b 	add.w	r0, r4, #11
 800f17a:	1d23      	adds	r3, r4, #4
 800f17c:	f020 0007 	bic.w	r0, r0, #7
 800f180:	1ac2      	subs	r2, r0, r3
 800f182:	bf1c      	itt	ne
 800f184:	1a1b      	subne	r3, r3, r0
 800f186:	50a3      	strne	r3, [r4, r2]
 800f188:	e7af      	b.n	800f0ea <_malloc_r+0x22>
 800f18a:	6862      	ldr	r2, [r4, #4]
 800f18c:	42a3      	cmp	r3, r4
 800f18e:	bf0c      	ite	eq
 800f190:	f8c8 2000 	streq.w	r2, [r8]
 800f194:	605a      	strne	r2, [r3, #4]
 800f196:	e7eb      	b.n	800f170 <_malloc_r+0xa8>
 800f198:	4623      	mov	r3, r4
 800f19a:	6864      	ldr	r4, [r4, #4]
 800f19c:	e7ae      	b.n	800f0fc <_malloc_r+0x34>
 800f19e:	463c      	mov	r4, r7
 800f1a0:	687f      	ldr	r7, [r7, #4]
 800f1a2:	e7b6      	b.n	800f112 <_malloc_r+0x4a>
 800f1a4:	461a      	mov	r2, r3
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	42a3      	cmp	r3, r4
 800f1aa:	d1fb      	bne.n	800f1a4 <_malloc_r+0xdc>
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	6053      	str	r3, [r2, #4]
 800f1b0:	e7de      	b.n	800f170 <_malloc_r+0xa8>
 800f1b2:	230c      	movs	r3, #12
 800f1b4:	6033      	str	r3, [r6, #0]
 800f1b6:	4630      	mov	r0, r6
 800f1b8:	f000 f80c 	bl	800f1d4 <__malloc_unlock>
 800f1bc:	e794      	b.n	800f0e8 <_malloc_r+0x20>
 800f1be:	6005      	str	r5, [r0, #0]
 800f1c0:	e7d6      	b.n	800f170 <_malloc_r+0xa8>
 800f1c2:	bf00      	nop
 800f1c4:	200079a8 	.word	0x200079a8

0800f1c8 <__malloc_lock>:
 800f1c8:	4801      	ldr	r0, [pc, #4]	@ (800f1d0 <__malloc_lock+0x8>)
 800f1ca:	f7ff b8a4 	b.w	800e316 <__retarget_lock_acquire_recursive>
 800f1ce:	bf00      	nop
 800f1d0:	200079a0 	.word	0x200079a0

0800f1d4 <__malloc_unlock>:
 800f1d4:	4801      	ldr	r0, [pc, #4]	@ (800f1dc <__malloc_unlock+0x8>)
 800f1d6:	f7ff b89f 	b.w	800e318 <__retarget_lock_release_recursive>
 800f1da:	bf00      	nop
 800f1dc:	200079a0 	.word	0x200079a0

0800f1e0 <_Balloc>:
 800f1e0:	b570      	push	{r4, r5, r6, lr}
 800f1e2:	69c6      	ldr	r6, [r0, #28]
 800f1e4:	4604      	mov	r4, r0
 800f1e6:	460d      	mov	r5, r1
 800f1e8:	b976      	cbnz	r6, 800f208 <_Balloc+0x28>
 800f1ea:	2010      	movs	r0, #16
 800f1ec:	f7ff ff42 	bl	800f074 <malloc>
 800f1f0:	4602      	mov	r2, r0
 800f1f2:	61e0      	str	r0, [r4, #28]
 800f1f4:	b920      	cbnz	r0, 800f200 <_Balloc+0x20>
 800f1f6:	4b18      	ldr	r3, [pc, #96]	@ (800f258 <_Balloc+0x78>)
 800f1f8:	4818      	ldr	r0, [pc, #96]	@ (800f25c <_Balloc+0x7c>)
 800f1fa:	216b      	movs	r1, #107	@ 0x6b
 800f1fc:	f000 fda0 	bl	800fd40 <__assert_func>
 800f200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f204:	6006      	str	r6, [r0, #0]
 800f206:	60c6      	str	r6, [r0, #12]
 800f208:	69e6      	ldr	r6, [r4, #28]
 800f20a:	68f3      	ldr	r3, [r6, #12]
 800f20c:	b183      	cbz	r3, 800f230 <_Balloc+0x50>
 800f20e:	69e3      	ldr	r3, [r4, #28]
 800f210:	68db      	ldr	r3, [r3, #12]
 800f212:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f216:	b9b8      	cbnz	r0, 800f248 <_Balloc+0x68>
 800f218:	2101      	movs	r1, #1
 800f21a:	fa01 f605 	lsl.w	r6, r1, r5
 800f21e:	1d72      	adds	r2, r6, #5
 800f220:	0092      	lsls	r2, r2, #2
 800f222:	4620      	mov	r0, r4
 800f224:	f000 fdaa 	bl	800fd7c <_calloc_r>
 800f228:	b160      	cbz	r0, 800f244 <_Balloc+0x64>
 800f22a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f22e:	e00e      	b.n	800f24e <_Balloc+0x6e>
 800f230:	2221      	movs	r2, #33	@ 0x21
 800f232:	2104      	movs	r1, #4
 800f234:	4620      	mov	r0, r4
 800f236:	f000 fda1 	bl	800fd7c <_calloc_r>
 800f23a:	69e3      	ldr	r3, [r4, #28]
 800f23c:	60f0      	str	r0, [r6, #12]
 800f23e:	68db      	ldr	r3, [r3, #12]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d1e4      	bne.n	800f20e <_Balloc+0x2e>
 800f244:	2000      	movs	r0, #0
 800f246:	bd70      	pop	{r4, r5, r6, pc}
 800f248:	6802      	ldr	r2, [r0, #0]
 800f24a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f24e:	2300      	movs	r3, #0
 800f250:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f254:	e7f7      	b.n	800f246 <_Balloc+0x66>
 800f256:	bf00      	nop
 800f258:	08011639 	.word	0x08011639
 800f25c:	080116b9 	.word	0x080116b9

0800f260 <_Bfree>:
 800f260:	b570      	push	{r4, r5, r6, lr}
 800f262:	69c6      	ldr	r6, [r0, #28]
 800f264:	4605      	mov	r5, r0
 800f266:	460c      	mov	r4, r1
 800f268:	b976      	cbnz	r6, 800f288 <_Bfree+0x28>
 800f26a:	2010      	movs	r0, #16
 800f26c:	f7ff ff02 	bl	800f074 <malloc>
 800f270:	4602      	mov	r2, r0
 800f272:	61e8      	str	r0, [r5, #28]
 800f274:	b920      	cbnz	r0, 800f280 <_Bfree+0x20>
 800f276:	4b09      	ldr	r3, [pc, #36]	@ (800f29c <_Bfree+0x3c>)
 800f278:	4809      	ldr	r0, [pc, #36]	@ (800f2a0 <_Bfree+0x40>)
 800f27a:	218f      	movs	r1, #143	@ 0x8f
 800f27c:	f000 fd60 	bl	800fd40 <__assert_func>
 800f280:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f284:	6006      	str	r6, [r0, #0]
 800f286:	60c6      	str	r6, [r0, #12]
 800f288:	b13c      	cbz	r4, 800f29a <_Bfree+0x3a>
 800f28a:	69eb      	ldr	r3, [r5, #28]
 800f28c:	6862      	ldr	r2, [r4, #4]
 800f28e:	68db      	ldr	r3, [r3, #12]
 800f290:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f294:	6021      	str	r1, [r4, #0]
 800f296:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f29a:	bd70      	pop	{r4, r5, r6, pc}
 800f29c:	08011639 	.word	0x08011639
 800f2a0:	080116b9 	.word	0x080116b9

0800f2a4 <__multadd>:
 800f2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a8:	690d      	ldr	r5, [r1, #16]
 800f2aa:	4607      	mov	r7, r0
 800f2ac:	460c      	mov	r4, r1
 800f2ae:	461e      	mov	r6, r3
 800f2b0:	f101 0c14 	add.w	ip, r1, #20
 800f2b4:	2000      	movs	r0, #0
 800f2b6:	f8dc 3000 	ldr.w	r3, [ip]
 800f2ba:	b299      	uxth	r1, r3
 800f2bc:	fb02 6101 	mla	r1, r2, r1, r6
 800f2c0:	0c1e      	lsrs	r6, r3, #16
 800f2c2:	0c0b      	lsrs	r3, r1, #16
 800f2c4:	fb02 3306 	mla	r3, r2, r6, r3
 800f2c8:	b289      	uxth	r1, r1
 800f2ca:	3001      	adds	r0, #1
 800f2cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f2d0:	4285      	cmp	r5, r0
 800f2d2:	f84c 1b04 	str.w	r1, [ip], #4
 800f2d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f2da:	dcec      	bgt.n	800f2b6 <__multadd+0x12>
 800f2dc:	b30e      	cbz	r6, 800f322 <__multadd+0x7e>
 800f2de:	68a3      	ldr	r3, [r4, #8]
 800f2e0:	42ab      	cmp	r3, r5
 800f2e2:	dc19      	bgt.n	800f318 <__multadd+0x74>
 800f2e4:	6861      	ldr	r1, [r4, #4]
 800f2e6:	4638      	mov	r0, r7
 800f2e8:	3101      	adds	r1, #1
 800f2ea:	f7ff ff79 	bl	800f1e0 <_Balloc>
 800f2ee:	4680      	mov	r8, r0
 800f2f0:	b928      	cbnz	r0, 800f2fe <__multadd+0x5a>
 800f2f2:	4602      	mov	r2, r0
 800f2f4:	4b0c      	ldr	r3, [pc, #48]	@ (800f328 <__multadd+0x84>)
 800f2f6:	480d      	ldr	r0, [pc, #52]	@ (800f32c <__multadd+0x88>)
 800f2f8:	21ba      	movs	r1, #186	@ 0xba
 800f2fa:	f000 fd21 	bl	800fd40 <__assert_func>
 800f2fe:	6922      	ldr	r2, [r4, #16]
 800f300:	3202      	adds	r2, #2
 800f302:	f104 010c 	add.w	r1, r4, #12
 800f306:	0092      	lsls	r2, r2, #2
 800f308:	300c      	adds	r0, #12
 800f30a:	f7ff f80e 	bl	800e32a <memcpy>
 800f30e:	4621      	mov	r1, r4
 800f310:	4638      	mov	r0, r7
 800f312:	f7ff ffa5 	bl	800f260 <_Bfree>
 800f316:	4644      	mov	r4, r8
 800f318:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f31c:	3501      	adds	r5, #1
 800f31e:	615e      	str	r6, [r3, #20]
 800f320:	6125      	str	r5, [r4, #16]
 800f322:	4620      	mov	r0, r4
 800f324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f328:	080116a8 	.word	0x080116a8
 800f32c:	080116b9 	.word	0x080116b9

0800f330 <__hi0bits>:
 800f330:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f334:	4603      	mov	r3, r0
 800f336:	bf36      	itet	cc
 800f338:	0403      	lslcc	r3, r0, #16
 800f33a:	2000      	movcs	r0, #0
 800f33c:	2010      	movcc	r0, #16
 800f33e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f342:	bf3c      	itt	cc
 800f344:	021b      	lslcc	r3, r3, #8
 800f346:	3008      	addcc	r0, #8
 800f348:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f34c:	bf3c      	itt	cc
 800f34e:	011b      	lslcc	r3, r3, #4
 800f350:	3004      	addcc	r0, #4
 800f352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f356:	bf3c      	itt	cc
 800f358:	009b      	lslcc	r3, r3, #2
 800f35a:	3002      	addcc	r0, #2
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	db05      	blt.n	800f36c <__hi0bits+0x3c>
 800f360:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f364:	f100 0001 	add.w	r0, r0, #1
 800f368:	bf08      	it	eq
 800f36a:	2020      	moveq	r0, #32
 800f36c:	4770      	bx	lr

0800f36e <__lo0bits>:
 800f36e:	6803      	ldr	r3, [r0, #0]
 800f370:	4602      	mov	r2, r0
 800f372:	f013 0007 	ands.w	r0, r3, #7
 800f376:	d00b      	beq.n	800f390 <__lo0bits+0x22>
 800f378:	07d9      	lsls	r1, r3, #31
 800f37a:	d421      	bmi.n	800f3c0 <__lo0bits+0x52>
 800f37c:	0798      	lsls	r0, r3, #30
 800f37e:	bf49      	itett	mi
 800f380:	085b      	lsrmi	r3, r3, #1
 800f382:	089b      	lsrpl	r3, r3, #2
 800f384:	2001      	movmi	r0, #1
 800f386:	6013      	strmi	r3, [r2, #0]
 800f388:	bf5c      	itt	pl
 800f38a:	6013      	strpl	r3, [r2, #0]
 800f38c:	2002      	movpl	r0, #2
 800f38e:	4770      	bx	lr
 800f390:	b299      	uxth	r1, r3
 800f392:	b909      	cbnz	r1, 800f398 <__lo0bits+0x2a>
 800f394:	0c1b      	lsrs	r3, r3, #16
 800f396:	2010      	movs	r0, #16
 800f398:	b2d9      	uxtb	r1, r3
 800f39a:	b909      	cbnz	r1, 800f3a0 <__lo0bits+0x32>
 800f39c:	3008      	adds	r0, #8
 800f39e:	0a1b      	lsrs	r3, r3, #8
 800f3a0:	0719      	lsls	r1, r3, #28
 800f3a2:	bf04      	itt	eq
 800f3a4:	091b      	lsreq	r3, r3, #4
 800f3a6:	3004      	addeq	r0, #4
 800f3a8:	0799      	lsls	r1, r3, #30
 800f3aa:	bf04      	itt	eq
 800f3ac:	089b      	lsreq	r3, r3, #2
 800f3ae:	3002      	addeq	r0, #2
 800f3b0:	07d9      	lsls	r1, r3, #31
 800f3b2:	d403      	bmi.n	800f3bc <__lo0bits+0x4e>
 800f3b4:	085b      	lsrs	r3, r3, #1
 800f3b6:	f100 0001 	add.w	r0, r0, #1
 800f3ba:	d003      	beq.n	800f3c4 <__lo0bits+0x56>
 800f3bc:	6013      	str	r3, [r2, #0]
 800f3be:	4770      	bx	lr
 800f3c0:	2000      	movs	r0, #0
 800f3c2:	4770      	bx	lr
 800f3c4:	2020      	movs	r0, #32
 800f3c6:	4770      	bx	lr

0800f3c8 <__i2b>:
 800f3c8:	b510      	push	{r4, lr}
 800f3ca:	460c      	mov	r4, r1
 800f3cc:	2101      	movs	r1, #1
 800f3ce:	f7ff ff07 	bl	800f1e0 <_Balloc>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	b928      	cbnz	r0, 800f3e2 <__i2b+0x1a>
 800f3d6:	4b05      	ldr	r3, [pc, #20]	@ (800f3ec <__i2b+0x24>)
 800f3d8:	4805      	ldr	r0, [pc, #20]	@ (800f3f0 <__i2b+0x28>)
 800f3da:	f240 1145 	movw	r1, #325	@ 0x145
 800f3de:	f000 fcaf 	bl	800fd40 <__assert_func>
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	6144      	str	r4, [r0, #20]
 800f3e6:	6103      	str	r3, [r0, #16]
 800f3e8:	bd10      	pop	{r4, pc}
 800f3ea:	bf00      	nop
 800f3ec:	080116a8 	.word	0x080116a8
 800f3f0:	080116b9 	.word	0x080116b9

0800f3f4 <__multiply>:
 800f3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3f8:	4614      	mov	r4, r2
 800f3fa:	690a      	ldr	r2, [r1, #16]
 800f3fc:	6923      	ldr	r3, [r4, #16]
 800f3fe:	429a      	cmp	r2, r3
 800f400:	bfa8      	it	ge
 800f402:	4623      	movge	r3, r4
 800f404:	460f      	mov	r7, r1
 800f406:	bfa4      	itt	ge
 800f408:	460c      	movge	r4, r1
 800f40a:	461f      	movge	r7, r3
 800f40c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f410:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f414:	68a3      	ldr	r3, [r4, #8]
 800f416:	6861      	ldr	r1, [r4, #4]
 800f418:	eb0a 0609 	add.w	r6, sl, r9
 800f41c:	42b3      	cmp	r3, r6
 800f41e:	b085      	sub	sp, #20
 800f420:	bfb8      	it	lt
 800f422:	3101      	addlt	r1, #1
 800f424:	f7ff fedc 	bl	800f1e0 <_Balloc>
 800f428:	b930      	cbnz	r0, 800f438 <__multiply+0x44>
 800f42a:	4602      	mov	r2, r0
 800f42c:	4b44      	ldr	r3, [pc, #272]	@ (800f540 <__multiply+0x14c>)
 800f42e:	4845      	ldr	r0, [pc, #276]	@ (800f544 <__multiply+0x150>)
 800f430:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f434:	f000 fc84 	bl	800fd40 <__assert_func>
 800f438:	f100 0514 	add.w	r5, r0, #20
 800f43c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f440:	462b      	mov	r3, r5
 800f442:	2200      	movs	r2, #0
 800f444:	4543      	cmp	r3, r8
 800f446:	d321      	bcc.n	800f48c <__multiply+0x98>
 800f448:	f107 0114 	add.w	r1, r7, #20
 800f44c:	f104 0214 	add.w	r2, r4, #20
 800f450:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f454:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f458:	9302      	str	r3, [sp, #8]
 800f45a:	1b13      	subs	r3, r2, r4
 800f45c:	3b15      	subs	r3, #21
 800f45e:	f023 0303 	bic.w	r3, r3, #3
 800f462:	3304      	adds	r3, #4
 800f464:	f104 0715 	add.w	r7, r4, #21
 800f468:	42ba      	cmp	r2, r7
 800f46a:	bf38      	it	cc
 800f46c:	2304      	movcc	r3, #4
 800f46e:	9301      	str	r3, [sp, #4]
 800f470:	9b02      	ldr	r3, [sp, #8]
 800f472:	9103      	str	r1, [sp, #12]
 800f474:	428b      	cmp	r3, r1
 800f476:	d80c      	bhi.n	800f492 <__multiply+0x9e>
 800f478:	2e00      	cmp	r6, #0
 800f47a:	dd03      	ble.n	800f484 <__multiply+0x90>
 800f47c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f480:	2b00      	cmp	r3, #0
 800f482:	d05b      	beq.n	800f53c <__multiply+0x148>
 800f484:	6106      	str	r6, [r0, #16]
 800f486:	b005      	add	sp, #20
 800f488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f48c:	f843 2b04 	str.w	r2, [r3], #4
 800f490:	e7d8      	b.n	800f444 <__multiply+0x50>
 800f492:	f8b1 a000 	ldrh.w	sl, [r1]
 800f496:	f1ba 0f00 	cmp.w	sl, #0
 800f49a:	d024      	beq.n	800f4e6 <__multiply+0xf2>
 800f49c:	f104 0e14 	add.w	lr, r4, #20
 800f4a0:	46a9      	mov	r9, r5
 800f4a2:	f04f 0c00 	mov.w	ip, #0
 800f4a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f4aa:	f8d9 3000 	ldr.w	r3, [r9]
 800f4ae:	fa1f fb87 	uxth.w	fp, r7
 800f4b2:	b29b      	uxth	r3, r3
 800f4b4:	fb0a 330b 	mla	r3, sl, fp, r3
 800f4b8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f4bc:	f8d9 7000 	ldr.w	r7, [r9]
 800f4c0:	4463      	add	r3, ip
 800f4c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f4c6:	fb0a c70b 	mla	r7, sl, fp, ip
 800f4ca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f4ce:	b29b      	uxth	r3, r3
 800f4d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f4d4:	4572      	cmp	r2, lr
 800f4d6:	f849 3b04 	str.w	r3, [r9], #4
 800f4da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f4de:	d8e2      	bhi.n	800f4a6 <__multiply+0xb2>
 800f4e0:	9b01      	ldr	r3, [sp, #4]
 800f4e2:	f845 c003 	str.w	ip, [r5, r3]
 800f4e6:	9b03      	ldr	r3, [sp, #12]
 800f4e8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f4ec:	3104      	adds	r1, #4
 800f4ee:	f1b9 0f00 	cmp.w	r9, #0
 800f4f2:	d021      	beq.n	800f538 <__multiply+0x144>
 800f4f4:	682b      	ldr	r3, [r5, #0]
 800f4f6:	f104 0c14 	add.w	ip, r4, #20
 800f4fa:	46ae      	mov	lr, r5
 800f4fc:	f04f 0a00 	mov.w	sl, #0
 800f500:	f8bc b000 	ldrh.w	fp, [ip]
 800f504:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f508:	fb09 770b 	mla	r7, r9, fp, r7
 800f50c:	4457      	add	r7, sl
 800f50e:	b29b      	uxth	r3, r3
 800f510:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f514:	f84e 3b04 	str.w	r3, [lr], #4
 800f518:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f51c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f520:	f8be 3000 	ldrh.w	r3, [lr]
 800f524:	fb09 330a 	mla	r3, r9, sl, r3
 800f528:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f52c:	4562      	cmp	r2, ip
 800f52e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f532:	d8e5      	bhi.n	800f500 <__multiply+0x10c>
 800f534:	9f01      	ldr	r7, [sp, #4]
 800f536:	51eb      	str	r3, [r5, r7]
 800f538:	3504      	adds	r5, #4
 800f53a:	e799      	b.n	800f470 <__multiply+0x7c>
 800f53c:	3e01      	subs	r6, #1
 800f53e:	e79b      	b.n	800f478 <__multiply+0x84>
 800f540:	080116a8 	.word	0x080116a8
 800f544:	080116b9 	.word	0x080116b9

0800f548 <__pow5mult>:
 800f548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f54c:	4615      	mov	r5, r2
 800f54e:	f012 0203 	ands.w	r2, r2, #3
 800f552:	4607      	mov	r7, r0
 800f554:	460e      	mov	r6, r1
 800f556:	d007      	beq.n	800f568 <__pow5mult+0x20>
 800f558:	4c25      	ldr	r4, [pc, #148]	@ (800f5f0 <__pow5mult+0xa8>)
 800f55a:	3a01      	subs	r2, #1
 800f55c:	2300      	movs	r3, #0
 800f55e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f562:	f7ff fe9f 	bl	800f2a4 <__multadd>
 800f566:	4606      	mov	r6, r0
 800f568:	10ad      	asrs	r5, r5, #2
 800f56a:	d03d      	beq.n	800f5e8 <__pow5mult+0xa0>
 800f56c:	69fc      	ldr	r4, [r7, #28]
 800f56e:	b97c      	cbnz	r4, 800f590 <__pow5mult+0x48>
 800f570:	2010      	movs	r0, #16
 800f572:	f7ff fd7f 	bl	800f074 <malloc>
 800f576:	4602      	mov	r2, r0
 800f578:	61f8      	str	r0, [r7, #28]
 800f57a:	b928      	cbnz	r0, 800f588 <__pow5mult+0x40>
 800f57c:	4b1d      	ldr	r3, [pc, #116]	@ (800f5f4 <__pow5mult+0xac>)
 800f57e:	481e      	ldr	r0, [pc, #120]	@ (800f5f8 <__pow5mult+0xb0>)
 800f580:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f584:	f000 fbdc 	bl	800fd40 <__assert_func>
 800f588:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f58c:	6004      	str	r4, [r0, #0]
 800f58e:	60c4      	str	r4, [r0, #12]
 800f590:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f594:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f598:	b94c      	cbnz	r4, 800f5ae <__pow5mult+0x66>
 800f59a:	f240 2171 	movw	r1, #625	@ 0x271
 800f59e:	4638      	mov	r0, r7
 800f5a0:	f7ff ff12 	bl	800f3c8 <__i2b>
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f5aa:	4604      	mov	r4, r0
 800f5ac:	6003      	str	r3, [r0, #0]
 800f5ae:	f04f 0900 	mov.w	r9, #0
 800f5b2:	07eb      	lsls	r3, r5, #31
 800f5b4:	d50a      	bpl.n	800f5cc <__pow5mult+0x84>
 800f5b6:	4631      	mov	r1, r6
 800f5b8:	4622      	mov	r2, r4
 800f5ba:	4638      	mov	r0, r7
 800f5bc:	f7ff ff1a 	bl	800f3f4 <__multiply>
 800f5c0:	4631      	mov	r1, r6
 800f5c2:	4680      	mov	r8, r0
 800f5c4:	4638      	mov	r0, r7
 800f5c6:	f7ff fe4b 	bl	800f260 <_Bfree>
 800f5ca:	4646      	mov	r6, r8
 800f5cc:	106d      	asrs	r5, r5, #1
 800f5ce:	d00b      	beq.n	800f5e8 <__pow5mult+0xa0>
 800f5d0:	6820      	ldr	r0, [r4, #0]
 800f5d2:	b938      	cbnz	r0, 800f5e4 <__pow5mult+0x9c>
 800f5d4:	4622      	mov	r2, r4
 800f5d6:	4621      	mov	r1, r4
 800f5d8:	4638      	mov	r0, r7
 800f5da:	f7ff ff0b 	bl	800f3f4 <__multiply>
 800f5de:	6020      	str	r0, [r4, #0]
 800f5e0:	f8c0 9000 	str.w	r9, [r0]
 800f5e4:	4604      	mov	r4, r0
 800f5e6:	e7e4      	b.n	800f5b2 <__pow5mult+0x6a>
 800f5e8:	4630      	mov	r0, r6
 800f5ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5ee:	bf00      	nop
 800f5f0:	08011714 	.word	0x08011714
 800f5f4:	08011639 	.word	0x08011639
 800f5f8:	080116b9 	.word	0x080116b9

0800f5fc <__lshift>:
 800f5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f600:	460c      	mov	r4, r1
 800f602:	6849      	ldr	r1, [r1, #4]
 800f604:	6923      	ldr	r3, [r4, #16]
 800f606:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f60a:	68a3      	ldr	r3, [r4, #8]
 800f60c:	4607      	mov	r7, r0
 800f60e:	4691      	mov	r9, r2
 800f610:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f614:	f108 0601 	add.w	r6, r8, #1
 800f618:	42b3      	cmp	r3, r6
 800f61a:	db0b      	blt.n	800f634 <__lshift+0x38>
 800f61c:	4638      	mov	r0, r7
 800f61e:	f7ff fddf 	bl	800f1e0 <_Balloc>
 800f622:	4605      	mov	r5, r0
 800f624:	b948      	cbnz	r0, 800f63a <__lshift+0x3e>
 800f626:	4602      	mov	r2, r0
 800f628:	4b28      	ldr	r3, [pc, #160]	@ (800f6cc <__lshift+0xd0>)
 800f62a:	4829      	ldr	r0, [pc, #164]	@ (800f6d0 <__lshift+0xd4>)
 800f62c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f630:	f000 fb86 	bl	800fd40 <__assert_func>
 800f634:	3101      	adds	r1, #1
 800f636:	005b      	lsls	r3, r3, #1
 800f638:	e7ee      	b.n	800f618 <__lshift+0x1c>
 800f63a:	2300      	movs	r3, #0
 800f63c:	f100 0114 	add.w	r1, r0, #20
 800f640:	f100 0210 	add.w	r2, r0, #16
 800f644:	4618      	mov	r0, r3
 800f646:	4553      	cmp	r3, sl
 800f648:	db33      	blt.n	800f6b2 <__lshift+0xb6>
 800f64a:	6920      	ldr	r0, [r4, #16]
 800f64c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f650:	f104 0314 	add.w	r3, r4, #20
 800f654:	f019 091f 	ands.w	r9, r9, #31
 800f658:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f65c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f660:	d02b      	beq.n	800f6ba <__lshift+0xbe>
 800f662:	f1c9 0e20 	rsb	lr, r9, #32
 800f666:	468a      	mov	sl, r1
 800f668:	2200      	movs	r2, #0
 800f66a:	6818      	ldr	r0, [r3, #0]
 800f66c:	fa00 f009 	lsl.w	r0, r0, r9
 800f670:	4310      	orrs	r0, r2
 800f672:	f84a 0b04 	str.w	r0, [sl], #4
 800f676:	f853 2b04 	ldr.w	r2, [r3], #4
 800f67a:	459c      	cmp	ip, r3
 800f67c:	fa22 f20e 	lsr.w	r2, r2, lr
 800f680:	d8f3      	bhi.n	800f66a <__lshift+0x6e>
 800f682:	ebac 0304 	sub.w	r3, ip, r4
 800f686:	3b15      	subs	r3, #21
 800f688:	f023 0303 	bic.w	r3, r3, #3
 800f68c:	3304      	adds	r3, #4
 800f68e:	f104 0015 	add.w	r0, r4, #21
 800f692:	4584      	cmp	ip, r0
 800f694:	bf38      	it	cc
 800f696:	2304      	movcc	r3, #4
 800f698:	50ca      	str	r2, [r1, r3]
 800f69a:	b10a      	cbz	r2, 800f6a0 <__lshift+0xa4>
 800f69c:	f108 0602 	add.w	r6, r8, #2
 800f6a0:	3e01      	subs	r6, #1
 800f6a2:	4638      	mov	r0, r7
 800f6a4:	612e      	str	r6, [r5, #16]
 800f6a6:	4621      	mov	r1, r4
 800f6a8:	f7ff fdda 	bl	800f260 <_Bfree>
 800f6ac:	4628      	mov	r0, r5
 800f6ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f6b6:	3301      	adds	r3, #1
 800f6b8:	e7c5      	b.n	800f646 <__lshift+0x4a>
 800f6ba:	3904      	subs	r1, #4
 800f6bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800f6c4:	459c      	cmp	ip, r3
 800f6c6:	d8f9      	bhi.n	800f6bc <__lshift+0xc0>
 800f6c8:	e7ea      	b.n	800f6a0 <__lshift+0xa4>
 800f6ca:	bf00      	nop
 800f6cc:	080116a8 	.word	0x080116a8
 800f6d0:	080116b9 	.word	0x080116b9

0800f6d4 <__mcmp>:
 800f6d4:	690a      	ldr	r2, [r1, #16]
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	6900      	ldr	r0, [r0, #16]
 800f6da:	1a80      	subs	r0, r0, r2
 800f6dc:	b530      	push	{r4, r5, lr}
 800f6de:	d10e      	bne.n	800f6fe <__mcmp+0x2a>
 800f6e0:	3314      	adds	r3, #20
 800f6e2:	3114      	adds	r1, #20
 800f6e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f6e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f6ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f6f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f6f4:	4295      	cmp	r5, r2
 800f6f6:	d003      	beq.n	800f700 <__mcmp+0x2c>
 800f6f8:	d205      	bcs.n	800f706 <__mcmp+0x32>
 800f6fa:	f04f 30ff 	mov.w	r0, #4294967295
 800f6fe:	bd30      	pop	{r4, r5, pc}
 800f700:	42a3      	cmp	r3, r4
 800f702:	d3f3      	bcc.n	800f6ec <__mcmp+0x18>
 800f704:	e7fb      	b.n	800f6fe <__mcmp+0x2a>
 800f706:	2001      	movs	r0, #1
 800f708:	e7f9      	b.n	800f6fe <__mcmp+0x2a>
	...

0800f70c <__mdiff>:
 800f70c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f710:	4689      	mov	r9, r1
 800f712:	4606      	mov	r6, r0
 800f714:	4611      	mov	r1, r2
 800f716:	4648      	mov	r0, r9
 800f718:	4614      	mov	r4, r2
 800f71a:	f7ff ffdb 	bl	800f6d4 <__mcmp>
 800f71e:	1e05      	subs	r5, r0, #0
 800f720:	d112      	bne.n	800f748 <__mdiff+0x3c>
 800f722:	4629      	mov	r1, r5
 800f724:	4630      	mov	r0, r6
 800f726:	f7ff fd5b 	bl	800f1e0 <_Balloc>
 800f72a:	4602      	mov	r2, r0
 800f72c:	b928      	cbnz	r0, 800f73a <__mdiff+0x2e>
 800f72e:	4b3f      	ldr	r3, [pc, #252]	@ (800f82c <__mdiff+0x120>)
 800f730:	f240 2137 	movw	r1, #567	@ 0x237
 800f734:	483e      	ldr	r0, [pc, #248]	@ (800f830 <__mdiff+0x124>)
 800f736:	f000 fb03 	bl	800fd40 <__assert_func>
 800f73a:	2301      	movs	r3, #1
 800f73c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f740:	4610      	mov	r0, r2
 800f742:	b003      	add	sp, #12
 800f744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f748:	bfbc      	itt	lt
 800f74a:	464b      	movlt	r3, r9
 800f74c:	46a1      	movlt	r9, r4
 800f74e:	4630      	mov	r0, r6
 800f750:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f754:	bfba      	itte	lt
 800f756:	461c      	movlt	r4, r3
 800f758:	2501      	movlt	r5, #1
 800f75a:	2500      	movge	r5, #0
 800f75c:	f7ff fd40 	bl	800f1e0 <_Balloc>
 800f760:	4602      	mov	r2, r0
 800f762:	b918      	cbnz	r0, 800f76c <__mdiff+0x60>
 800f764:	4b31      	ldr	r3, [pc, #196]	@ (800f82c <__mdiff+0x120>)
 800f766:	f240 2145 	movw	r1, #581	@ 0x245
 800f76a:	e7e3      	b.n	800f734 <__mdiff+0x28>
 800f76c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f770:	6926      	ldr	r6, [r4, #16]
 800f772:	60c5      	str	r5, [r0, #12]
 800f774:	f109 0310 	add.w	r3, r9, #16
 800f778:	f109 0514 	add.w	r5, r9, #20
 800f77c:	f104 0e14 	add.w	lr, r4, #20
 800f780:	f100 0b14 	add.w	fp, r0, #20
 800f784:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f788:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f78c:	9301      	str	r3, [sp, #4]
 800f78e:	46d9      	mov	r9, fp
 800f790:	f04f 0c00 	mov.w	ip, #0
 800f794:	9b01      	ldr	r3, [sp, #4]
 800f796:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f79a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f79e:	9301      	str	r3, [sp, #4]
 800f7a0:	fa1f f38a 	uxth.w	r3, sl
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	b283      	uxth	r3, r0
 800f7a8:	1acb      	subs	r3, r1, r3
 800f7aa:	0c00      	lsrs	r0, r0, #16
 800f7ac:	4463      	add	r3, ip
 800f7ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f7b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f7b6:	b29b      	uxth	r3, r3
 800f7b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f7bc:	4576      	cmp	r6, lr
 800f7be:	f849 3b04 	str.w	r3, [r9], #4
 800f7c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f7c6:	d8e5      	bhi.n	800f794 <__mdiff+0x88>
 800f7c8:	1b33      	subs	r3, r6, r4
 800f7ca:	3b15      	subs	r3, #21
 800f7cc:	f023 0303 	bic.w	r3, r3, #3
 800f7d0:	3415      	adds	r4, #21
 800f7d2:	3304      	adds	r3, #4
 800f7d4:	42a6      	cmp	r6, r4
 800f7d6:	bf38      	it	cc
 800f7d8:	2304      	movcc	r3, #4
 800f7da:	441d      	add	r5, r3
 800f7dc:	445b      	add	r3, fp
 800f7de:	461e      	mov	r6, r3
 800f7e0:	462c      	mov	r4, r5
 800f7e2:	4544      	cmp	r4, r8
 800f7e4:	d30e      	bcc.n	800f804 <__mdiff+0xf8>
 800f7e6:	f108 0103 	add.w	r1, r8, #3
 800f7ea:	1b49      	subs	r1, r1, r5
 800f7ec:	f021 0103 	bic.w	r1, r1, #3
 800f7f0:	3d03      	subs	r5, #3
 800f7f2:	45a8      	cmp	r8, r5
 800f7f4:	bf38      	it	cc
 800f7f6:	2100      	movcc	r1, #0
 800f7f8:	440b      	add	r3, r1
 800f7fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f7fe:	b191      	cbz	r1, 800f826 <__mdiff+0x11a>
 800f800:	6117      	str	r7, [r2, #16]
 800f802:	e79d      	b.n	800f740 <__mdiff+0x34>
 800f804:	f854 1b04 	ldr.w	r1, [r4], #4
 800f808:	46e6      	mov	lr, ip
 800f80a:	0c08      	lsrs	r0, r1, #16
 800f80c:	fa1c fc81 	uxtah	ip, ip, r1
 800f810:	4471      	add	r1, lr
 800f812:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f816:	b289      	uxth	r1, r1
 800f818:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f81c:	f846 1b04 	str.w	r1, [r6], #4
 800f820:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f824:	e7dd      	b.n	800f7e2 <__mdiff+0xd6>
 800f826:	3f01      	subs	r7, #1
 800f828:	e7e7      	b.n	800f7fa <__mdiff+0xee>
 800f82a:	bf00      	nop
 800f82c:	080116a8 	.word	0x080116a8
 800f830:	080116b9 	.word	0x080116b9

0800f834 <__d2b>:
 800f834:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f838:	460f      	mov	r7, r1
 800f83a:	2101      	movs	r1, #1
 800f83c:	ec59 8b10 	vmov	r8, r9, d0
 800f840:	4616      	mov	r6, r2
 800f842:	f7ff fccd 	bl	800f1e0 <_Balloc>
 800f846:	4604      	mov	r4, r0
 800f848:	b930      	cbnz	r0, 800f858 <__d2b+0x24>
 800f84a:	4602      	mov	r2, r0
 800f84c:	4b23      	ldr	r3, [pc, #140]	@ (800f8dc <__d2b+0xa8>)
 800f84e:	4824      	ldr	r0, [pc, #144]	@ (800f8e0 <__d2b+0xac>)
 800f850:	f240 310f 	movw	r1, #783	@ 0x30f
 800f854:	f000 fa74 	bl	800fd40 <__assert_func>
 800f858:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f85c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f860:	b10d      	cbz	r5, 800f866 <__d2b+0x32>
 800f862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f866:	9301      	str	r3, [sp, #4]
 800f868:	f1b8 0300 	subs.w	r3, r8, #0
 800f86c:	d023      	beq.n	800f8b6 <__d2b+0x82>
 800f86e:	4668      	mov	r0, sp
 800f870:	9300      	str	r3, [sp, #0]
 800f872:	f7ff fd7c 	bl	800f36e <__lo0bits>
 800f876:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f87a:	b1d0      	cbz	r0, 800f8b2 <__d2b+0x7e>
 800f87c:	f1c0 0320 	rsb	r3, r0, #32
 800f880:	fa02 f303 	lsl.w	r3, r2, r3
 800f884:	430b      	orrs	r3, r1
 800f886:	40c2      	lsrs	r2, r0
 800f888:	6163      	str	r3, [r4, #20]
 800f88a:	9201      	str	r2, [sp, #4]
 800f88c:	9b01      	ldr	r3, [sp, #4]
 800f88e:	61a3      	str	r3, [r4, #24]
 800f890:	2b00      	cmp	r3, #0
 800f892:	bf0c      	ite	eq
 800f894:	2201      	moveq	r2, #1
 800f896:	2202      	movne	r2, #2
 800f898:	6122      	str	r2, [r4, #16]
 800f89a:	b1a5      	cbz	r5, 800f8c6 <__d2b+0x92>
 800f89c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f8a0:	4405      	add	r5, r0
 800f8a2:	603d      	str	r5, [r7, #0]
 800f8a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f8a8:	6030      	str	r0, [r6, #0]
 800f8aa:	4620      	mov	r0, r4
 800f8ac:	b003      	add	sp, #12
 800f8ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8b2:	6161      	str	r1, [r4, #20]
 800f8b4:	e7ea      	b.n	800f88c <__d2b+0x58>
 800f8b6:	a801      	add	r0, sp, #4
 800f8b8:	f7ff fd59 	bl	800f36e <__lo0bits>
 800f8bc:	9b01      	ldr	r3, [sp, #4]
 800f8be:	6163      	str	r3, [r4, #20]
 800f8c0:	3020      	adds	r0, #32
 800f8c2:	2201      	movs	r2, #1
 800f8c4:	e7e8      	b.n	800f898 <__d2b+0x64>
 800f8c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f8ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f8ce:	6038      	str	r0, [r7, #0]
 800f8d0:	6918      	ldr	r0, [r3, #16]
 800f8d2:	f7ff fd2d 	bl	800f330 <__hi0bits>
 800f8d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f8da:	e7e5      	b.n	800f8a8 <__d2b+0x74>
 800f8dc:	080116a8 	.word	0x080116a8
 800f8e0:	080116b9 	.word	0x080116b9

0800f8e4 <__ssputs_r>:
 800f8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8e8:	688e      	ldr	r6, [r1, #8]
 800f8ea:	461f      	mov	r7, r3
 800f8ec:	42be      	cmp	r6, r7
 800f8ee:	680b      	ldr	r3, [r1, #0]
 800f8f0:	4682      	mov	sl, r0
 800f8f2:	460c      	mov	r4, r1
 800f8f4:	4690      	mov	r8, r2
 800f8f6:	d82d      	bhi.n	800f954 <__ssputs_r+0x70>
 800f8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f8fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f900:	d026      	beq.n	800f950 <__ssputs_r+0x6c>
 800f902:	6965      	ldr	r5, [r4, #20]
 800f904:	6909      	ldr	r1, [r1, #16]
 800f906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f90a:	eba3 0901 	sub.w	r9, r3, r1
 800f90e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f912:	1c7b      	adds	r3, r7, #1
 800f914:	444b      	add	r3, r9
 800f916:	106d      	asrs	r5, r5, #1
 800f918:	429d      	cmp	r5, r3
 800f91a:	bf38      	it	cc
 800f91c:	461d      	movcc	r5, r3
 800f91e:	0553      	lsls	r3, r2, #21
 800f920:	d527      	bpl.n	800f972 <__ssputs_r+0x8e>
 800f922:	4629      	mov	r1, r5
 800f924:	f7ff fbd0 	bl	800f0c8 <_malloc_r>
 800f928:	4606      	mov	r6, r0
 800f92a:	b360      	cbz	r0, 800f986 <__ssputs_r+0xa2>
 800f92c:	6921      	ldr	r1, [r4, #16]
 800f92e:	464a      	mov	r2, r9
 800f930:	f7fe fcfb 	bl	800e32a <memcpy>
 800f934:	89a3      	ldrh	r3, [r4, #12]
 800f936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f93e:	81a3      	strh	r3, [r4, #12]
 800f940:	6126      	str	r6, [r4, #16]
 800f942:	6165      	str	r5, [r4, #20]
 800f944:	444e      	add	r6, r9
 800f946:	eba5 0509 	sub.w	r5, r5, r9
 800f94a:	6026      	str	r6, [r4, #0]
 800f94c:	60a5      	str	r5, [r4, #8]
 800f94e:	463e      	mov	r6, r7
 800f950:	42be      	cmp	r6, r7
 800f952:	d900      	bls.n	800f956 <__ssputs_r+0x72>
 800f954:	463e      	mov	r6, r7
 800f956:	6820      	ldr	r0, [r4, #0]
 800f958:	4632      	mov	r2, r6
 800f95a:	4641      	mov	r1, r8
 800f95c:	f000 f9c6 	bl	800fcec <memmove>
 800f960:	68a3      	ldr	r3, [r4, #8]
 800f962:	1b9b      	subs	r3, r3, r6
 800f964:	60a3      	str	r3, [r4, #8]
 800f966:	6823      	ldr	r3, [r4, #0]
 800f968:	4433      	add	r3, r6
 800f96a:	6023      	str	r3, [r4, #0]
 800f96c:	2000      	movs	r0, #0
 800f96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f972:	462a      	mov	r2, r5
 800f974:	f000 fa28 	bl	800fdc8 <_realloc_r>
 800f978:	4606      	mov	r6, r0
 800f97a:	2800      	cmp	r0, #0
 800f97c:	d1e0      	bne.n	800f940 <__ssputs_r+0x5c>
 800f97e:	6921      	ldr	r1, [r4, #16]
 800f980:	4650      	mov	r0, sl
 800f982:	f7ff fb2d 	bl	800efe0 <_free_r>
 800f986:	230c      	movs	r3, #12
 800f988:	f8ca 3000 	str.w	r3, [sl]
 800f98c:	89a3      	ldrh	r3, [r4, #12]
 800f98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f992:	81a3      	strh	r3, [r4, #12]
 800f994:	f04f 30ff 	mov.w	r0, #4294967295
 800f998:	e7e9      	b.n	800f96e <__ssputs_r+0x8a>
	...

0800f99c <_svfiprintf_r>:
 800f99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9a0:	4698      	mov	r8, r3
 800f9a2:	898b      	ldrh	r3, [r1, #12]
 800f9a4:	061b      	lsls	r3, r3, #24
 800f9a6:	b09d      	sub	sp, #116	@ 0x74
 800f9a8:	4607      	mov	r7, r0
 800f9aa:	460d      	mov	r5, r1
 800f9ac:	4614      	mov	r4, r2
 800f9ae:	d510      	bpl.n	800f9d2 <_svfiprintf_r+0x36>
 800f9b0:	690b      	ldr	r3, [r1, #16]
 800f9b2:	b973      	cbnz	r3, 800f9d2 <_svfiprintf_r+0x36>
 800f9b4:	2140      	movs	r1, #64	@ 0x40
 800f9b6:	f7ff fb87 	bl	800f0c8 <_malloc_r>
 800f9ba:	6028      	str	r0, [r5, #0]
 800f9bc:	6128      	str	r0, [r5, #16]
 800f9be:	b930      	cbnz	r0, 800f9ce <_svfiprintf_r+0x32>
 800f9c0:	230c      	movs	r3, #12
 800f9c2:	603b      	str	r3, [r7, #0]
 800f9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f9c8:	b01d      	add	sp, #116	@ 0x74
 800f9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ce:	2340      	movs	r3, #64	@ 0x40
 800f9d0:	616b      	str	r3, [r5, #20]
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9d6:	2320      	movs	r3, #32
 800f9d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9e0:	2330      	movs	r3, #48	@ 0x30
 800f9e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fb80 <_svfiprintf_r+0x1e4>
 800f9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f9ea:	f04f 0901 	mov.w	r9, #1
 800f9ee:	4623      	mov	r3, r4
 800f9f0:	469a      	mov	sl, r3
 800f9f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9f6:	b10a      	cbz	r2, 800f9fc <_svfiprintf_r+0x60>
 800f9f8:	2a25      	cmp	r2, #37	@ 0x25
 800f9fa:	d1f9      	bne.n	800f9f0 <_svfiprintf_r+0x54>
 800f9fc:	ebba 0b04 	subs.w	fp, sl, r4
 800fa00:	d00b      	beq.n	800fa1a <_svfiprintf_r+0x7e>
 800fa02:	465b      	mov	r3, fp
 800fa04:	4622      	mov	r2, r4
 800fa06:	4629      	mov	r1, r5
 800fa08:	4638      	mov	r0, r7
 800fa0a:	f7ff ff6b 	bl	800f8e4 <__ssputs_r>
 800fa0e:	3001      	adds	r0, #1
 800fa10:	f000 80a7 	beq.w	800fb62 <_svfiprintf_r+0x1c6>
 800fa14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa16:	445a      	add	r2, fp
 800fa18:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa1a:	f89a 3000 	ldrb.w	r3, [sl]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	f000 809f 	beq.w	800fb62 <_svfiprintf_r+0x1c6>
 800fa24:	2300      	movs	r3, #0
 800fa26:	f04f 32ff 	mov.w	r2, #4294967295
 800fa2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa2e:	f10a 0a01 	add.w	sl, sl, #1
 800fa32:	9304      	str	r3, [sp, #16]
 800fa34:	9307      	str	r3, [sp, #28]
 800fa36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa3c:	4654      	mov	r4, sl
 800fa3e:	2205      	movs	r2, #5
 800fa40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa44:	484e      	ldr	r0, [pc, #312]	@ (800fb80 <_svfiprintf_r+0x1e4>)
 800fa46:	f7f0 fbfb 	bl	8000240 <memchr>
 800fa4a:	9a04      	ldr	r2, [sp, #16]
 800fa4c:	b9d8      	cbnz	r0, 800fa86 <_svfiprintf_r+0xea>
 800fa4e:	06d0      	lsls	r0, r2, #27
 800fa50:	bf44      	itt	mi
 800fa52:	2320      	movmi	r3, #32
 800fa54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa58:	0711      	lsls	r1, r2, #28
 800fa5a:	bf44      	itt	mi
 800fa5c:	232b      	movmi	r3, #43	@ 0x2b
 800fa5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa62:	f89a 3000 	ldrb.w	r3, [sl]
 800fa66:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa68:	d015      	beq.n	800fa96 <_svfiprintf_r+0xfa>
 800fa6a:	9a07      	ldr	r2, [sp, #28]
 800fa6c:	4654      	mov	r4, sl
 800fa6e:	2000      	movs	r0, #0
 800fa70:	f04f 0c0a 	mov.w	ip, #10
 800fa74:	4621      	mov	r1, r4
 800fa76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa7a:	3b30      	subs	r3, #48	@ 0x30
 800fa7c:	2b09      	cmp	r3, #9
 800fa7e:	d94b      	bls.n	800fb18 <_svfiprintf_r+0x17c>
 800fa80:	b1b0      	cbz	r0, 800fab0 <_svfiprintf_r+0x114>
 800fa82:	9207      	str	r2, [sp, #28]
 800fa84:	e014      	b.n	800fab0 <_svfiprintf_r+0x114>
 800fa86:	eba0 0308 	sub.w	r3, r0, r8
 800fa8a:	fa09 f303 	lsl.w	r3, r9, r3
 800fa8e:	4313      	orrs	r3, r2
 800fa90:	9304      	str	r3, [sp, #16]
 800fa92:	46a2      	mov	sl, r4
 800fa94:	e7d2      	b.n	800fa3c <_svfiprintf_r+0xa0>
 800fa96:	9b03      	ldr	r3, [sp, #12]
 800fa98:	1d19      	adds	r1, r3, #4
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	9103      	str	r1, [sp, #12]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	bfbb      	ittet	lt
 800faa2:	425b      	neglt	r3, r3
 800faa4:	f042 0202 	orrlt.w	r2, r2, #2
 800faa8:	9307      	strge	r3, [sp, #28]
 800faaa:	9307      	strlt	r3, [sp, #28]
 800faac:	bfb8      	it	lt
 800faae:	9204      	strlt	r2, [sp, #16]
 800fab0:	7823      	ldrb	r3, [r4, #0]
 800fab2:	2b2e      	cmp	r3, #46	@ 0x2e
 800fab4:	d10a      	bne.n	800facc <_svfiprintf_r+0x130>
 800fab6:	7863      	ldrb	r3, [r4, #1]
 800fab8:	2b2a      	cmp	r3, #42	@ 0x2a
 800faba:	d132      	bne.n	800fb22 <_svfiprintf_r+0x186>
 800fabc:	9b03      	ldr	r3, [sp, #12]
 800fabe:	1d1a      	adds	r2, r3, #4
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	9203      	str	r2, [sp, #12]
 800fac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fac8:	3402      	adds	r4, #2
 800faca:	9305      	str	r3, [sp, #20]
 800facc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fb90 <_svfiprintf_r+0x1f4>
 800fad0:	7821      	ldrb	r1, [r4, #0]
 800fad2:	2203      	movs	r2, #3
 800fad4:	4650      	mov	r0, sl
 800fad6:	f7f0 fbb3 	bl	8000240 <memchr>
 800fada:	b138      	cbz	r0, 800faec <_svfiprintf_r+0x150>
 800fadc:	9b04      	ldr	r3, [sp, #16]
 800fade:	eba0 000a 	sub.w	r0, r0, sl
 800fae2:	2240      	movs	r2, #64	@ 0x40
 800fae4:	4082      	lsls	r2, r0
 800fae6:	4313      	orrs	r3, r2
 800fae8:	3401      	adds	r4, #1
 800faea:	9304      	str	r3, [sp, #16]
 800faec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faf0:	4824      	ldr	r0, [pc, #144]	@ (800fb84 <_svfiprintf_r+0x1e8>)
 800faf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800faf6:	2206      	movs	r2, #6
 800faf8:	f7f0 fba2 	bl	8000240 <memchr>
 800fafc:	2800      	cmp	r0, #0
 800fafe:	d036      	beq.n	800fb6e <_svfiprintf_r+0x1d2>
 800fb00:	4b21      	ldr	r3, [pc, #132]	@ (800fb88 <_svfiprintf_r+0x1ec>)
 800fb02:	bb1b      	cbnz	r3, 800fb4c <_svfiprintf_r+0x1b0>
 800fb04:	9b03      	ldr	r3, [sp, #12]
 800fb06:	3307      	adds	r3, #7
 800fb08:	f023 0307 	bic.w	r3, r3, #7
 800fb0c:	3308      	adds	r3, #8
 800fb0e:	9303      	str	r3, [sp, #12]
 800fb10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb12:	4433      	add	r3, r6
 800fb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb16:	e76a      	b.n	800f9ee <_svfiprintf_r+0x52>
 800fb18:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb1c:	460c      	mov	r4, r1
 800fb1e:	2001      	movs	r0, #1
 800fb20:	e7a8      	b.n	800fa74 <_svfiprintf_r+0xd8>
 800fb22:	2300      	movs	r3, #0
 800fb24:	3401      	adds	r4, #1
 800fb26:	9305      	str	r3, [sp, #20]
 800fb28:	4619      	mov	r1, r3
 800fb2a:	f04f 0c0a 	mov.w	ip, #10
 800fb2e:	4620      	mov	r0, r4
 800fb30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb34:	3a30      	subs	r2, #48	@ 0x30
 800fb36:	2a09      	cmp	r2, #9
 800fb38:	d903      	bls.n	800fb42 <_svfiprintf_r+0x1a6>
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d0c6      	beq.n	800facc <_svfiprintf_r+0x130>
 800fb3e:	9105      	str	r1, [sp, #20]
 800fb40:	e7c4      	b.n	800facc <_svfiprintf_r+0x130>
 800fb42:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb46:	4604      	mov	r4, r0
 800fb48:	2301      	movs	r3, #1
 800fb4a:	e7f0      	b.n	800fb2e <_svfiprintf_r+0x192>
 800fb4c:	ab03      	add	r3, sp, #12
 800fb4e:	9300      	str	r3, [sp, #0]
 800fb50:	462a      	mov	r2, r5
 800fb52:	4b0e      	ldr	r3, [pc, #56]	@ (800fb8c <_svfiprintf_r+0x1f0>)
 800fb54:	a904      	add	r1, sp, #16
 800fb56:	4638      	mov	r0, r7
 800fb58:	f7fd fdd4 	bl	800d704 <_printf_float>
 800fb5c:	1c42      	adds	r2, r0, #1
 800fb5e:	4606      	mov	r6, r0
 800fb60:	d1d6      	bne.n	800fb10 <_svfiprintf_r+0x174>
 800fb62:	89ab      	ldrh	r3, [r5, #12]
 800fb64:	065b      	lsls	r3, r3, #25
 800fb66:	f53f af2d 	bmi.w	800f9c4 <_svfiprintf_r+0x28>
 800fb6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb6c:	e72c      	b.n	800f9c8 <_svfiprintf_r+0x2c>
 800fb6e:	ab03      	add	r3, sp, #12
 800fb70:	9300      	str	r3, [sp, #0]
 800fb72:	462a      	mov	r2, r5
 800fb74:	4b05      	ldr	r3, [pc, #20]	@ (800fb8c <_svfiprintf_r+0x1f0>)
 800fb76:	a904      	add	r1, sp, #16
 800fb78:	4638      	mov	r0, r7
 800fb7a:	f7fe f85b 	bl	800dc34 <_printf_i>
 800fb7e:	e7ed      	b.n	800fb5c <_svfiprintf_r+0x1c0>
 800fb80:	08011810 	.word	0x08011810
 800fb84:	0801181a 	.word	0x0801181a
 800fb88:	0800d705 	.word	0x0800d705
 800fb8c:	0800f8e5 	.word	0x0800f8e5
 800fb90:	08011816 	.word	0x08011816

0800fb94 <__sflush_r>:
 800fb94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fb98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb9c:	0716      	lsls	r6, r2, #28
 800fb9e:	4605      	mov	r5, r0
 800fba0:	460c      	mov	r4, r1
 800fba2:	d454      	bmi.n	800fc4e <__sflush_r+0xba>
 800fba4:	684b      	ldr	r3, [r1, #4]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	dc02      	bgt.n	800fbb0 <__sflush_r+0x1c>
 800fbaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	dd48      	ble.n	800fc42 <__sflush_r+0xae>
 800fbb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbb2:	2e00      	cmp	r6, #0
 800fbb4:	d045      	beq.n	800fc42 <__sflush_r+0xae>
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fbbc:	682f      	ldr	r7, [r5, #0]
 800fbbe:	6a21      	ldr	r1, [r4, #32]
 800fbc0:	602b      	str	r3, [r5, #0]
 800fbc2:	d030      	beq.n	800fc26 <__sflush_r+0x92>
 800fbc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fbc6:	89a3      	ldrh	r3, [r4, #12]
 800fbc8:	0759      	lsls	r1, r3, #29
 800fbca:	d505      	bpl.n	800fbd8 <__sflush_r+0x44>
 800fbcc:	6863      	ldr	r3, [r4, #4]
 800fbce:	1ad2      	subs	r2, r2, r3
 800fbd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fbd2:	b10b      	cbz	r3, 800fbd8 <__sflush_r+0x44>
 800fbd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fbd6:	1ad2      	subs	r2, r2, r3
 800fbd8:	2300      	movs	r3, #0
 800fbda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fbdc:	6a21      	ldr	r1, [r4, #32]
 800fbde:	4628      	mov	r0, r5
 800fbe0:	47b0      	blx	r6
 800fbe2:	1c43      	adds	r3, r0, #1
 800fbe4:	89a3      	ldrh	r3, [r4, #12]
 800fbe6:	d106      	bne.n	800fbf6 <__sflush_r+0x62>
 800fbe8:	6829      	ldr	r1, [r5, #0]
 800fbea:	291d      	cmp	r1, #29
 800fbec:	d82b      	bhi.n	800fc46 <__sflush_r+0xb2>
 800fbee:	4a2a      	ldr	r2, [pc, #168]	@ (800fc98 <__sflush_r+0x104>)
 800fbf0:	410a      	asrs	r2, r1
 800fbf2:	07d6      	lsls	r6, r2, #31
 800fbf4:	d427      	bmi.n	800fc46 <__sflush_r+0xb2>
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	6062      	str	r2, [r4, #4]
 800fbfa:	04d9      	lsls	r1, r3, #19
 800fbfc:	6922      	ldr	r2, [r4, #16]
 800fbfe:	6022      	str	r2, [r4, #0]
 800fc00:	d504      	bpl.n	800fc0c <__sflush_r+0x78>
 800fc02:	1c42      	adds	r2, r0, #1
 800fc04:	d101      	bne.n	800fc0a <__sflush_r+0x76>
 800fc06:	682b      	ldr	r3, [r5, #0]
 800fc08:	b903      	cbnz	r3, 800fc0c <__sflush_r+0x78>
 800fc0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800fc0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc0e:	602f      	str	r7, [r5, #0]
 800fc10:	b1b9      	cbz	r1, 800fc42 <__sflush_r+0xae>
 800fc12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc16:	4299      	cmp	r1, r3
 800fc18:	d002      	beq.n	800fc20 <__sflush_r+0x8c>
 800fc1a:	4628      	mov	r0, r5
 800fc1c:	f7ff f9e0 	bl	800efe0 <_free_r>
 800fc20:	2300      	movs	r3, #0
 800fc22:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc24:	e00d      	b.n	800fc42 <__sflush_r+0xae>
 800fc26:	2301      	movs	r3, #1
 800fc28:	4628      	mov	r0, r5
 800fc2a:	47b0      	blx	r6
 800fc2c:	4602      	mov	r2, r0
 800fc2e:	1c50      	adds	r0, r2, #1
 800fc30:	d1c9      	bne.n	800fbc6 <__sflush_r+0x32>
 800fc32:	682b      	ldr	r3, [r5, #0]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d0c6      	beq.n	800fbc6 <__sflush_r+0x32>
 800fc38:	2b1d      	cmp	r3, #29
 800fc3a:	d001      	beq.n	800fc40 <__sflush_r+0xac>
 800fc3c:	2b16      	cmp	r3, #22
 800fc3e:	d11e      	bne.n	800fc7e <__sflush_r+0xea>
 800fc40:	602f      	str	r7, [r5, #0]
 800fc42:	2000      	movs	r0, #0
 800fc44:	e022      	b.n	800fc8c <__sflush_r+0xf8>
 800fc46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc4a:	b21b      	sxth	r3, r3
 800fc4c:	e01b      	b.n	800fc86 <__sflush_r+0xf2>
 800fc4e:	690f      	ldr	r7, [r1, #16]
 800fc50:	2f00      	cmp	r7, #0
 800fc52:	d0f6      	beq.n	800fc42 <__sflush_r+0xae>
 800fc54:	0793      	lsls	r3, r2, #30
 800fc56:	680e      	ldr	r6, [r1, #0]
 800fc58:	bf08      	it	eq
 800fc5a:	694b      	ldreq	r3, [r1, #20]
 800fc5c:	600f      	str	r7, [r1, #0]
 800fc5e:	bf18      	it	ne
 800fc60:	2300      	movne	r3, #0
 800fc62:	eba6 0807 	sub.w	r8, r6, r7
 800fc66:	608b      	str	r3, [r1, #8]
 800fc68:	f1b8 0f00 	cmp.w	r8, #0
 800fc6c:	dde9      	ble.n	800fc42 <__sflush_r+0xae>
 800fc6e:	6a21      	ldr	r1, [r4, #32]
 800fc70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fc72:	4643      	mov	r3, r8
 800fc74:	463a      	mov	r2, r7
 800fc76:	4628      	mov	r0, r5
 800fc78:	47b0      	blx	r6
 800fc7a:	2800      	cmp	r0, #0
 800fc7c:	dc08      	bgt.n	800fc90 <__sflush_r+0xfc>
 800fc7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc86:	81a3      	strh	r3, [r4, #12]
 800fc88:	f04f 30ff 	mov.w	r0, #4294967295
 800fc8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc90:	4407      	add	r7, r0
 800fc92:	eba8 0800 	sub.w	r8, r8, r0
 800fc96:	e7e7      	b.n	800fc68 <__sflush_r+0xd4>
 800fc98:	dfbffffe 	.word	0xdfbffffe

0800fc9c <_fflush_r>:
 800fc9c:	b538      	push	{r3, r4, r5, lr}
 800fc9e:	690b      	ldr	r3, [r1, #16]
 800fca0:	4605      	mov	r5, r0
 800fca2:	460c      	mov	r4, r1
 800fca4:	b913      	cbnz	r3, 800fcac <_fflush_r+0x10>
 800fca6:	2500      	movs	r5, #0
 800fca8:	4628      	mov	r0, r5
 800fcaa:	bd38      	pop	{r3, r4, r5, pc}
 800fcac:	b118      	cbz	r0, 800fcb6 <_fflush_r+0x1a>
 800fcae:	6a03      	ldr	r3, [r0, #32]
 800fcb0:	b90b      	cbnz	r3, 800fcb6 <_fflush_r+0x1a>
 800fcb2:	f7fe f96b 	bl	800df8c <__sinit>
 800fcb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d0f3      	beq.n	800fca6 <_fflush_r+0xa>
 800fcbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fcc0:	07d0      	lsls	r0, r2, #31
 800fcc2:	d404      	bmi.n	800fcce <_fflush_r+0x32>
 800fcc4:	0599      	lsls	r1, r3, #22
 800fcc6:	d402      	bmi.n	800fcce <_fflush_r+0x32>
 800fcc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fcca:	f7fe fb24 	bl	800e316 <__retarget_lock_acquire_recursive>
 800fcce:	4628      	mov	r0, r5
 800fcd0:	4621      	mov	r1, r4
 800fcd2:	f7ff ff5f 	bl	800fb94 <__sflush_r>
 800fcd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fcd8:	07da      	lsls	r2, r3, #31
 800fcda:	4605      	mov	r5, r0
 800fcdc:	d4e4      	bmi.n	800fca8 <_fflush_r+0xc>
 800fcde:	89a3      	ldrh	r3, [r4, #12]
 800fce0:	059b      	lsls	r3, r3, #22
 800fce2:	d4e1      	bmi.n	800fca8 <_fflush_r+0xc>
 800fce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fce6:	f7fe fb17 	bl	800e318 <__retarget_lock_release_recursive>
 800fcea:	e7dd      	b.n	800fca8 <_fflush_r+0xc>

0800fcec <memmove>:
 800fcec:	4288      	cmp	r0, r1
 800fcee:	b510      	push	{r4, lr}
 800fcf0:	eb01 0402 	add.w	r4, r1, r2
 800fcf4:	d902      	bls.n	800fcfc <memmove+0x10>
 800fcf6:	4284      	cmp	r4, r0
 800fcf8:	4623      	mov	r3, r4
 800fcfa:	d807      	bhi.n	800fd0c <memmove+0x20>
 800fcfc:	1e43      	subs	r3, r0, #1
 800fcfe:	42a1      	cmp	r1, r4
 800fd00:	d008      	beq.n	800fd14 <memmove+0x28>
 800fd02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fd0a:	e7f8      	b.n	800fcfe <memmove+0x12>
 800fd0c:	4402      	add	r2, r0
 800fd0e:	4601      	mov	r1, r0
 800fd10:	428a      	cmp	r2, r1
 800fd12:	d100      	bne.n	800fd16 <memmove+0x2a>
 800fd14:	bd10      	pop	{r4, pc}
 800fd16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fd1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fd1e:	e7f7      	b.n	800fd10 <memmove+0x24>

0800fd20 <_sbrk_r>:
 800fd20:	b538      	push	{r3, r4, r5, lr}
 800fd22:	4d06      	ldr	r5, [pc, #24]	@ (800fd3c <_sbrk_r+0x1c>)
 800fd24:	2300      	movs	r3, #0
 800fd26:	4604      	mov	r4, r0
 800fd28:	4608      	mov	r0, r1
 800fd2a:	602b      	str	r3, [r5, #0]
 800fd2c:	f7f2 fd58 	bl	80027e0 <_sbrk>
 800fd30:	1c43      	adds	r3, r0, #1
 800fd32:	d102      	bne.n	800fd3a <_sbrk_r+0x1a>
 800fd34:	682b      	ldr	r3, [r5, #0]
 800fd36:	b103      	cbz	r3, 800fd3a <_sbrk_r+0x1a>
 800fd38:	6023      	str	r3, [r4, #0]
 800fd3a:	bd38      	pop	{r3, r4, r5, pc}
 800fd3c:	2000799c 	.word	0x2000799c

0800fd40 <__assert_func>:
 800fd40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd42:	4614      	mov	r4, r2
 800fd44:	461a      	mov	r2, r3
 800fd46:	4b09      	ldr	r3, [pc, #36]	@ (800fd6c <__assert_func+0x2c>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	4605      	mov	r5, r0
 800fd4c:	68d8      	ldr	r0, [r3, #12]
 800fd4e:	b954      	cbnz	r4, 800fd66 <__assert_func+0x26>
 800fd50:	4b07      	ldr	r3, [pc, #28]	@ (800fd70 <__assert_func+0x30>)
 800fd52:	461c      	mov	r4, r3
 800fd54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fd58:	9100      	str	r1, [sp, #0]
 800fd5a:	462b      	mov	r3, r5
 800fd5c:	4905      	ldr	r1, [pc, #20]	@ (800fd74 <__assert_func+0x34>)
 800fd5e:	f000 f86f 	bl	800fe40 <fiprintf>
 800fd62:	f000 f87f 	bl	800fe64 <abort>
 800fd66:	4b04      	ldr	r3, [pc, #16]	@ (800fd78 <__assert_func+0x38>)
 800fd68:	e7f4      	b.n	800fd54 <__assert_func+0x14>
 800fd6a:	bf00      	nop
 800fd6c:	2000042c 	.word	0x2000042c
 800fd70:	08011866 	.word	0x08011866
 800fd74:	08011838 	.word	0x08011838
 800fd78:	0801182b 	.word	0x0801182b

0800fd7c <_calloc_r>:
 800fd7c:	b570      	push	{r4, r5, r6, lr}
 800fd7e:	fba1 5402 	umull	r5, r4, r1, r2
 800fd82:	b93c      	cbnz	r4, 800fd94 <_calloc_r+0x18>
 800fd84:	4629      	mov	r1, r5
 800fd86:	f7ff f99f 	bl	800f0c8 <_malloc_r>
 800fd8a:	4606      	mov	r6, r0
 800fd8c:	b928      	cbnz	r0, 800fd9a <_calloc_r+0x1e>
 800fd8e:	2600      	movs	r6, #0
 800fd90:	4630      	mov	r0, r6
 800fd92:	bd70      	pop	{r4, r5, r6, pc}
 800fd94:	220c      	movs	r2, #12
 800fd96:	6002      	str	r2, [r0, #0]
 800fd98:	e7f9      	b.n	800fd8e <_calloc_r+0x12>
 800fd9a:	462a      	mov	r2, r5
 800fd9c:	4621      	mov	r1, r4
 800fd9e:	f7fe f9c2 	bl	800e126 <memset>
 800fda2:	e7f5      	b.n	800fd90 <_calloc_r+0x14>

0800fda4 <__ascii_mbtowc>:
 800fda4:	b082      	sub	sp, #8
 800fda6:	b901      	cbnz	r1, 800fdaa <__ascii_mbtowc+0x6>
 800fda8:	a901      	add	r1, sp, #4
 800fdaa:	b142      	cbz	r2, 800fdbe <__ascii_mbtowc+0x1a>
 800fdac:	b14b      	cbz	r3, 800fdc2 <__ascii_mbtowc+0x1e>
 800fdae:	7813      	ldrb	r3, [r2, #0]
 800fdb0:	600b      	str	r3, [r1, #0]
 800fdb2:	7812      	ldrb	r2, [r2, #0]
 800fdb4:	1e10      	subs	r0, r2, #0
 800fdb6:	bf18      	it	ne
 800fdb8:	2001      	movne	r0, #1
 800fdba:	b002      	add	sp, #8
 800fdbc:	4770      	bx	lr
 800fdbe:	4610      	mov	r0, r2
 800fdc0:	e7fb      	b.n	800fdba <__ascii_mbtowc+0x16>
 800fdc2:	f06f 0001 	mvn.w	r0, #1
 800fdc6:	e7f8      	b.n	800fdba <__ascii_mbtowc+0x16>

0800fdc8 <_realloc_r>:
 800fdc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdcc:	4680      	mov	r8, r0
 800fdce:	4615      	mov	r5, r2
 800fdd0:	460c      	mov	r4, r1
 800fdd2:	b921      	cbnz	r1, 800fdde <_realloc_r+0x16>
 800fdd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fdd8:	4611      	mov	r1, r2
 800fdda:	f7ff b975 	b.w	800f0c8 <_malloc_r>
 800fdde:	b92a      	cbnz	r2, 800fdec <_realloc_r+0x24>
 800fde0:	f7ff f8fe 	bl	800efe0 <_free_r>
 800fde4:	2400      	movs	r4, #0
 800fde6:	4620      	mov	r0, r4
 800fde8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdec:	f000 f841 	bl	800fe72 <_malloc_usable_size_r>
 800fdf0:	4285      	cmp	r5, r0
 800fdf2:	4606      	mov	r6, r0
 800fdf4:	d802      	bhi.n	800fdfc <_realloc_r+0x34>
 800fdf6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800fdfa:	d8f4      	bhi.n	800fde6 <_realloc_r+0x1e>
 800fdfc:	4629      	mov	r1, r5
 800fdfe:	4640      	mov	r0, r8
 800fe00:	f7ff f962 	bl	800f0c8 <_malloc_r>
 800fe04:	4607      	mov	r7, r0
 800fe06:	2800      	cmp	r0, #0
 800fe08:	d0ec      	beq.n	800fde4 <_realloc_r+0x1c>
 800fe0a:	42b5      	cmp	r5, r6
 800fe0c:	462a      	mov	r2, r5
 800fe0e:	4621      	mov	r1, r4
 800fe10:	bf28      	it	cs
 800fe12:	4632      	movcs	r2, r6
 800fe14:	f7fe fa89 	bl	800e32a <memcpy>
 800fe18:	4621      	mov	r1, r4
 800fe1a:	4640      	mov	r0, r8
 800fe1c:	f7ff f8e0 	bl	800efe0 <_free_r>
 800fe20:	463c      	mov	r4, r7
 800fe22:	e7e0      	b.n	800fde6 <_realloc_r+0x1e>

0800fe24 <__ascii_wctomb>:
 800fe24:	4603      	mov	r3, r0
 800fe26:	4608      	mov	r0, r1
 800fe28:	b141      	cbz	r1, 800fe3c <__ascii_wctomb+0x18>
 800fe2a:	2aff      	cmp	r2, #255	@ 0xff
 800fe2c:	d904      	bls.n	800fe38 <__ascii_wctomb+0x14>
 800fe2e:	228a      	movs	r2, #138	@ 0x8a
 800fe30:	601a      	str	r2, [r3, #0]
 800fe32:	f04f 30ff 	mov.w	r0, #4294967295
 800fe36:	4770      	bx	lr
 800fe38:	700a      	strb	r2, [r1, #0]
 800fe3a:	2001      	movs	r0, #1
 800fe3c:	4770      	bx	lr
	...

0800fe40 <fiprintf>:
 800fe40:	b40e      	push	{r1, r2, r3}
 800fe42:	b503      	push	{r0, r1, lr}
 800fe44:	4601      	mov	r1, r0
 800fe46:	ab03      	add	r3, sp, #12
 800fe48:	4805      	ldr	r0, [pc, #20]	@ (800fe60 <fiprintf+0x20>)
 800fe4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe4e:	6800      	ldr	r0, [r0, #0]
 800fe50:	9301      	str	r3, [sp, #4]
 800fe52:	f000 f83f 	bl	800fed4 <_vfiprintf_r>
 800fe56:	b002      	add	sp, #8
 800fe58:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe5c:	b003      	add	sp, #12
 800fe5e:	4770      	bx	lr
 800fe60:	2000042c 	.word	0x2000042c

0800fe64 <abort>:
 800fe64:	b508      	push	{r3, lr}
 800fe66:	2006      	movs	r0, #6
 800fe68:	f000 fa08 	bl	801027c <raise>
 800fe6c:	2001      	movs	r0, #1
 800fe6e:	f7f2 fc3f 	bl	80026f0 <_exit>

0800fe72 <_malloc_usable_size_r>:
 800fe72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe76:	1f18      	subs	r0, r3, #4
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	bfbc      	itt	lt
 800fe7c:	580b      	ldrlt	r3, [r1, r0]
 800fe7e:	18c0      	addlt	r0, r0, r3
 800fe80:	4770      	bx	lr

0800fe82 <__sfputc_r>:
 800fe82:	6893      	ldr	r3, [r2, #8]
 800fe84:	3b01      	subs	r3, #1
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	b410      	push	{r4}
 800fe8a:	6093      	str	r3, [r2, #8]
 800fe8c:	da08      	bge.n	800fea0 <__sfputc_r+0x1e>
 800fe8e:	6994      	ldr	r4, [r2, #24]
 800fe90:	42a3      	cmp	r3, r4
 800fe92:	db01      	blt.n	800fe98 <__sfputc_r+0x16>
 800fe94:	290a      	cmp	r1, #10
 800fe96:	d103      	bne.n	800fea0 <__sfputc_r+0x1e>
 800fe98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe9c:	f000 b932 	b.w	8010104 <__swbuf_r>
 800fea0:	6813      	ldr	r3, [r2, #0]
 800fea2:	1c58      	adds	r0, r3, #1
 800fea4:	6010      	str	r0, [r2, #0]
 800fea6:	7019      	strb	r1, [r3, #0]
 800fea8:	4608      	mov	r0, r1
 800feaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800feae:	4770      	bx	lr

0800feb0 <__sfputs_r>:
 800feb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800feb2:	4606      	mov	r6, r0
 800feb4:	460f      	mov	r7, r1
 800feb6:	4614      	mov	r4, r2
 800feb8:	18d5      	adds	r5, r2, r3
 800feba:	42ac      	cmp	r4, r5
 800febc:	d101      	bne.n	800fec2 <__sfputs_r+0x12>
 800febe:	2000      	movs	r0, #0
 800fec0:	e007      	b.n	800fed2 <__sfputs_r+0x22>
 800fec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fec6:	463a      	mov	r2, r7
 800fec8:	4630      	mov	r0, r6
 800feca:	f7ff ffda 	bl	800fe82 <__sfputc_r>
 800fece:	1c43      	adds	r3, r0, #1
 800fed0:	d1f3      	bne.n	800feba <__sfputs_r+0xa>
 800fed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fed4 <_vfiprintf_r>:
 800fed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed8:	460d      	mov	r5, r1
 800feda:	b09d      	sub	sp, #116	@ 0x74
 800fedc:	4614      	mov	r4, r2
 800fede:	4698      	mov	r8, r3
 800fee0:	4606      	mov	r6, r0
 800fee2:	b118      	cbz	r0, 800feec <_vfiprintf_r+0x18>
 800fee4:	6a03      	ldr	r3, [r0, #32]
 800fee6:	b90b      	cbnz	r3, 800feec <_vfiprintf_r+0x18>
 800fee8:	f7fe f850 	bl	800df8c <__sinit>
 800feec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800feee:	07d9      	lsls	r1, r3, #31
 800fef0:	d405      	bmi.n	800fefe <_vfiprintf_r+0x2a>
 800fef2:	89ab      	ldrh	r3, [r5, #12]
 800fef4:	059a      	lsls	r2, r3, #22
 800fef6:	d402      	bmi.n	800fefe <_vfiprintf_r+0x2a>
 800fef8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fefa:	f7fe fa0c 	bl	800e316 <__retarget_lock_acquire_recursive>
 800fefe:	89ab      	ldrh	r3, [r5, #12]
 800ff00:	071b      	lsls	r3, r3, #28
 800ff02:	d501      	bpl.n	800ff08 <_vfiprintf_r+0x34>
 800ff04:	692b      	ldr	r3, [r5, #16]
 800ff06:	b99b      	cbnz	r3, 800ff30 <_vfiprintf_r+0x5c>
 800ff08:	4629      	mov	r1, r5
 800ff0a:	4630      	mov	r0, r6
 800ff0c:	f000 f938 	bl	8010180 <__swsetup_r>
 800ff10:	b170      	cbz	r0, 800ff30 <_vfiprintf_r+0x5c>
 800ff12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff14:	07dc      	lsls	r4, r3, #31
 800ff16:	d504      	bpl.n	800ff22 <_vfiprintf_r+0x4e>
 800ff18:	f04f 30ff 	mov.w	r0, #4294967295
 800ff1c:	b01d      	add	sp, #116	@ 0x74
 800ff1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff22:	89ab      	ldrh	r3, [r5, #12]
 800ff24:	0598      	lsls	r0, r3, #22
 800ff26:	d4f7      	bmi.n	800ff18 <_vfiprintf_r+0x44>
 800ff28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff2a:	f7fe f9f5 	bl	800e318 <__retarget_lock_release_recursive>
 800ff2e:	e7f3      	b.n	800ff18 <_vfiprintf_r+0x44>
 800ff30:	2300      	movs	r3, #0
 800ff32:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff34:	2320      	movs	r3, #32
 800ff36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ff3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff3e:	2330      	movs	r3, #48	@ 0x30
 800ff40:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80100f0 <_vfiprintf_r+0x21c>
 800ff44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ff48:	f04f 0901 	mov.w	r9, #1
 800ff4c:	4623      	mov	r3, r4
 800ff4e:	469a      	mov	sl, r3
 800ff50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff54:	b10a      	cbz	r2, 800ff5a <_vfiprintf_r+0x86>
 800ff56:	2a25      	cmp	r2, #37	@ 0x25
 800ff58:	d1f9      	bne.n	800ff4e <_vfiprintf_r+0x7a>
 800ff5a:	ebba 0b04 	subs.w	fp, sl, r4
 800ff5e:	d00b      	beq.n	800ff78 <_vfiprintf_r+0xa4>
 800ff60:	465b      	mov	r3, fp
 800ff62:	4622      	mov	r2, r4
 800ff64:	4629      	mov	r1, r5
 800ff66:	4630      	mov	r0, r6
 800ff68:	f7ff ffa2 	bl	800feb0 <__sfputs_r>
 800ff6c:	3001      	adds	r0, #1
 800ff6e:	f000 80a7 	beq.w	80100c0 <_vfiprintf_r+0x1ec>
 800ff72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff74:	445a      	add	r2, fp
 800ff76:	9209      	str	r2, [sp, #36]	@ 0x24
 800ff78:	f89a 3000 	ldrb.w	r3, [sl]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	f000 809f 	beq.w	80100c0 <_vfiprintf_r+0x1ec>
 800ff82:	2300      	movs	r3, #0
 800ff84:	f04f 32ff 	mov.w	r2, #4294967295
 800ff88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff8c:	f10a 0a01 	add.w	sl, sl, #1
 800ff90:	9304      	str	r3, [sp, #16]
 800ff92:	9307      	str	r3, [sp, #28]
 800ff94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ff98:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff9a:	4654      	mov	r4, sl
 800ff9c:	2205      	movs	r2, #5
 800ff9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffa2:	4853      	ldr	r0, [pc, #332]	@ (80100f0 <_vfiprintf_r+0x21c>)
 800ffa4:	f7f0 f94c 	bl	8000240 <memchr>
 800ffa8:	9a04      	ldr	r2, [sp, #16]
 800ffaa:	b9d8      	cbnz	r0, 800ffe4 <_vfiprintf_r+0x110>
 800ffac:	06d1      	lsls	r1, r2, #27
 800ffae:	bf44      	itt	mi
 800ffb0:	2320      	movmi	r3, #32
 800ffb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ffb6:	0713      	lsls	r3, r2, #28
 800ffb8:	bf44      	itt	mi
 800ffba:	232b      	movmi	r3, #43	@ 0x2b
 800ffbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ffc0:	f89a 3000 	ldrb.w	r3, [sl]
 800ffc4:	2b2a      	cmp	r3, #42	@ 0x2a
 800ffc6:	d015      	beq.n	800fff4 <_vfiprintf_r+0x120>
 800ffc8:	9a07      	ldr	r2, [sp, #28]
 800ffca:	4654      	mov	r4, sl
 800ffcc:	2000      	movs	r0, #0
 800ffce:	f04f 0c0a 	mov.w	ip, #10
 800ffd2:	4621      	mov	r1, r4
 800ffd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ffd8:	3b30      	subs	r3, #48	@ 0x30
 800ffda:	2b09      	cmp	r3, #9
 800ffdc:	d94b      	bls.n	8010076 <_vfiprintf_r+0x1a2>
 800ffde:	b1b0      	cbz	r0, 801000e <_vfiprintf_r+0x13a>
 800ffe0:	9207      	str	r2, [sp, #28]
 800ffe2:	e014      	b.n	801000e <_vfiprintf_r+0x13a>
 800ffe4:	eba0 0308 	sub.w	r3, r0, r8
 800ffe8:	fa09 f303 	lsl.w	r3, r9, r3
 800ffec:	4313      	orrs	r3, r2
 800ffee:	9304      	str	r3, [sp, #16]
 800fff0:	46a2      	mov	sl, r4
 800fff2:	e7d2      	b.n	800ff9a <_vfiprintf_r+0xc6>
 800fff4:	9b03      	ldr	r3, [sp, #12]
 800fff6:	1d19      	adds	r1, r3, #4
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	9103      	str	r1, [sp, #12]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	bfbb      	ittet	lt
 8010000:	425b      	neglt	r3, r3
 8010002:	f042 0202 	orrlt.w	r2, r2, #2
 8010006:	9307      	strge	r3, [sp, #28]
 8010008:	9307      	strlt	r3, [sp, #28]
 801000a:	bfb8      	it	lt
 801000c:	9204      	strlt	r2, [sp, #16]
 801000e:	7823      	ldrb	r3, [r4, #0]
 8010010:	2b2e      	cmp	r3, #46	@ 0x2e
 8010012:	d10a      	bne.n	801002a <_vfiprintf_r+0x156>
 8010014:	7863      	ldrb	r3, [r4, #1]
 8010016:	2b2a      	cmp	r3, #42	@ 0x2a
 8010018:	d132      	bne.n	8010080 <_vfiprintf_r+0x1ac>
 801001a:	9b03      	ldr	r3, [sp, #12]
 801001c:	1d1a      	adds	r2, r3, #4
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	9203      	str	r2, [sp, #12]
 8010022:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010026:	3402      	adds	r4, #2
 8010028:	9305      	str	r3, [sp, #20]
 801002a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010100 <_vfiprintf_r+0x22c>
 801002e:	7821      	ldrb	r1, [r4, #0]
 8010030:	2203      	movs	r2, #3
 8010032:	4650      	mov	r0, sl
 8010034:	f7f0 f904 	bl	8000240 <memchr>
 8010038:	b138      	cbz	r0, 801004a <_vfiprintf_r+0x176>
 801003a:	9b04      	ldr	r3, [sp, #16]
 801003c:	eba0 000a 	sub.w	r0, r0, sl
 8010040:	2240      	movs	r2, #64	@ 0x40
 8010042:	4082      	lsls	r2, r0
 8010044:	4313      	orrs	r3, r2
 8010046:	3401      	adds	r4, #1
 8010048:	9304      	str	r3, [sp, #16]
 801004a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801004e:	4829      	ldr	r0, [pc, #164]	@ (80100f4 <_vfiprintf_r+0x220>)
 8010050:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010054:	2206      	movs	r2, #6
 8010056:	f7f0 f8f3 	bl	8000240 <memchr>
 801005a:	2800      	cmp	r0, #0
 801005c:	d03f      	beq.n	80100de <_vfiprintf_r+0x20a>
 801005e:	4b26      	ldr	r3, [pc, #152]	@ (80100f8 <_vfiprintf_r+0x224>)
 8010060:	bb1b      	cbnz	r3, 80100aa <_vfiprintf_r+0x1d6>
 8010062:	9b03      	ldr	r3, [sp, #12]
 8010064:	3307      	adds	r3, #7
 8010066:	f023 0307 	bic.w	r3, r3, #7
 801006a:	3308      	adds	r3, #8
 801006c:	9303      	str	r3, [sp, #12]
 801006e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010070:	443b      	add	r3, r7
 8010072:	9309      	str	r3, [sp, #36]	@ 0x24
 8010074:	e76a      	b.n	800ff4c <_vfiprintf_r+0x78>
 8010076:	fb0c 3202 	mla	r2, ip, r2, r3
 801007a:	460c      	mov	r4, r1
 801007c:	2001      	movs	r0, #1
 801007e:	e7a8      	b.n	800ffd2 <_vfiprintf_r+0xfe>
 8010080:	2300      	movs	r3, #0
 8010082:	3401      	adds	r4, #1
 8010084:	9305      	str	r3, [sp, #20]
 8010086:	4619      	mov	r1, r3
 8010088:	f04f 0c0a 	mov.w	ip, #10
 801008c:	4620      	mov	r0, r4
 801008e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010092:	3a30      	subs	r2, #48	@ 0x30
 8010094:	2a09      	cmp	r2, #9
 8010096:	d903      	bls.n	80100a0 <_vfiprintf_r+0x1cc>
 8010098:	2b00      	cmp	r3, #0
 801009a:	d0c6      	beq.n	801002a <_vfiprintf_r+0x156>
 801009c:	9105      	str	r1, [sp, #20]
 801009e:	e7c4      	b.n	801002a <_vfiprintf_r+0x156>
 80100a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80100a4:	4604      	mov	r4, r0
 80100a6:	2301      	movs	r3, #1
 80100a8:	e7f0      	b.n	801008c <_vfiprintf_r+0x1b8>
 80100aa:	ab03      	add	r3, sp, #12
 80100ac:	9300      	str	r3, [sp, #0]
 80100ae:	462a      	mov	r2, r5
 80100b0:	4b12      	ldr	r3, [pc, #72]	@ (80100fc <_vfiprintf_r+0x228>)
 80100b2:	a904      	add	r1, sp, #16
 80100b4:	4630      	mov	r0, r6
 80100b6:	f7fd fb25 	bl	800d704 <_printf_float>
 80100ba:	4607      	mov	r7, r0
 80100bc:	1c78      	adds	r0, r7, #1
 80100be:	d1d6      	bne.n	801006e <_vfiprintf_r+0x19a>
 80100c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80100c2:	07d9      	lsls	r1, r3, #31
 80100c4:	d405      	bmi.n	80100d2 <_vfiprintf_r+0x1fe>
 80100c6:	89ab      	ldrh	r3, [r5, #12]
 80100c8:	059a      	lsls	r2, r3, #22
 80100ca:	d402      	bmi.n	80100d2 <_vfiprintf_r+0x1fe>
 80100cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80100ce:	f7fe f923 	bl	800e318 <__retarget_lock_release_recursive>
 80100d2:	89ab      	ldrh	r3, [r5, #12]
 80100d4:	065b      	lsls	r3, r3, #25
 80100d6:	f53f af1f 	bmi.w	800ff18 <_vfiprintf_r+0x44>
 80100da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80100dc:	e71e      	b.n	800ff1c <_vfiprintf_r+0x48>
 80100de:	ab03      	add	r3, sp, #12
 80100e0:	9300      	str	r3, [sp, #0]
 80100e2:	462a      	mov	r2, r5
 80100e4:	4b05      	ldr	r3, [pc, #20]	@ (80100fc <_vfiprintf_r+0x228>)
 80100e6:	a904      	add	r1, sp, #16
 80100e8:	4630      	mov	r0, r6
 80100ea:	f7fd fda3 	bl	800dc34 <_printf_i>
 80100ee:	e7e4      	b.n	80100ba <_vfiprintf_r+0x1e6>
 80100f0:	08011810 	.word	0x08011810
 80100f4:	0801181a 	.word	0x0801181a
 80100f8:	0800d705 	.word	0x0800d705
 80100fc:	0800feb1 	.word	0x0800feb1
 8010100:	08011816 	.word	0x08011816

08010104 <__swbuf_r>:
 8010104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010106:	460e      	mov	r6, r1
 8010108:	4614      	mov	r4, r2
 801010a:	4605      	mov	r5, r0
 801010c:	b118      	cbz	r0, 8010116 <__swbuf_r+0x12>
 801010e:	6a03      	ldr	r3, [r0, #32]
 8010110:	b90b      	cbnz	r3, 8010116 <__swbuf_r+0x12>
 8010112:	f7fd ff3b 	bl	800df8c <__sinit>
 8010116:	69a3      	ldr	r3, [r4, #24]
 8010118:	60a3      	str	r3, [r4, #8]
 801011a:	89a3      	ldrh	r3, [r4, #12]
 801011c:	071a      	lsls	r2, r3, #28
 801011e:	d501      	bpl.n	8010124 <__swbuf_r+0x20>
 8010120:	6923      	ldr	r3, [r4, #16]
 8010122:	b943      	cbnz	r3, 8010136 <__swbuf_r+0x32>
 8010124:	4621      	mov	r1, r4
 8010126:	4628      	mov	r0, r5
 8010128:	f000 f82a 	bl	8010180 <__swsetup_r>
 801012c:	b118      	cbz	r0, 8010136 <__swbuf_r+0x32>
 801012e:	f04f 37ff 	mov.w	r7, #4294967295
 8010132:	4638      	mov	r0, r7
 8010134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010136:	6823      	ldr	r3, [r4, #0]
 8010138:	6922      	ldr	r2, [r4, #16]
 801013a:	1a98      	subs	r0, r3, r2
 801013c:	6963      	ldr	r3, [r4, #20]
 801013e:	b2f6      	uxtb	r6, r6
 8010140:	4283      	cmp	r3, r0
 8010142:	4637      	mov	r7, r6
 8010144:	dc05      	bgt.n	8010152 <__swbuf_r+0x4e>
 8010146:	4621      	mov	r1, r4
 8010148:	4628      	mov	r0, r5
 801014a:	f7ff fda7 	bl	800fc9c <_fflush_r>
 801014e:	2800      	cmp	r0, #0
 8010150:	d1ed      	bne.n	801012e <__swbuf_r+0x2a>
 8010152:	68a3      	ldr	r3, [r4, #8]
 8010154:	3b01      	subs	r3, #1
 8010156:	60a3      	str	r3, [r4, #8]
 8010158:	6823      	ldr	r3, [r4, #0]
 801015a:	1c5a      	adds	r2, r3, #1
 801015c:	6022      	str	r2, [r4, #0]
 801015e:	701e      	strb	r6, [r3, #0]
 8010160:	6962      	ldr	r2, [r4, #20]
 8010162:	1c43      	adds	r3, r0, #1
 8010164:	429a      	cmp	r2, r3
 8010166:	d004      	beq.n	8010172 <__swbuf_r+0x6e>
 8010168:	89a3      	ldrh	r3, [r4, #12]
 801016a:	07db      	lsls	r3, r3, #31
 801016c:	d5e1      	bpl.n	8010132 <__swbuf_r+0x2e>
 801016e:	2e0a      	cmp	r6, #10
 8010170:	d1df      	bne.n	8010132 <__swbuf_r+0x2e>
 8010172:	4621      	mov	r1, r4
 8010174:	4628      	mov	r0, r5
 8010176:	f7ff fd91 	bl	800fc9c <_fflush_r>
 801017a:	2800      	cmp	r0, #0
 801017c:	d0d9      	beq.n	8010132 <__swbuf_r+0x2e>
 801017e:	e7d6      	b.n	801012e <__swbuf_r+0x2a>

08010180 <__swsetup_r>:
 8010180:	b538      	push	{r3, r4, r5, lr}
 8010182:	4b29      	ldr	r3, [pc, #164]	@ (8010228 <__swsetup_r+0xa8>)
 8010184:	4605      	mov	r5, r0
 8010186:	6818      	ldr	r0, [r3, #0]
 8010188:	460c      	mov	r4, r1
 801018a:	b118      	cbz	r0, 8010194 <__swsetup_r+0x14>
 801018c:	6a03      	ldr	r3, [r0, #32]
 801018e:	b90b      	cbnz	r3, 8010194 <__swsetup_r+0x14>
 8010190:	f7fd fefc 	bl	800df8c <__sinit>
 8010194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010198:	0719      	lsls	r1, r3, #28
 801019a:	d422      	bmi.n	80101e2 <__swsetup_r+0x62>
 801019c:	06da      	lsls	r2, r3, #27
 801019e:	d407      	bmi.n	80101b0 <__swsetup_r+0x30>
 80101a0:	2209      	movs	r2, #9
 80101a2:	602a      	str	r2, [r5, #0]
 80101a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80101a8:	81a3      	strh	r3, [r4, #12]
 80101aa:	f04f 30ff 	mov.w	r0, #4294967295
 80101ae:	e033      	b.n	8010218 <__swsetup_r+0x98>
 80101b0:	0758      	lsls	r0, r3, #29
 80101b2:	d512      	bpl.n	80101da <__swsetup_r+0x5a>
 80101b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80101b6:	b141      	cbz	r1, 80101ca <__swsetup_r+0x4a>
 80101b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80101bc:	4299      	cmp	r1, r3
 80101be:	d002      	beq.n	80101c6 <__swsetup_r+0x46>
 80101c0:	4628      	mov	r0, r5
 80101c2:	f7fe ff0d 	bl	800efe0 <_free_r>
 80101c6:	2300      	movs	r3, #0
 80101c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80101ca:	89a3      	ldrh	r3, [r4, #12]
 80101cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80101d0:	81a3      	strh	r3, [r4, #12]
 80101d2:	2300      	movs	r3, #0
 80101d4:	6063      	str	r3, [r4, #4]
 80101d6:	6923      	ldr	r3, [r4, #16]
 80101d8:	6023      	str	r3, [r4, #0]
 80101da:	89a3      	ldrh	r3, [r4, #12]
 80101dc:	f043 0308 	orr.w	r3, r3, #8
 80101e0:	81a3      	strh	r3, [r4, #12]
 80101e2:	6923      	ldr	r3, [r4, #16]
 80101e4:	b94b      	cbnz	r3, 80101fa <__swsetup_r+0x7a>
 80101e6:	89a3      	ldrh	r3, [r4, #12]
 80101e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80101ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80101f0:	d003      	beq.n	80101fa <__swsetup_r+0x7a>
 80101f2:	4621      	mov	r1, r4
 80101f4:	4628      	mov	r0, r5
 80101f6:	f000 f883 	bl	8010300 <__smakebuf_r>
 80101fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101fe:	f013 0201 	ands.w	r2, r3, #1
 8010202:	d00a      	beq.n	801021a <__swsetup_r+0x9a>
 8010204:	2200      	movs	r2, #0
 8010206:	60a2      	str	r2, [r4, #8]
 8010208:	6962      	ldr	r2, [r4, #20]
 801020a:	4252      	negs	r2, r2
 801020c:	61a2      	str	r2, [r4, #24]
 801020e:	6922      	ldr	r2, [r4, #16]
 8010210:	b942      	cbnz	r2, 8010224 <__swsetup_r+0xa4>
 8010212:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010216:	d1c5      	bne.n	80101a4 <__swsetup_r+0x24>
 8010218:	bd38      	pop	{r3, r4, r5, pc}
 801021a:	0799      	lsls	r1, r3, #30
 801021c:	bf58      	it	pl
 801021e:	6962      	ldrpl	r2, [r4, #20]
 8010220:	60a2      	str	r2, [r4, #8]
 8010222:	e7f4      	b.n	801020e <__swsetup_r+0x8e>
 8010224:	2000      	movs	r0, #0
 8010226:	e7f7      	b.n	8010218 <__swsetup_r+0x98>
 8010228:	2000042c 	.word	0x2000042c

0801022c <_raise_r>:
 801022c:	291f      	cmp	r1, #31
 801022e:	b538      	push	{r3, r4, r5, lr}
 8010230:	4605      	mov	r5, r0
 8010232:	460c      	mov	r4, r1
 8010234:	d904      	bls.n	8010240 <_raise_r+0x14>
 8010236:	2316      	movs	r3, #22
 8010238:	6003      	str	r3, [r0, #0]
 801023a:	f04f 30ff 	mov.w	r0, #4294967295
 801023e:	bd38      	pop	{r3, r4, r5, pc}
 8010240:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010242:	b112      	cbz	r2, 801024a <_raise_r+0x1e>
 8010244:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010248:	b94b      	cbnz	r3, 801025e <_raise_r+0x32>
 801024a:	4628      	mov	r0, r5
 801024c:	f000 f830 	bl	80102b0 <_getpid_r>
 8010250:	4622      	mov	r2, r4
 8010252:	4601      	mov	r1, r0
 8010254:	4628      	mov	r0, r5
 8010256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801025a:	f000 b817 	b.w	801028c <_kill_r>
 801025e:	2b01      	cmp	r3, #1
 8010260:	d00a      	beq.n	8010278 <_raise_r+0x4c>
 8010262:	1c59      	adds	r1, r3, #1
 8010264:	d103      	bne.n	801026e <_raise_r+0x42>
 8010266:	2316      	movs	r3, #22
 8010268:	6003      	str	r3, [r0, #0]
 801026a:	2001      	movs	r0, #1
 801026c:	e7e7      	b.n	801023e <_raise_r+0x12>
 801026e:	2100      	movs	r1, #0
 8010270:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010274:	4620      	mov	r0, r4
 8010276:	4798      	blx	r3
 8010278:	2000      	movs	r0, #0
 801027a:	e7e0      	b.n	801023e <_raise_r+0x12>

0801027c <raise>:
 801027c:	4b02      	ldr	r3, [pc, #8]	@ (8010288 <raise+0xc>)
 801027e:	4601      	mov	r1, r0
 8010280:	6818      	ldr	r0, [r3, #0]
 8010282:	f7ff bfd3 	b.w	801022c <_raise_r>
 8010286:	bf00      	nop
 8010288:	2000042c 	.word	0x2000042c

0801028c <_kill_r>:
 801028c:	b538      	push	{r3, r4, r5, lr}
 801028e:	4d07      	ldr	r5, [pc, #28]	@ (80102ac <_kill_r+0x20>)
 8010290:	2300      	movs	r3, #0
 8010292:	4604      	mov	r4, r0
 8010294:	4608      	mov	r0, r1
 8010296:	4611      	mov	r1, r2
 8010298:	602b      	str	r3, [r5, #0]
 801029a:	f7f2 fa19 	bl	80026d0 <_kill>
 801029e:	1c43      	adds	r3, r0, #1
 80102a0:	d102      	bne.n	80102a8 <_kill_r+0x1c>
 80102a2:	682b      	ldr	r3, [r5, #0]
 80102a4:	b103      	cbz	r3, 80102a8 <_kill_r+0x1c>
 80102a6:	6023      	str	r3, [r4, #0]
 80102a8:	bd38      	pop	{r3, r4, r5, pc}
 80102aa:	bf00      	nop
 80102ac:	2000799c 	.word	0x2000799c

080102b0 <_getpid_r>:
 80102b0:	f7f2 ba06 	b.w	80026c0 <_getpid>

080102b4 <__swhatbuf_r>:
 80102b4:	b570      	push	{r4, r5, r6, lr}
 80102b6:	460c      	mov	r4, r1
 80102b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102bc:	2900      	cmp	r1, #0
 80102be:	b096      	sub	sp, #88	@ 0x58
 80102c0:	4615      	mov	r5, r2
 80102c2:	461e      	mov	r6, r3
 80102c4:	da0d      	bge.n	80102e2 <__swhatbuf_r+0x2e>
 80102c6:	89a3      	ldrh	r3, [r4, #12]
 80102c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80102cc:	f04f 0100 	mov.w	r1, #0
 80102d0:	bf14      	ite	ne
 80102d2:	2340      	movne	r3, #64	@ 0x40
 80102d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80102d8:	2000      	movs	r0, #0
 80102da:	6031      	str	r1, [r6, #0]
 80102dc:	602b      	str	r3, [r5, #0]
 80102de:	b016      	add	sp, #88	@ 0x58
 80102e0:	bd70      	pop	{r4, r5, r6, pc}
 80102e2:	466a      	mov	r2, sp
 80102e4:	f000 f848 	bl	8010378 <_fstat_r>
 80102e8:	2800      	cmp	r0, #0
 80102ea:	dbec      	blt.n	80102c6 <__swhatbuf_r+0x12>
 80102ec:	9901      	ldr	r1, [sp, #4]
 80102ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80102f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80102f6:	4259      	negs	r1, r3
 80102f8:	4159      	adcs	r1, r3
 80102fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80102fe:	e7eb      	b.n	80102d8 <__swhatbuf_r+0x24>

08010300 <__smakebuf_r>:
 8010300:	898b      	ldrh	r3, [r1, #12]
 8010302:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010304:	079d      	lsls	r5, r3, #30
 8010306:	4606      	mov	r6, r0
 8010308:	460c      	mov	r4, r1
 801030a:	d507      	bpl.n	801031c <__smakebuf_r+0x1c>
 801030c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010310:	6023      	str	r3, [r4, #0]
 8010312:	6123      	str	r3, [r4, #16]
 8010314:	2301      	movs	r3, #1
 8010316:	6163      	str	r3, [r4, #20]
 8010318:	b003      	add	sp, #12
 801031a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801031c:	ab01      	add	r3, sp, #4
 801031e:	466a      	mov	r2, sp
 8010320:	f7ff ffc8 	bl	80102b4 <__swhatbuf_r>
 8010324:	9f00      	ldr	r7, [sp, #0]
 8010326:	4605      	mov	r5, r0
 8010328:	4639      	mov	r1, r7
 801032a:	4630      	mov	r0, r6
 801032c:	f7fe fecc 	bl	800f0c8 <_malloc_r>
 8010330:	b948      	cbnz	r0, 8010346 <__smakebuf_r+0x46>
 8010332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010336:	059a      	lsls	r2, r3, #22
 8010338:	d4ee      	bmi.n	8010318 <__smakebuf_r+0x18>
 801033a:	f023 0303 	bic.w	r3, r3, #3
 801033e:	f043 0302 	orr.w	r3, r3, #2
 8010342:	81a3      	strh	r3, [r4, #12]
 8010344:	e7e2      	b.n	801030c <__smakebuf_r+0xc>
 8010346:	89a3      	ldrh	r3, [r4, #12]
 8010348:	6020      	str	r0, [r4, #0]
 801034a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801034e:	81a3      	strh	r3, [r4, #12]
 8010350:	9b01      	ldr	r3, [sp, #4]
 8010352:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010356:	b15b      	cbz	r3, 8010370 <__smakebuf_r+0x70>
 8010358:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801035c:	4630      	mov	r0, r6
 801035e:	f000 f81d 	bl	801039c <_isatty_r>
 8010362:	b128      	cbz	r0, 8010370 <__smakebuf_r+0x70>
 8010364:	89a3      	ldrh	r3, [r4, #12]
 8010366:	f023 0303 	bic.w	r3, r3, #3
 801036a:	f043 0301 	orr.w	r3, r3, #1
 801036e:	81a3      	strh	r3, [r4, #12]
 8010370:	89a3      	ldrh	r3, [r4, #12]
 8010372:	431d      	orrs	r5, r3
 8010374:	81a5      	strh	r5, [r4, #12]
 8010376:	e7cf      	b.n	8010318 <__smakebuf_r+0x18>

08010378 <_fstat_r>:
 8010378:	b538      	push	{r3, r4, r5, lr}
 801037a:	4d07      	ldr	r5, [pc, #28]	@ (8010398 <_fstat_r+0x20>)
 801037c:	2300      	movs	r3, #0
 801037e:	4604      	mov	r4, r0
 8010380:	4608      	mov	r0, r1
 8010382:	4611      	mov	r1, r2
 8010384:	602b      	str	r3, [r5, #0]
 8010386:	f7f2 fa03 	bl	8002790 <_fstat>
 801038a:	1c43      	adds	r3, r0, #1
 801038c:	d102      	bne.n	8010394 <_fstat_r+0x1c>
 801038e:	682b      	ldr	r3, [r5, #0]
 8010390:	b103      	cbz	r3, 8010394 <_fstat_r+0x1c>
 8010392:	6023      	str	r3, [r4, #0]
 8010394:	bd38      	pop	{r3, r4, r5, pc}
 8010396:	bf00      	nop
 8010398:	2000799c 	.word	0x2000799c

0801039c <_isatty_r>:
 801039c:	b538      	push	{r3, r4, r5, lr}
 801039e:	4d06      	ldr	r5, [pc, #24]	@ (80103b8 <_isatty_r+0x1c>)
 80103a0:	2300      	movs	r3, #0
 80103a2:	4604      	mov	r4, r0
 80103a4:	4608      	mov	r0, r1
 80103a6:	602b      	str	r3, [r5, #0]
 80103a8:	f7f2 fa02 	bl	80027b0 <_isatty>
 80103ac:	1c43      	adds	r3, r0, #1
 80103ae:	d102      	bne.n	80103b6 <_isatty_r+0x1a>
 80103b0:	682b      	ldr	r3, [r5, #0]
 80103b2:	b103      	cbz	r3, 80103b6 <_isatty_r+0x1a>
 80103b4:	6023      	str	r3, [r4, #0]
 80103b6:	bd38      	pop	{r3, r4, r5, pc}
 80103b8:	2000799c 	.word	0x2000799c

080103bc <atan2f>:
 80103bc:	f000 b822 	b.w	8010404 <__ieee754_atan2f>

080103c0 <sqrtf>:
 80103c0:	b508      	push	{r3, lr}
 80103c2:	ed2d 8b02 	vpush	{d8}
 80103c6:	eeb0 8a40 	vmov.f32	s16, s0
 80103ca:	f000 f817 	bl	80103fc <__ieee754_sqrtf>
 80103ce:	eeb4 8a48 	vcmp.f32	s16, s16
 80103d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103d6:	d60c      	bvs.n	80103f2 <sqrtf+0x32>
 80103d8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80103f8 <sqrtf+0x38>
 80103dc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80103e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103e4:	d505      	bpl.n	80103f2 <sqrtf+0x32>
 80103e6:	f7fd ff6b 	bl	800e2c0 <__errno>
 80103ea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80103ee:	2321      	movs	r3, #33	@ 0x21
 80103f0:	6003      	str	r3, [r0, #0]
 80103f2:	ecbd 8b02 	vpop	{d8}
 80103f6:	bd08      	pop	{r3, pc}
 80103f8:	00000000 	.word	0x00000000

080103fc <__ieee754_sqrtf>:
 80103fc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010400:	4770      	bx	lr
	...

08010404 <__ieee754_atan2f>:
 8010404:	ee10 2a90 	vmov	r2, s1
 8010408:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801040c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010410:	b510      	push	{r4, lr}
 8010412:	eef0 7a40 	vmov.f32	s15, s0
 8010416:	d806      	bhi.n	8010426 <__ieee754_atan2f+0x22>
 8010418:	ee10 0a10 	vmov	r0, s0
 801041c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8010420:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010424:	d904      	bls.n	8010430 <__ieee754_atan2f+0x2c>
 8010426:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801042a:	eeb0 0a67 	vmov.f32	s0, s15
 801042e:	bd10      	pop	{r4, pc}
 8010430:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8010434:	d103      	bne.n	801043e <__ieee754_atan2f+0x3a>
 8010436:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801043a:	f000 b883 	b.w	8010544 <atanf>
 801043e:	1794      	asrs	r4, r2, #30
 8010440:	f004 0402 	and.w	r4, r4, #2
 8010444:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010448:	b943      	cbnz	r3, 801045c <__ieee754_atan2f+0x58>
 801044a:	2c02      	cmp	r4, #2
 801044c:	d05e      	beq.n	801050c <__ieee754_atan2f+0x108>
 801044e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010520 <__ieee754_atan2f+0x11c>
 8010452:	2c03      	cmp	r4, #3
 8010454:	bf08      	it	eq
 8010456:	eef0 7a47 	vmoveq.f32	s15, s14
 801045a:	e7e6      	b.n	801042a <__ieee754_atan2f+0x26>
 801045c:	b941      	cbnz	r1, 8010470 <__ieee754_atan2f+0x6c>
 801045e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8010524 <__ieee754_atan2f+0x120>
 8010462:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010528 <__ieee754_atan2f+0x124>
 8010466:	2800      	cmp	r0, #0
 8010468:	bfb8      	it	lt
 801046a:	eef0 7a47 	vmovlt.f32	s15, s14
 801046e:	e7dc      	b.n	801042a <__ieee754_atan2f+0x26>
 8010470:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010474:	d110      	bne.n	8010498 <__ieee754_atan2f+0x94>
 8010476:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801047a:	f104 34ff 	add.w	r4, r4, #4294967295
 801047e:	d107      	bne.n	8010490 <__ieee754_atan2f+0x8c>
 8010480:	2c02      	cmp	r4, #2
 8010482:	d846      	bhi.n	8010512 <__ieee754_atan2f+0x10e>
 8010484:	4b29      	ldr	r3, [pc, #164]	@ (801052c <__ieee754_atan2f+0x128>)
 8010486:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801048a:	edd3 7a00 	vldr	s15, [r3]
 801048e:	e7cc      	b.n	801042a <__ieee754_atan2f+0x26>
 8010490:	2c02      	cmp	r4, #2
 8010492:	d841      	bhi.n	8010518 <__ieee754_atan2f+0x114>
 8010494:	4b26      	ldr	r3, [pc, #152]	@ (8010530 <__ieee754_atan2f+0x12c>)
 8010496:	e7f6      	b.n	8010486 <__ieee754_atan2f+0x82>
 8010498:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801049c:	d0df      	beq.n	801045e <__ieee754_atan2f+0x5a>
 801049e:	1a5b      	subs	r3, r3, r1
 80104a0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80104a4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80104a8:	da1a      	bge.n	80104e0 <__ieee754_atan2f+0xdc>
 80104aa:	2a00      	cmp	r2, #0
 80104ac:	da01      	bge.n	80104b2 <__ieee754_atan2f+0xae>
 80104ae:	313c      	adds	r1, #60	@ 0x3c
 80104b0:	db19      	blt.n	80104e6 <__ieee754_atan2f+0xe2>
 80104b2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80104b6:	f000 f919 	bl	80106ec <fabsf>
 80104ba:	f000 f843 	bl	8010544 <atanf>
 80104be:	eef0 7a40 	vmov.f32	s15, s0
 80104c2:	2c01      	cmp	r4, #1
 80104c4:	d012      	beq.n	80104ec <__ieee754_atan2f+0xe8>
 80104c6:	2c02      	cmp	r4, #2
 80104c8:	d017      	beq.n	80104fa <__ieee754_atan2f+0xf6>
 80104ca:	2c00      	cmp	r4, #0
 80104cc:	d0ad      	beq.n	801042a <__ieee754_atan2f+0x26>
 80104ce:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010534 <__ieee754_atan2f+0x130>
 80104d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80104d6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010538 <__ieee754_atan2f+0x134>
 80104da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104de:	e7a4      	b.n	801042a <__ieee754_atan2f+0x26>
 80104e0:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8010524 <__ieee754_atan2f+0x120>
 80104e4:	e7ed      	b.n	80104c2 <__ieee754_atan2f+0xbe>
 80104e6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801053c <__ieee754_atan2f+0x138>
 80104ea:	e7ea      	b.n	80104c2 <__ieee754_atan2f+0xbe>
 80104ec:	ee17 3a90 	vmov	r3, s15
 80104f0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80104f4:	ee07 3a90 	vmov	s15, r3
 80104f8:	e797      	b.n	801042a <__ieee754_atan2f+0x26>
 80104fa:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8010534 <__ieee754_atan2f+0x130>
 80104fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010502:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8010538 <__ieee754_atan2f+0x134>
 8010506:	ee77 7a67 	vsub.f32	s15, s14, s15
 801050a:	e78e      	b.n	801042a <__ieee754_atan2f+0x26>
 801050c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8010538 <__ieee754_atan2f+0x134>
 8010510:	e78b      	b.n	801042a <__ieee754_atan2f+0x26>
 8010512:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8010540 <__ieee754_atan2f+0x13c>
 8010516:	e788      	b.n	801042a <__ieee754_atan2f+0x26>
 8010518:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801053c <__ieee754_atan2f+0x138>
 801051c:	e785      	b.n	801042a <__ieee754_atan2f+0x26>
 801051e:	bf00      	nop
 8010520:	c0490fdb 	.word	0xc0490fdb
 8010524:	3fc90fdb 	.word	0x3fc90fdb
 8010528:	bfc90fdb 	.word	0xbfc90fdb
 801052c:	08011974 	.word	0x08011974
 8010530:	08011968 	.word	0x08011968
 8010534:	33bbbd2e 	.word	0x33bbbd2e
 8010538:	40490fdb 	.word	0x40490fdb
 801053c:	00000000 	.word	0x00000000
 8010540:	3f490fdb 	.word	0x3f490fdb

08010544 <atanf>:
 8010544:	b538      	push	{r3, r4, r5, lr}
 8010546:	ee10 5a10 	vmov	r5, s0
 801054a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801054e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8010552:	eef0 7a40 	vmov.f32	s15, s0
 8010556:	d310      	bcc.n	801057a <atanf+0x36>
 8010558:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801055c:	d904      	bls.n	8010568 <atanf+0x24>
 801055e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010562:	eeb0 0a67 	vmov.f32	s0, s15
 8010566:	bd38      	pop	{r3, r4, r5, pc}
 8010568:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80106a0 <atanf+0x15c>
 801056c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80106a4 <atanf+0x160>
 8010570:	2d00      	cmp	r5, #0
 8010572:	bfc8      	it	gt
 8010574:	eef0 7a47 	vmovgt.f32	s15, s14
 8010578:	e7f3      	b.n	8010562 <atanf+0x1e>
 801057a:	4b4b      	ldr	r3, [pc, #300]	@ (80106a8 <atanf+0x164>)
 801057c:	429c      	cmp	r4, r3
 801057e:	d810      	bhi.n	80105a2 <atanf+0x5e>
 8010580:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8010584:	d20a      	bcs.n	801059c <atanf+0x58>
 8010586:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80106ac <atanf+0x168>
 801058a:	ee30 7a07 	vadd.f32	s14, s0, s14
 801058e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010592:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801059a:	dce2      	bgt.n	8010562 <atanf+0x1e>
 801059c:	f04f 33ff 	mov.w	r3, #4294967295
 80105a0:	e013      	b.n	80105ca <atanf+0x86>
 80105a2:	f000 f8a3 	bl	80106ec <fabsf>
 80105a6:	4b42      	ldr	r3, [pc, #264]	@ (80106b0 <atanf+0x16c>)
 80105a8:	429c      	cmp	r4, r3
 80105aa:	d84f      	bhi.n	801064c <atanf+0x108>
 80105ac:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80105b0:	429c      	cmp	r4, r3
 80105b2:	d841      	bhi.n	8010638 <atanf+0xf4>
 80105b4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80105b8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80105bc:	eea0 7a27 	vfma.f32	s14, s0, s15
 80105c0:	2300      	movs	r3, #0
 80105c2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80105c6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80105ca:	1c5a      	adds	r2, r3, #1
 80105cc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80105d0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80106b4 <atanf+0x170>
 80105d4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80106b8 <atanf+0x174>
 80105d8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80106bc <atanf+0x178>
 80105dc:	ee66 6a06 	vmul.f32	s13, s12, s12
 80105e0:	eee6 5a87 	vfma.f32	s11, s13, s14
 80105e4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80106c0 <atanf+0x17c>
 80105e8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80105ec:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80106c4 <atanf+0x180>
 80105f0:	eee7 5a26 	vfma.f32	s11, s14, s13
 80105f4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80106c8 <atanf+0x184>
 80105f8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80105fc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80106cc <atanf+0x188>
 8010600:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010604:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80106d0 <atanf+0x18c>
 8010608:	eea6 5a87 	vfma.f32	s10, s13, s14
 801060c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80106d4 <atanf+0x190>
 8010610:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010614:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 80106d8 <atanf+0x194>
 8010618:	eea7 5a26 	vfma.f32	s10, s14, s13
 801061c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80106dc <atanf+0x198>
 8010620:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010624:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010628:	eea5 7a86 	vfma.f32	s14, s11, s12
 801062c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010630:	d121      	bne.n	8010676 <atanf+0x132>
 8010632:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010636:	e794      	b.n	8010562 <atanf+0x1e>
 8010638:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801063c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010640:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010644:	2301      	movs	r3, #1
 8010646:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801064a:	e7be      	b.n	80105ca <atanf+0x86>
 801064c:	4b24      	ldr	r3, [pc, #144]	@ (80106e0 <atanf+0x19c>)
 801064e:	429c      	cmp	r4, r3
 8010650:	d80b      	bhi.n	801066a <atanf+0x126>
 8010652:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8010656:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801065a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801065e:	2302      	movs	r3, #2
 8010660:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010668:	e7af      	b.n	80105ca <atanf+0x86>
 801066a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801066e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010672:	2303      	movs	r3, #3
 8010674:	e7a9      	b.n	80105ca <atanf+0x86>
 8010676:	4a1b      	ldr	r2, [pc, #108]	@ (80106e4 <atanf+0x1a0>)
 8010678:	491b      	ldr	r1, [pc, #108]	@ (80106e8 <atanf+0x1a4>)
 801067a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801067e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010682:	edd3 6a00 	vldr	s13, [r3]
 8010686:	ee37 7a66 	vsub.f32	s14, s14, s13
 801068a:	2d00      	cmp	r5, #0
 801068c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010690:	edd2 7a00 	vldr	s15, [r2]
 8010694:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010698:	bfb8      	it	lt
 801069a:	eef1 7a67 	vneglt.f32	s15, s15
 801069e:	e760      	b.n	8010562 <atanf+0x1e>
 80106a0:	bfc90fdb 	.word	0xbfc90fdb
 80106a4:	3fc90fdb 	.word	0x3fc90fdb
 80106a8:	3edfffff 	.word	0x3edfffff
 80106ac:	7149f2ca 	.word	0x7149f2ca
 80106b0:	3f97ffff 	.word	0x3f97ffff
 80106b4:	3c8569d7 	.word	0x3c8569d7
 80106b8:	3d4bda59 	.word	0x3d4bda59
 80106bc:	bd6ef16b 	.word	0xbd6ef16b
 80106c0:	3d886b35 	.word	0x3d886b35
 80106c4:	3dba2e6e 	.word	0x3dba2e6e
 80106c8:	3e124925 	.word	0x3e124925
 80106cc:	3eaaaaab 	.word	0x3eaaaaab
 80106d0:	bd15a221 	.word	0xbd15a221
 80106d4:	bd9d8795 	.word	0xbd9d8795
 80106d8:	bde38e38 	.word	0xbde38e38
 80106dc:	be4ccccd 	.word	0xbe4ccccd
 80106e0:	401bffff 	.word	0x401bffff
 80106e4:	08011990 	.word	0x08011990
 80106e8:	08011980 	.word	0x08011980

080106ec <fabsf>:
 80106ec:	ee10 3a10 	vmov	r3, s0
 80106f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80106f4:	ee00 3a10 	vmov	s0, r3
 80106f8:	4770      	bx	lr
	...

080106fc <_init>:
 80106fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106fe:	bf00      	nop
 8010700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010702:	bc08      	pop	{r3}
 8010704:	469e      	mov	lr, r3
 8010706:	4770      	bx	lr

08010708 <_fini>:
 8010708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801070a:	bf00      	nop
 801070c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801070e:	bc08      	pop	{r3}
 8010710:	469e      	mov	lr, r3
 8010712:	4770      	bx	lr
