viewName "module"
langName "Verilog"
extDirs ".v"
libFiles ""
libName ""
libDirs ""
