// Seed: 3373508911
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    \id_19 = 1'd0,
    input wire id_6,
    input tri id_7,
    output supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input tri0 id_17
);
  assign id_8 = -1'b0;
  wire id_20;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_13,
      id_0,
      id_6
  );
  assign modCall_1.type_1 = 0;
endmodule
