# compile verilog/system verilog design source files
verilog xil_defaultlib  "main_tb_time_synth.v"
verilog xil_defaultlib  "../../../../cpu.srcs/sim_1/new/main_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
