# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3586 \
    name out_nodes_features_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_0 \
    op interface \
    ports { out_nodes_features_V_0_0_address0 { O 7 vector } out_nodes_features_V_0_0_ce0 { O 1 bit } out_nodes_features_V_0_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3587 \
    name out_nodes_features_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_1 \
    op interface \
    ports { out_nodes_features_V_0_1_address0 { O 7 vector } out_nodes_features_V_0_1_ce0 { O 1 bit } out_nodes_features_V_0_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3588 \
    name out_nodes_features_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_2 \
    op interface \
    ports { out_nodes_features_V_0_2_address0 { O 7 vector } out_nodes_features_V_0_2_ce0 { O 1 bit } out_nodes_features_V_0_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3589 \
    name out_nodes_features_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_3 \
    op interface \
    ports { out_nodes_features_V_0_3_address0 { O 7 vector } out_nodes_features_V_0_3_ce0 { O 1 bit } out_nodes_features_V_0_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3590 \
    name out_nodes_features_V_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_4 \
    op interface \
    ports { out_nodes_features_V_0_4_address0 { O 7 vector } out_nodes_features_V_0_4_ce0 { O 1 bit } out_nodes_features_V_0_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3591 \
    name out_nodes_features_V_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_5 \
    op interface \
    ports { out_nodes_features_V_0_5_address0 { O 7 vector } out_nodes_features_V_0_5_ce0 { O 1 bit } out_nodes_features_V_0_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3592 \
    name out_nodes_features_V_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_6 \
    op interface \
    ports { out_nodes_features_V_0_6_address0 { O 7 vector } out_nodes_features_V_0_6_ce0 { O 1 bit } out_nodes_features_V_0_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3593 \
    name out_nodes_features_V_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_7 \
    op interface \
    ports { out_nodes_features_V_0_7_address0 { O 7 vector } out_nodes_features_V_0_7_ce0 { O 1 bit } out_nodes_features_V_0_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3594 \
    name out_nodes_features_V_0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_8 \
    op interface \
    ports { out_nodes_features_V_0_8_address0 { O 7 vector } out_nodes_features_V_0_8_ce0 { O 1 bit } out_nodes_features_V_0_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3595 \
    name out_nodes_features_V_0_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_9 \
    op interface \
    ports { out_nodes_features_V_0_9_address0 { O 7 vector } out_nodes_features_V_0_9_ce0 { O 1 bit } out_nodes_features_V_0_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3596 \
    name out_nodes_features_V_0_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_10 \
    op interface \
    ports { out_nodes_features_V_0_10_address0 { O 7 vector } out_nodes_features_V_0_10_ce0 { O 1 bit } out_nodes_features_V_0_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3597 \
    name out_nodes_features_V_0_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_11 \
    op interface \
    ports { out_nodes_features_V_0_11_address0 { O 7 vector } out_nodes_features_V_0_11_ce0 { O 1 bit } out_nodes_features_V_0_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3598 \
    name out_nodes_features_V_0_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_12 \
    op interface \
    ports { out_nodes_features_V_0_12_address0 { O 7 vector } out_nodes_features_V_0_12_ce0 { O 1 bit } out_nodes_features_V_0_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3599 \
    name out_nodes_features_V_0_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_13 \
    op interface \
    ports { out_nodes_features_V_0_13_address0 { O 7 vector } out_nodes_features_V_0_13_ce0 { O 1 bit } out_nodes_features_V_0_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3600 \
    name out_nodes_features_V_0_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_14 \
    op interface \
    ports { out_nodes_features_V_0_14_address0 { O 7 vector } out_nodes_features_V_0_14_ce0 { O 1 bit } out_nodes_features_V_0_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3601 \
    name out_nodes_features_V_0_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_0_15 \
    op interface \
    ports { out_nodes_features_V_0_15_address0 { O 7 vector } out_nodes_features_V_0_15_ce0 { O 1 bit } out_nodes_features_V_0_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3602 \
    name out_nodes_features_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_0 \
    op interface \
    ports { out_nodes_features_V_1_0_address0 { O 7 vector } out_nodes_features_V_1_0_ce0 { O 1 bit } out_nodes_features_V_1_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3603 \
    name out_nodes_features_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_1 \
    op interface \
    ports { out_nodes_features_V_1_1_address0 { O 7 vector } out_nodes_features_V_1_1_ce0 { O 1 bit } out_nodes_features_V_1_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3604 \
    name out_nodes_features_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_2 \
    op interface \
    ports { out_nodes_features_V_1_2_address0 { O 7 vector } out_nodes_features_V_1_2_ce0 { O 1 bit } out_nodes_features_V_1_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3605 \
    name out_nodes_features_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_3 \
    op interface \
    ports { out_nodes_features_V_1_3_address0 { O 7 vector } out_nodes_features_V_1_3_ce0 { O 1 bit } out_nodes_features_V_1_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3606 \
    name out_nodes_features_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_4 \
    op interface \
    ports { out_nodes_features_V_1_4_address0 { O 7 vector } out_nodes_features_V_1_4_ce0 { O 1 bit } out_nodes_features_V_1_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3607 \
    name out_nodes_features_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_5 \
    op interface \
    ports { out_nodes_features_V_1_5_address0 { O 7 vector } out_nodes_features_V_1_5_ce0 { O 1 bit } out_nodes_features_V_1_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3608 \
    name out_nodes_features_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_6 \
    op interface \
    ports { out_nodes_features_V_1_6_address0 { O 7 vector } out_nodes_features_V_1_6_ce0 { O 1 bit } out_nodes_features_V_1_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3609 \
    name out_nodes_features_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_7 \
    op interface \
    ports { out_nodes_features_V_1_7_address0 { O 7 vector } out_nodes_features_V_1_7_ce0 { O 1 bit } out_nodes_features_V_1_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3610 \
    name out_nodes_features_V_1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_8 \
    op interface \
    ports { out_nodes_features_V_1_8_address0 { O 7 vector } out_nodes_features_V_1_8_ce0 { O 1 bit } out_nodes_features_V_1_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3611 \
    name out_nodes_features_V_1_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_9 \
    op interface \
    ports { out_nodes_features_V_1_9_address0 { O 7 vector } out_nodes_features_V_1_9_ce0 { O 1 bit } out_nodes_features_V_1_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3612 \
    name out_nodes_features_V_1_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_10 \
    op interface \
    ports { out_nodes_features_V_1_10_address0 { O 7 vector } out_nodes_features_V_1_10_ce0 { O 1 bit } out_nodes_features_V_1_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3613 \
    name out_nodes_features_V_1_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_11 \
    op interface \
    ports { out_nodes_features_V_1_11_address0 { O 7 vector } out_nodes_features_V_1_11_ce0 { O 1 bit } out_nodes_features_V_1_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3614 \
    name out_nodes_features_V_1_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_12 \
    op interface \
    ports { out_nodes_features_V_1_12_address0 { O 7 vector } out_nodes_features_V_1_12_ce0 { O 1 bit } out_nodes_features_V_1_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3615 \
    name out_nodes_features_V_1_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_13 \
    op interface \
    ports { out_nodes_features_V_1_13_address0 { O 7 vector } out_nodes_features_V_1_13_ce0 { O 1 bit } out_nodes_features_V_1_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3616 \
    name out_nodes_features_V_1_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_14 \
    op interface \
    ports { out_nodes_features_V_1_14_address0 { O 7 vector } out_nodes_features_V_1_14_ce0 { O 1 bit } out_nodes_features_V_1_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3617 \
    name out_nodes_features_V_1_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_1_15 \
    op interface \
    ports { out_nodes_features_V_1_15_address0 { O 7 vector } out_nodes_features_V_1_15_ce0 { O 1 bit } out_nodes_features_V_1_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3618 \
    name out_nodes_features_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_0 \
    op interface \
    ports { out_nodes_features_V_2_0_address0 { O 7 vector } out_nodes_features_V_2_0_ce0 { O 1 bit } out_nodes_features_V_2_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3619 \
    name out_nodes_features_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_1 \
    op interface \
    ports { out_nodes_features_V_2_1_address0 { O 7 vector } out_nodes_features_V_2_1_ce0 { O 1 bit } out_nodes_features_V_2_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3620 \
    name out_nodes_features_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_2 \
    op interface \
    ports { out_nodes_features_V_2_2_address0 { O 7 vector } out_nodes_features_V_2_2_ce0 { O 1 bit } out_nodes_features_V_2_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3621 \
    name out_nodes_features_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_3 \
    op interface \
    ports { out_nodes_features_V_2_3_address0 { O 7 vector } out_nodes_features_V_2_3_ce0 { O 1 bit } out_nodes_features_V_2_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3622 \
    name out_nodes_features_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_4 \
    op interface \
    ports { out_nodes_features_V_2_4_address0 { O 7 vector } out_nodes_features_V_2_4_ce0 { O 1 bit } out_nodes_features_V_2_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3623 \
    name out_nodes_features_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_5 \
    op interface \
    ports { out_nodes_features_V_2_5_address0 { O 7 vector } out_nodes_features_V_2_5_ce0 { O 1 bit } out_nodes_features_V_2_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3624 \
    name out_nodes_features_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_6 \
    op interface \
    ports { out_nodes_features_V_2_6_address0 { O 7 vector } out_nodes_features_V_2_6_ce0 { O 1 bit } out_nodes_features_V_2_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3625 \
    name out_nodes_features_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_7 \
    op interface \
    ports { out_nodes_features_V_2_7_address0 { O 7 vector } out_nodes_features_V_2_7_ce0 { O 1 bit } out_nodes_features_V_2_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3626 \
    name out_nodes_features_V_2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_8 \
    op interface \
    ports { out_nodes_features_V_2_8_address0 { O 7 vector } out_nodes_features_V_2_8_ce0 { O 1 bit } out_nodes_features_V_2_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3627 \
    name out_nodes_features_V_2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_9 \
    op interface \
    ports { out_nodes_features_V_2_9_address0 { O 7 vector } out_nodes_features_V_2_9_ce0 { O 1 bit } out_nodes_features_V_2_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3628 \
    name out_nodes_features_V_2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_10 \
    op interface \
    ports { out_nodes_features_V_2_10_address0 { O 7 vector } out_nodes_features_V_2_10_ce0 { O 1 bit } out_nodes_features_V_2_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3629 \
    name out_nodes_features_V_2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_11 \
    op interface \
    ports { out_nodes_features_V_2_11_address0 { O 7 vector } out_nodes_features_V_2_11_ce0 { O 1 bit } out_nodes_features_V_2_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3630 \
    name out_nodes_features_V_2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_12 \
    op interface \
    ports { out_nodes_features_V_2_12_address0 { O 7 vector } out_nodes_features_V_2_12_ce0 { O 1 bit } out_nodes_features_V_2_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3631 \
    name out_nodes_features_V_2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_13 \
    op interface \
    ports { out_nodes_features_V_2_13_address0 { O 7 vector } out_nodes_features_V_2_13_ce0 { O 1 bit } out_nodes_features_V_2_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3632 \
    name out_nodes_features_V_2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_14 \
    op interface \
    ports { out_nodes_features_V_2_14_address0 { O 7 vector } out_nodes_features_V_2_14_ce0 { O 1 bit } out_nodes_features_V_2_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3633 \
    name out_nodes_features_V_2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_2_15 \
    op interface \
    ports { out_nodes_features_V_2_15_address0 { O 7 vector } out_nodes_features_V_2_15_ce0 { O 1 bit } out_nodes_features_V_2_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3634 \
    name out_nodes_features_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_0 \
    op interface \
    ports { out_nodes_features_V_3_0_address0 { O 7 vector } out_nodes_features_V_3_0_ce0 { O 1 bit } out_nodes_features_V_3_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3635 \
    name out_nodes_features_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_1 \
    op interface \
    ports { out_nodes_features_V_3_1_address0 { O 7 vector } out_nodes_features_V_3_1_ce0 { O 1 bit } out_nodes_features_V_3_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3636 \
    name out_nodes_features_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_2 \
    op interface \
    ports { out_nodes_features_V_3_2_address0 { O 7 vector } out_nodes_features_V_3_2_ce0 { O 1 bit } out_nodes_features_V_3_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3637 \
    name out_nodes_features_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_3 \
    op interface \
    ports { out_nodes_features_V_3_3_address0 { O 7 vector } out_nodes_features_V_3_3_ce0 { O 1 bit } out_nodes_features_V_3_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3638 \
    name out_nodes_features_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_4 \
    op interface \
    ports { out_nodes_features_V_3_4_address0 { O 7 vector } out_nodes_features_V_3_4_ce0 { O 1 bit } out_nodes_features_V_3_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3639 \
    name out_nodes_features_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_5 \
    op interface \
    ports { out_nodes_features_V_3_5_address0 { O 7 vector } out_nodes_features_V_3_5_ce0 { O 1 bit } out_nodes_features_V_3_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3640 \
    name out_nodes_features_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_6 \
    op interface \
    ports { out_nodes_features_V_3_6_address0 { O 7 vector } out_nodes_features_V_3_6_ce0 { O 1 bit } out_nodes_features_V_3_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3641 \
    name out_nodes_features_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_7 \
    op interface \
    ports { out_nodes_features_V_3_7_address0 { O 7 vector } out_nodes_features_V_3_7_ce0 { O 1 bit } out_nodes_features_V_3_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3642 \
    name out_nodes_features_V_3_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_8 \
    op interface \
    ports { out_nodes_features_V_3_8_address0 { O 7 vector } out_nodes_features_V_3_8_ce0 { O 1 bit } out_nodes_features_V_3_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3643 \
    name out_nodes_features_V_3_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_9 \
    op interface \
    ports { out_nodes_features_V_3_9_address0 { O 7 vector } out_nodes_features_V_3_9_ce0 { O 1 bit } out_nodes_features_V_3_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3644 \
    name out_nodes_features_V_3_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_10 \
    op interface \
    ports { out_nodes_features_V_3_10_address0 { O 7 vector } out_nodes_features_V_3_10_ce0 { O 1 bit } out_nodes_features_V_3_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3645 \
    name out_nodes_features_V_3_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_11 \
    op interface \
    ports { out_nodes_features_V_3_11_address0 { O 7 vector } out_nodes_features_V_3_11_ce0 { O 1 bit } out_nodes_features_V_3_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3646 \
    name out_nodes_features_V_3_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_12 \
    op interface \
    ports { out_nodes_features_V_3_12_address0 { O 7 vector } out_nodes_features_V_3_12_ce0 { O 1 bit } out_nodes_features_V_3_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3647 \
    name out_nodes_features_V_3_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_13 \
    op interface \
    ports { out_nodes_features_V_3_13_address0 { O 7 vector } out_nodes_features_V_3_13_ce0 { O 1 bit } out_nodes_features_V_3_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3648 \
    name out_nodes_features_V_3_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_14 \
    op interface \
    ports { out_nodes_features_V_3_14_address0 { O 7 vector } out_nodes_features_V_3_14_ce0 { O 1 bit } out_nodes_features_V_3_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3649 \
    name out_nodes_features_V_3_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename out_nodes_features_V_3_15 \
    op interface \
    ports { out_nodes_features_V_3_15_address0 { O 7 vector } out_nodes_features_V_3_15_ce0 { O 1 bit } out_nodes_features_V_3_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_V_3_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3650 \
    name out_nodes_features_skip_concat_bias_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_0 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_0_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_0_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_0_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_0_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3651 \
    name out_nodes_features_skip_concat_bias_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_1 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_1_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_1_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_1_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_1_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3652 \
    name out_nodes_features_skip_concat_bias_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_2 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_2_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_2_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_2_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_2_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3653 \
    name out_nodes_features_skip_concat_bias_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_3 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_3_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_3_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_3_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_3_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3654 \
    name out_nodes_features_skip_concat_bias_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_4 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_4_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_4_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_4_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_4_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3655 \
    name out_nodes_features_skip_concat_bias_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_5 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_5_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_5_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_5_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_5_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3656 \
    name out_nodes_features_skip_concat_bias_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_6 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_6_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_6_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_6_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_6_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3657 \
    name out_nodes_features_skip_concat_bias_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_7 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_7_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_7_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_7_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_7_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3658 \
    name out_nodes_features_skip_concat_bias_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_8 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_8_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_8_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_8_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_8_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3659 \
    name out_nodes_features_skip_concat_bias_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_9 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_9_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_9_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_9_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_9_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3660 \
    name out_nodes_features_skip_concat_bias_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_10 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_10_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_10_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_10_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_10_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3661 \
    name out_nodes_features_skip_concat_bias_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_11 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_11_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_11_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_11_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_11_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3662 \
    name out_nodes_features_skip_concat_bias_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_12 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_12_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_12_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_12_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_12_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3663 \
    name out_nodes_features_skip_concat_bias_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_13 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_13_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_13_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_13_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_13_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3664 \
    name out_nodes_features_skip_concat_bias_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_14 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_14_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_14_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_14_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_14_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3665 \
    name out_nodes_features_skip_concat_bias_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_nodes_features_skip_concat_bias_V_15 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_15_address1 { O 7 vector } out_nodes_features_skip_concat_bias_V_15_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_15_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_15_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init_U
set CompName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GAT_compute_one_graph_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


