// Seed: 3813872703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  assign (highz1, strong0) id_1[1] = (1'b0 & 1);
  logic id_7;
  logic id_8;
endmodule
