

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16'
================================================================
* Date:           Sun Nov 13 23:03:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4013|     4013|  32.104 us|  32.104 us|  4013|  4013|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_15_VITIS_LOOP_193_16  |     4011|     4011|         9|          1|          1|  4004|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%position = alloca i32 1"   --->   Operation 13 'alloca' 'position' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 14 'alloca' 'dst_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 15 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten126 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 19 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln177_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln177_1"   --->   Operation 20 'read' 'add_ln177_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten126"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %counter"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %add_ln177_1_read, i32 %dst_counter"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %position"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body305"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten126_load = load i12 %indvar_flatten126" [top.cpp:192]   --->   Operation 28 'load' 'indvar_flatten126_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln192 = icmp_eq  i12 %indvar_flatten126_load, i12 4004" [top.cpp:192]   --->   Operation 31 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln192 = add i12 %indvar_flatten126_load, i12 1" [top.cpp:192]   --->   Operation 32 'add' 'add_ln192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc327, void %for.body334.preheader.exitStub" [top.cpp:192]   --->   Operation 33 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [top.cpp:193]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%counter_load = load i32 %counter" [top.cpp:200]   --->   Operation 35 'load' 'counter_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln193 = icmp_eq  i3 %j_load, i3 4" [top.cpp:193]   --->   Operation 36 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.98ns)   --->   "%select_ln192 = select i1 %icmp_ln193, i3 0, i3 %j_load" [top.cpp:192]   --->   Operation 37 'select' 'select_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i3 %select_ln192" [top.cpp:194]   --->   Operation 38 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln195 = icmp_eq  i3 %select_ln192, i3 3" [top.cpp:195]   --->   Operation 39 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln192)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i32 %counter_load" [top.cpp:198]   --->   Operation 40 'zext' 'zext_ln198' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%var_string_length_addr = getelementptr i32 %var_string_length, i64 0, i64 %zext_ln198" [top.cpp:198]   --->   Operation 41 'getelementptr' 'var_string_length_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%var_string_length_load = load i10 %var_string_length_addr" [top.cpp:198]   --->   Operation 42 'load' 'var_string_length_load' <Predicate = (!icmp_ln192)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%counter_7 = add i32 %counter_load, i32 1" [top.cpp:200]   --->   Operation 43 'add' 'counter_7' <Predicate = (!icmp_ln192)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.69ns)   --->   "%counter_8 = select i1 %icmp_ln195, i32 %counter_7, i32 %counter_load" [top.cpp:195]   --->   Operation 44 'select' 'counter_8' <Predicate = (!icmp_ln192)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%j_5 = add i3 %select_ln192, i3 1" [top.cpp:193]   --->   Operation 45 'add' 'j_5' <Predicate = (!icmp_ln192)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln193 = store i12 %add_ln192, i12 %indvar_flatten126" [top.cpp:193]   --->   Operation 46 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %counter_8, i32 %counter" [top.cpp:193]   --->   Operation 47 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln193 = store i3 %j_5, i3 %j" [top.cpp:193]   --->   Operation 48 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%dst_counter_load_4 = load i32 %dst_counter" [top.cpp:194]   --->   Operation 49 'load' 'dst_counter_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j_14_cast11 = zext i3 %select_ln192" [top.cpp:192]   --->   Operation 50 'zext' 'j_14_cast11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln194 = add i32 %j_14_cast11, i32 %dst_counter_load_4" [top.cpp:194]   --->   Operation 51 'add' 'add_ln194' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i32 %add_ln194" [top.cpp:194]   --->   Operation 52 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.52ns)   --->   "%add_ln194_1 = add i64 %zext_ln194, i64 %dst_buff_read" [top.cpp:194]   --->   Operation 53 'add' 'add_ln194_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln194_1" [top.cpp:194]   --->   Operation 54 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%dst_counter_7 = add i32 %dst_counter_load_4, i32 4" [top.cpp:196]   --->   Operation 55 'add' 'dst_counter_7' <Predicate = (icmp_ln195)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%var_string_length_load = load i10 %var_string_length_addr" [top.cpp:198]   --->   Operation 56 'load' 'var_string_length_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%dst_counter_8 = select i1 %icmp_ln195, i32 %dst_counter_7, i32 %dst_counter_load_4" [top.cpp:195]   --->   Operation 57 'select' 'dst_counter_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %dst_counter_8, i32 %dst_counter" [top.cpp:193]   --->   Operation 58 'store' 'store_ln193' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%position_load = load i32 %position" [top.cpp:198]   --->   Operation 59 'load' 'position_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [top.cpp:192]   --->   Operation 60 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln192_1 = add i10 %i_load, i10 1" [top.cpp:192]   --->   Operation 61 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.77ns)   --->   "%cmp316_mid1 = icmp_ult  i10 %add_ln192_1, i10 1000" [top.cpp:192]   --->   Operation 62 'icmp' 'cmp316_mid1' <Predicate = (icmp_ln195 & icmp_ln193)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.77ns)   --->   "%cmp316141 = icmp_ult  i10 %i_load, i10 1000" [top.cpp:192]   --->   Operation 63 'icmp' 'cmp316141' <Predicate = (icmp_ln195 & !icmp_ln193)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node position_3)   --->   "%select_ln192_1 = select i1 %icmp_ln193, i1 %cmp316_mid1, i1 %cmp316141" [top.cpp:192]   --->   Operation 64 'select' 'select_ln192_1' <Predicate = (icmp_ln195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.68ns)   --->   "%select_ln192_2 = select i1 %icmp_ln193, i10 %add_ln192_1, i10 %i_load" [top.cpp:192]   --->   Operation 65 'select' 'select_ln192_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln194, i3 0" [top.cpp:194]   --->   Operation 66 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i5 %shl_ln1" [top.cpp:194]   --->   Operation 67 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (4.42ns)   --->   "%lshr_ln194 = lshr i32 %position_load, i32 %zext_ln194_1" [top.cpp:194]   --->   Operation 68 'lshr' 'lshr_ln194' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i32 %lshr_ln194" [top.cpp:194]   --->   Operation 69 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (8.00ns)   --->   "%gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:194]   --->   Operation 70 'writereq' 'gmem_addr_15_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [1/1] (2.55ns)   --->   "%position_2 = add i32 %var_string_length_load, i32 %position_load" [top.cpp:198]   --->   Operation 71 'add' 'position_2' <Predicate = (icmp_ln195)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%position_3 = select i1 %select_ln192_1, i32 %position_2, i32 %position_load" [top.cpp:192]   --->   Operation 72 'select' 'position_3' <Predicate = (icmp_ln195)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%position_4 = select i1 %icmp_ln195, i32 %position_3, i32 %position_load" [top.cpp:195]   --->   Operation 73 'select' 'position_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln193 = store i10 %select_ln192_2, i10 %i" [top.cpp:193]   --->   Operation 74 'store' 'store_ln193' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %position_4, i32 %position" [top.cpp:193]   --->   Operation 75 'store' 'store_ln193' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 76 [1/1] (8.00ns)   --->   "%write_ln194 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %trunc_ln194_1, i1 1" [top.cpp:194]   --->   Operation 76 'write' 'write_ln194' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 77 [5/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:194]   --->   Operation 77 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 78 [4/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:194]   --->   Operation 78 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 79 [3/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:194]   --->   Operation 79 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 80 [2/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:194]   --->   Operation 80 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter"   --->   Operation 87 'load' 'dst_counter_load' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_20_out, i32 %dst_counter_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_15_VITIS_LOOP_193_16_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4004, i64 4004, i64 4004"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [top.cpp:193]   --->   Operation 84 'specloopname' 'specloopname_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:194]   --->   Operation 85 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.body305" [top.cpp:193]   --->   Operation 86 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 0ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten126') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten126' [15]  (1.59 ns)

 <State 2>: 5.53ns
The critical path consists of the following:
	'load' operation ('j_load', top.cpp:193) on local variable 'j' [30]  (0 ns)
	'icmp' operation ('icmp_ln193', top.cpp:193) [37]  (1.13 ns)
	'select' operation ('select_ln192', top.cpp:192) [38]  (0.98 ns)
	'icmp' operation ('icmp_ln195', top.cpp:195) [59]  (1.13 ns)
	'select' operation ('counter_8', top.cpp:195) [69]  (0.698 ns)
	'store' operation ('store_ln193', top.cpp:193) of variable 'counter_8', top.cpp:195 on local variable 'counter' [73]  (1.59 ns)

 <State 3>: 6.07ns
The critical path consists of the following:
	'load' operation ('dst_counter_load_4', top.cpp:194) on local variable 'dst_counter' [32]  (0 ns)
	'add' operation ('add_ln194', top.cpp:194) [52]  (2.55 ns)
	'add' operation ('add_ln194_1', top.cpp:194) [54]  (3.52 ns)

 <State 4>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_addr_15_req', top.cpp:194) on port 'gmem' (top.cpp:194) [56]  (8 ns)

 <State 5>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln194', top.cpp:194) on port 'gmem' (top.cpp:194) [57]  (8 ns)

 <State 6>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp', top.cpp:194) on port 'gmem' (top.cpp:194) [58]  (8 ns)

 <State 7>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp', top.cpp:194) on port 'gmem' (top.cpp:194) [58]  (8 ns)

 <State 8>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp', top.cpp:194) on port 'gmem' (top.cpp:194) [58]  (8 ns)

 <State 9>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp', top.cpp:194) on port 'gmem' (top.cpp:194) [58]  (8 ns)

 <State 10>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp', top.cpp:194) on port 'gmem' (top.cpp:194) [58]  (8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
