// Seed: 3310877251
module module_0 #(
    parameter id_2 = 32'd35
) (
    input wire id_0
);
  wire [~  -1 'b0 : -1] _id_2, id_3;
  wire id_4[id_2 : id_2];
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wire  id_4,
    output wor   id_5,
    output logic id_6,
    output tri1  id_7,
    input  wand  id_8
    , id_10
);
  always begin : LABEL_0
    id_6 <= -1 | (id_8);
    @(1) @(id_2 or -1) $signed(80);
    ;
    if (1) id_6 <= id_1;
    else SystemTFIdentifier(1, 1);
  end
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
