Version 4
SHEET 1 1848 836
WIRE -480 16 -656 16
WIRE -384 16 -384 -96
WIRE -384 16 -400 16
WIRE -304 16 -384 16
WIRE -144 16 -144 -96
WIRE -144 16 -208 16
WIRE -128 16 -144 16
WIRE 16 16 -48 16
WIRE 160 16 96 16
WIRE -656 128 -656 16
WIRE 160 144 160 16
WIRE -656 320 -656 208
WIRE 160 320 160 208
WIRE 160 320 -656 320
WIRE -656 336 -656 320
FLAG -656 336 0
FLAG -384 -96 NTC_1
FLAG -144 -96 NTC_2
FLAG 160 16 VCAP
FLAG -656 16 VBAT
SYMBOL voltage -656 112 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VBAT
SYMATTR Value 60
SYMBOL res -496 32 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R1
SYMATTR Value 1u
SYMBOL res -144 32 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R2
SYMATTR Value 1u
SYMBOL cap 144 144 R0
SYMATTR InstName C1
SYMATTR Value 60m
SYMATTR Value2 IC=0
SYMBOL NTCLE100E3102_B0 -256 16 R0
SYMATTR InstName U1
SYMATTR SpiceLine TR=10 TB=3
SYMBOL res 0 32 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R3
SYMATTR Value 10
TEXT -88 368 Left 2 !.tran 2.5 startup\n.step TEMP list 0 10 20 25 35 45\n.param run=1\n.step param run 1 10 1
TEXT -656 400 Left 2 ;termistor ntc:\n \nR(T) = R0 * exp(B*((1/T) - (1/T0)))\n \nref: https://www.vishay.com/docs/29170/ltspice.pdf
