============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Jul 12 2025  10:01:59 pm
  Module:                 clocked_ripple_carry
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED Setup Check with Pin out_register_reg[7]/CK->D
     Startpoint: (F) reset_ni
          Clock: (R) clock_i
       Endpoint: (F) out_register_reg[7]/D
          Clock: (R) -

                     Capture    Launch     
        Clock Edge:+       -         0     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -         0 (I) 
           Arrival:=       -         0     
                                           
             Setup:-      39               
      Launch Clock:-       0               
       Input Delay:-       2               
         Data Path:-      49               

Exceptions/Constraints:
  false_path               -              constraints.sdc_line_2      
  input_delay              2              constraints.sdc_line_2_16_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reset_ni              -       -      F     (arrival)      9 12.6     0     0       2    (-,-) 
  g46__6783/ZN          -       A2->ZN F     AND2_X1        1  1.4     6    40      42    (-,-) 
  out_register_reg[7]/D -       -      F     DFF_X1         1    -     -     9      51    (-,-) 
#-----------------------------------------------------------------------------------------------

