module RF(
    input         clk, 
    input         rst,
    input         RFWr, 
    input  [4:0]  A1, A2, A3, 
    input  [31:0] WD, 
    output [31:0] RD1, RD2
);

  reg [31:0] rf[31:0];
  integer i;

  always @(posedge clk, posedge rst) begin
    if (rst) begin    
       for (i=1; i<32; i=i+1)
           rf[i] <= 0;
    end
    else 
      if (RFWr) begin
        if(A3 != 5'b0) begin
            rf[A3] <= WD;
        end
      end
  end

  assign RD1 = (A1 != 0) ? rf[A1] : 0;
  assign RD2 = (A2 != 0) ? rf[A2] : 0;

endmodule
