
tcp_client_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  08005f84  08005f84  00015f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006218  08006218  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006218  08006218  00016218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006220  08006220  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006220  08006220  00016220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006224  08006224  00016224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b64  2000007c  080062a4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000be0  080062a4  00020be0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dd4a  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025a4  00000000  00000000  0002de31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b28  00000000  00000000  000303d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008f4  00000000  00000000  00030f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c311  00000000  00000000  000317f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f3c4  00000000  00000000  0004db05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1a6d  00000000  00000000  0005cec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002b5c  00000000  00000000  0010e938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00111494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000007c 	.word	0x2000007c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005f6c 	.word	0x08005f6c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000080 	.word	0x20000080
 8000100:	08005f6c 	.word	0x08005f6c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main_systick_timer>:


#include "main.h"

void main_systick_timer(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	esp_app_1_ms_timer();
 8000644:	f001 f83e 	bl	80016c4 <esp_app_1_ms_timer>
}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <main>:

int main(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
	hardware_init();
 8000652:	f000 f94f 	bl	80008f4 <hardware_init>

	HAL_Delay(1000);
 8000656:	23fa      	movs	r3, #250	; 0xfa
 8000658:	009b      	lsls	r3, r3, #2
 800065a:	0018      	movs	r0, r3
 800065c:	f001 fac8 	bl	8001bf0 <HAL_Delay>

	esp_app_init();
 8000660:	f001 f818 	bl	8001694 <esp_app_init>

  while (1)
  {
	  esp_app_polling();
 8000664:	f001 f842 	bl	80016ec <esp_app_polling>
 8000668:	e7fc      	b.n	8000664 <main+0x16>

0800066a <main_uart_irq>:
  }
}

void main_uart_irq(unsigned char * rx_data, unsigned int rx_data_length)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	b082      	sub	sp, #8
 800066e:	af00      	add	r7, sp, #0
 8000670:	6078      	str	r0, [r7, #4]
 8000672:	6039      	str	r1, [r7, #0]
	write_into_api_rx_queue(rx_data, rx_data_length);
 8000674:	683a      	ldr	r2, [r7, #0]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f001 f882 	bl	8001784 <write_into_api_rx_queue>
}
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	b002      	add	sp, #8
 8000686:	bd80      	pop	{r7, pc}

08000688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800068e:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <HAL_MspInit+0x44>)
 8000690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000692:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <HAL_MspInit+0x44>)
 8000694:	2101      	movs	r1, #1
 8000696:	430a      	orrs	r2, r1
 8000698:	641a      	str	r2, [r3, #64]	; 0x40
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <HAL_MspInit+0x44>)
 800069c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800069e:	2201      	movs	r2, #1
 80006a0:	4013      	ands	r3, r2
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <HAL_MspInit+0x44>)
 80006a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006aa:	4b08      	ldr	r3, [pc, #32]	; (80006cc <HAL_MspInit+0x44>)
 80006ac:	2180      	movs	r1, #128	; 0x80
 80006ae:	0549      	lsls	r1, r1, #21
 80006b0:	430a      	orrs	r2, r1
 80006b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <HAL_MspInit+0x44>)
 80006b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	055b      	lsls	r3, r3, #21
 80006bc:	4013      	ands	r3, r2
 80006be:	603b      	str	r3, [r7, #0]
 80006c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b002      	add	sp, #8
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000

080006d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b09d      	sub	sp, #116	; 0x74
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	235c      	movs	r3, #92	; 0x5c
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	0018      	movs	r0, r3
 80006de:	2314      	movs	r3, #20
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f004 ff98 	bl	8005618 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e8:	2410      	movs	r4, #16
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	0018      	movs	r0, r3
 80006ee:	234c      	movs	r3, #76	; 0x4c
 80006f0:	001a      	movs	r2, r3
 80006f2:	2100      	movs	r1, #0
 80006f4:	f004 ff90 	bl	8005618 <memset>
  if(huart->Instance==USART2)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a26      	ldr	r2, [pc, #152]	; (8000798 <HAL_UART_MspInit+0xc8>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d146      	bne.n	8000790 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000702:	193b      	adds	r3, r7, r4
 8000704:	2202      	movs	r2, #2
 8000706:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000708:	193b      	adds	r3, r7, r4
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800070e:	193b      	adds	r3, r7, r4
 8000710:	0018      	movs	r0, r3
 8000712:	f002 fb17 	bl	8002d44 <HAL_RCCEx_PeriphCLKConfig>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800071a:	f000 fa3f 	bl	8000b9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800071e:	4b1f      	ldr	r3, [pc, #124]	; (800079c <HAL_UART_MspInit+0xcc>)
 8000720:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000722:	4b1e      	ldr	r3, [pc, #120]	; (800079c <HAL_UART_MspInit+0xcc>)
 8000724:	2180      	movs	r1, #128	; 0x80
 8000726:	0289      	lsls	r1, r1, #10
 8000728:	430a      	orrs	r2, r1
 800072a:	63da      	str	r2, [r3, #60]	; 0x3c
 800072c:	4b1b      	ldr	r3, [pc, #108]	; (800079c <HAL_UART_MspInit+0xcc>)
 800072e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	029b      	lsls	r3, r3, #10
 8000734:	4013      	ands	r3, r2
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <HAL_UART_MspInit+0xcc>)
 800073c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800073e:	4b17      	ldr	r3, [pc, #92]	; (800079c <HAL_UART_MspInit+0xcc>)
 8000740:	2101      	movs	r1, #1
 8000742:	430a      	orrs	r2, r1
 8000744:	635a      	str	r2, [r3, #52]	; 0x34
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <HAL_UART_MspInit+0xcc>)
 8000748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800074a:	2201      	movs	r2, #1
 800074c:	4013      	ands	r3, r2
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = WIFI_BL_UART_TX_Pin|WIFI_BL_UART_RX_Pin;
 8000752:	215c      	movs	r1, #92	; 0x5c
 8000754:	187b      	adds	r3, r7, r1
 8000756:	220c      	movs	r2, #12
 8000758:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2202      	movs	r2, #2
 800075e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	187b      	adds	r3, r7, r1
 8000768:	2200      	movs	r2, #0
 800076a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800076c:	187b      	adds	r3, r7, r1
 800076e:	2201      	movs	r2, #1
 8000770:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000772:	187a      	adds	r2, r7, r1
 8000774:	23a0      	movs	r3, #160	; 0xa0
 8000776:	05db      	lsls	r3, r3, #23
 8000778:	0011      	movs	r1, r2
 800077a:	0018      	movs	r0, r3
 800077c:	f001 fc02 	bl	8001f84 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 8000780:	2200      	movs	r2, #0
 8000782:	2100      	movs	r1, #0
 8000784:	201c      	movs	r0, #28
 8000786:	f001 fb03 	bl	8001d90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 800078a:	201c      	movs	r0, #28
 800078c:	f001 fb15 	bl	8001dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	b01d      	add	sp, #116	; 0x74
 8000796:	bd90      	pop	{r4, r7, pc}
 8000798:	40004400 	.word	0x40004400
 800079c:	40021000 	.word	0x40021000

080007a0 <NMI_Handler>:

extern UART_HandleTypeDef huart2;
extern unsigned char rx_uart;

void NMI_Handler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  while (1)
 80007a4:	e7fe      	b.n	80007a4 <NMI_Handler+0x4>

080007a6 <HardFault_Handler>:
  }
}


void HardFault_Handler(void)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	af00      	add	r7, sp, #0
  while (1)
 80007aa:	e7fe      	b.n	80007aa <HardFault_Handler+0x4>

080007ac <SVC_Handler>:
  }
}


void SVC_Handler(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0

}
 80007b0:	46c0      	nop			; (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	af00      	add	r7, sp, #0

}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <SysTick_Handler>:


void SysTick_Handler(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  HAL_IncTick();
 80007c4:	f001 f9f8 	bl	8001bb8 <HAL_IncTick>

  main_systick_timer();
 80007c8:	f7ff ff3a 	bl	8000640 <main_systick_timer>

}
 80007cc:	46c0      	nop			; (mov r8, r8)
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <USART2_LPUART2_IRQHandler>:


void USART2_LPUART2_IRQHandler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

  HAL_UART_IRQHandler(&huart2);
 80007d8:	4b08      	ldr	r3, [pc, #32]	; (80007fc <USART2_LPUART2_IRQHandler+0x28>)
 80007da:	0018      	movs	r0, r3
 80007dc:	f002 fe4e 	bl	800347c <HAL_UART_IRQHandler>

  HAL_UART_Receive_IT(&huart2, &rx_uart, 1);
 80007e0:	4907      	ldr	r1, [pc, #28]	; (8000800 <USART2_LPUART2_IRQHandler+0x2c>)
 80007e2:	4b06      	ldr	r3, [pc, #24]	; (80007fc <USART2_LPUART2_IRQHandler+0x28>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	0018      	movs	r0, r3
 80007e8:	f002 fde2 	bl	80033b0 <HAL_UART_Receive_IT>

  //write_into_api_rx_queue(&rx_uart,1);

  main_uart_irq(&rx_uart, 1);
 80007ec:	4b04      	ldr	r3, [pc, #16]	; (8000800 <USART2_LPUART2_IRQHandler+0x2c>)
 80007ee:	2101      	movs	r1, #1
 80007f0:	0018      	movs	r0, r3
 80007f2:	f7ff ff3a 	bl	800066a <main_uart_irq>
}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	2000009c 	.word	0x2000009c
 8000800:	20000130 	.word	0x20000130

08000804 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800080c:	4a14      	ldr	r2, [pc, #80]	; (8000860 <_sbrk+0x5c>)
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <_sbrk+0x60>)
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000818:	4b13      	ldr	r3, [pc, #76]	; (8000868 <_sbrk+0x64>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d102      	bne.n	8000826 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000820:	4b11      	ldr	r3, [pc, #68]	; (8000868 <_sbrk+0x64>)
 8000822:	4a12      	ldr	r2, [pc, #72]	; (800086c <_sbrk+0x68>)
 8000824:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <_sbrk+0x64>)
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	18d3      	adds	r3, r2, r3
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	429a      	cmp	r2, r3
 8000832:	d207      	bcs.n	8000844 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000834:	f004 ff1c 	bl	8005670 <__errno>
 8000838:	0003      	movs	r3, r0
 800083a:	220c      	movs	r2, #12
 800083c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800083e:	2301      	movs	r3, #1
 8000840:	425b      	negs	r3, r3
 8000842:	e009      	b.n	8000858 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000844:	4b08      	ldr	r3, [pc, #32]	; (8000868 <_sbrk+0x64>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800084a:	4b07      	ldr	r3, [pc, #28]	; (8000868 <_sbrk+0x64>)
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	18d2      	adds	r2, r2, r3
 8000852:	4b05      	ldr	r3, [pc, #20]	; (8000868 <_sbrk+0x64>)
 8000854:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000856:	68fb      	ldr	r3, [r7, #12]
}
 8000858:	0018      	movs	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	b006      	add	sp, #24
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20024000 	.word	0x20024000
 8000864:	00000400 	.word	0x00000400
 8000868:	20000098 	.word	0x20000098
 800086c:	20000be0 	.word	0x20000be0

08000870 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
	...

0800087c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800087c:	480d      	ldr	r0, [pc, #52]	; (80008b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800087e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000880:	f7ff fff6 	bl	8000870 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000884:	480c      	ldr	r0, [pc, #48]	; (80008b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000886:	490d      	ldr	r1, [pc, #52]	; (80008bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000888:	4a0d      	ldr	r2, [pc, #52]	; (80008c0 <LoopForever+0xe>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800089c:	4c0a      	ldr	r4, [pc, #40]	; (80008c8 <LoopForever+0x16>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008aa:	f004 fee7 	bl	800567c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80008ae:	f7ff fece 	bl	800064e <main>

080008b2 <LoopForever>:

LoopForever:
  b LoopForever
 80008b2:	e7fe      	b.n	80008b2 <LoopForever>
  ldr   r0, =_estack
 80008b4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008bc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80008c0:	08006228 	.word	0x08006228
  ldr r2, =_sbss
 80008c4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80008c8:	20000be0 	.word	0x20000be0

080008cc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008cc:	e7fe      	b.n	80008cc <ADC1_COMP_IRQHandler>
	...

080008d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008d4:	f3bf 8f4f 	dsb	sy
}
 80008d8:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008da:	4b04      	ldr	r3, [pc, #16]	; (80008ec <__NVIC_SystemReset+0x1c>)
 80008dc:	4a04      	ldr	r2, [pc, #16]	; (80008f0 <__NVIC_SystemReset+0x20>)
 80008de:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008e0:	f3bf 8f4f 	dsb	sy
}
 80008e4:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	e7fd      	b.n	80008e6 <__NVIC_SystemReset+0x16>
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	e000ed00 	.word	0xe000ed00
 80008f0:	05fa0004 	.word	0x05fa0004

080008f4 <hardware_init>:

/*
 * @Brief: Peripheral initial function
 * */
hardware_return_type_e hardware_init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	46c0      	nop			; (mov r8, r8)
	__disable_irq();

	if(HAL_Init() != HAL_OK)
 80008fc:	f001 f8f2 	bl	8001ae4 <HAL_Init>
 8000900:	1e03      	subs	r3, r0, #0
 8000902:	d001      	beq.n	8000908 <hardware_init+0x14>
	{
		return HARDWARE_INIT_FAIL;
 8000904:	2302      	movs	r3, #2
 8000906:	e00d      	b.n	8000924 <hardware_init+0x30>
	}

	SystemClock_Config();
 8000908:	f000 f850 	bl	80009ac <SystemClock_Config>

	MX_GPIO_Init();
 800090c:	f000 f8ac 	bl	8000a68 <MX_GPIO_Init>

	MX_USART2_UART_Init();
 8000910:	f000 f8ee 	bl	8000af0 <MX_USART2_UART_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8000914:	b662      	cpsie	i
}
 8000916:	46c0      	nop			; (mov r8, r8)

	__enable_irq();

	HAL_Delay(1000);
 8000918:	23fa      	movs	r3, #250	; 0xfa
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	0018      	movs	r0, r3
 800091e:	f001 f967 	bl	8001bf0 <HAL_Delay>

	return HARDWARE_INIT_SUCCESS;
 8000922:	2303      	movs	r3, #3
}
 8000924:	0018      	movs	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
	...

0800092c <hardware_transmit_w_uart>:
 * @Brief: UART transmit function of the STM32
 * @Param: Data to be transmitted
 * @Param: Data size to be transmitted
 * */
hardware_return_type_e hardware_transmit_w_uart(const uint8_t *tx_data, uint16_t tx_data_length)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	000a      	movs	r2, r1
 8000936:	1cbb      	adds	r3, r7, #2
 8000938:	801a      	strh	r2, [r3, #0]
	if(HAL_UART_Transmit(&huart2, tx_data, tx_data_length, HAL_MAX_DELAY) != HAL_OK)
 800093a:	2301      	movs	r3, #1
 800093c:	425c      	negs	r4, r3
 800093e:	1cbb      	adds	r3, r7, #2
 8000940:	881a      	ldrh	r2, [r3, #0]
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	4806      	ldr	r0, [pc, #24]	; (8000960 <hardware_transmit_w_uart+0x34>)
 8000946:	0023      	movs	r3, r4
 8000948:	f002 fc8e 	bl	8003268 <HAL_UART_Transmit>
 800094c:	1e03      	subs	r3, r0, #0
 800094e:	d001      	beq.n	8000954 <hardware_transmit_w_uart+0x28>
	{
		return HARDWARE_UART_TX_FAIL;
 8000950:	2304      	movs	r3, #4
 8000952:	e000      	b.n	8000956 <hardware_transmit_w_uart+0x2a>
	}

	return HARDWARE_UART_TX_SUCCESS;
 8000954:	2305      	movs	r3, #5
}
 8000956:	0018      	movs	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	b003      	add	sp, #12
 800095c:	bd90      	pop	{r4, r7, pc}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	2000009c 	.word	0x2000009c

08000964 <hardware_gpio_enable>:
 * @Brief: IO enable function of the STM32
 * @Param: Port
 * @Param: Pin
 * */
void hardware_gpio_enable(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	000a      	movs	r2, r1
 800096e:	1cbb      	adds	r3, r7, #2
 8000970:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000972:	1cbb      	adds	r3, r7, #2
 8000974:	8819      	ldrh	r1, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2201      	movs	r2, #1
 800097a:	0018      	movs	r0, r3
 800097c:	f001 fc6e 	bl	800225c <HAL_GPIO_WritePin>
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b002      	add	sp, #8
 8000986:	bd80      	pop	{r7, pc}

08000988 <hardware_gpio_disable>:
 * @Brief: IO disable function of the STM32
 * @Param: Port
 * @Param: Pin
 * */
void hardware_gpio_disable(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	000a      	movs	r2, r1
 8000992:	1cbb      	adds	r3, r7, #2
 8000994:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000996:	1cbb      	adds	r3, r7, #2
 8000998:	8819      	ldrh	r1, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2200      	movs	r2, #0
 800099e:	0018      	movs	r0, r3
 80009a0:	f001 fc5c 	bl	800225c <HAL_GPIO_WritePin>
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b002      	add	sp, #8
 80009aa:	bd80      	pop	{r7, pc}

080009ac <SystemClock_Config>:
 *
 *
 */

void SystemClock_Config(void)
{
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b095      	sub	sp, #84	; 0x54
 80009b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b2:	2414      	movs	r4, #20
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	0018      	movs	r0, r3
 80009b8:	233c      	movs	r3, #60	; 0x3c
 80009ba:	001a      	movs	r2, r3
 80009bc:	2100      	movs	r1, #0
 80009be:	f004 fe2b 	bl	8005618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	0018      	movs	r0, r3
 80009c6:	2310      	movs	r3, #16
 80009c8:	001a      	movs	r2, r3
 80009ca:	2100      	movs	r1, #0
 80009cc:	f004 fe24 	bl	8005618 <memset>

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	0018      	movs	r0, r3
 80009d6:	f001 fc5f 	bl	8002298 <HAL_PWREx_ControlVoltageScaling>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	2202      	movs	r2, #2
 80009de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	2280      	movs	r2, #128	; 0x80
 80009e4:	0052      	lsls	r2, r2, #1
 80009e6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80009e8:	0021      	movs	r1, r4
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2240      	movs	r2, #64	; 0x40
 80009f4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	2202      	movs	r2, #2
 80009fa:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2202      	movs	r2, #2
 8000a00:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2200      	movs	r2, #0
 8000a06:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2208      	movs	r2, #8
 8000a0c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2280      	movs	r2, #128	; 0x80
 8000a12:	0292      	lsls	r2, r2, #10
 8000a14:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2280      	movs	r2, #128	; 0x80
 8000a1a:	0492      	lsls	r2, r2, #18
 8000a1c:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2280      	movs	r2, #128	; 0x80
 8000a22:	0592      	lsls	r2, r2, #22
 8000a24:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f001 fc81 	bl	8002330 <HAL_RCC_OscConfig>
 8000a2e:	1e03      	subs	r3, r0, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000a32:	f000 f8b3 	bl	8000b9c <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2207      	movs	r2, #7
 8000a3a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2202      	movs	r2, #2
 8000a40:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2102      	movs	r1, #2
 8000a52:	0018      	movs	r0, r3
 8000a54:	f001 ffcc 	bl	80029f0 <HAL_RCC_ClockConfig>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d001      	beq.n	8000a60 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000a5c:	f000 f89e 	bl	8000b9c <Error_Handler>
  }
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b015      	add	sp, #84	; 0x54
 8000a66:	bd90      	pop	{r4, r7, pc}

08000a68 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000a68:	b590      	push	{r4, r7, lr}
 8000a6a:	b089      	sub	sp, #36	; 0x24
 8000a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6e:	240c      	movs	r4, #12
 8000a70:	193b      	adds	r3, r7, r4
 8000a72:	0018      	movs	r0, r3
 8000a74:	2314      	movs	r3, #20
 8000a76:	001a      	movs	r2, r3
 8000a78:	2100      	movs	r1, #0
 8000a7a:	f004 fdcd 	bl	8005618 <memset>

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ae8 <MX_GPIO_Init+0x80>)
 8000a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a82:	4b19      	ldr	r3, [pc, #100]	; (8000ae8 <MX_GPIO_Init+0x80>)
 8000a84:	2101      	movs	r1, #1
 8000a86:	430a      	orrs	r2, r1
 8000a88:	635a      	str	r2, [r3, #52]	; 0x34
 8000a8a:	4b17      	ldr	r3, [pc, #92]	; (8000ae8 <MX_GPIO_Init+0x80>)
 8000a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a8e:	2201      	movs	r2, #1
 8000a90:	4013      	ands	r3, r2
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b14      	ldr	r3, [pc, #80]	; (8000ae8 <MX_GPIO_Init+0x80>)
 8000a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a9a:	4b13      	ldr	r3, [pc, #76]	; (8000ae8 <MX_GPIO_Init+0x80>)
 8000a9c:	2102      	movs	r1, #2
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8000aa2:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <MX_GPIO_Init+0x80>)
 8000aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aa6:	2202      	movs	r2, #2
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(WIFI_MODULE_ENABLE_GPIO_Port, WIFI_MODULE_ENABLE_Pin, GPIO_PIN_RESET);
 8000aae:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <MX_GPIO_Init+0x84>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2104      	movs	r1, #4
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f001 fbd1 	bl	800225c <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = WIFI_MODULE_ENABLE_Pin;
 8000aba:	0021      	movs	r1, r4
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2204      	movs	r2, #4
 8000ac0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(WIFI_MODULE_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	4a05      	ldr	r2, [pc, #20]	; (8000aec <MX_GPIO_Init+0x84>)
 8000ad8:	0019      	movs	r1, r3
 8000ada:	0010      	movs	r0, r2
 8000adc:	f001 fa52 	bl	8001f84 <HAL_GPIO_Init>
}
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	b009      	add	sp, #36	; 0x24
 8000ae6:	bd90      	pop	{r4, r7, pc}
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	50000400 	.word	0x50000400

08000af0 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000af4:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000af6:	4a27      	ldr	r2, [pc, #156]	; (8000b94 <MX_USART2_UART_Init+0xa4>)
 8000af8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000afa:	4b25      	ldr	r3, [pc, #148]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000afc:	22e1      	movs	r2, #225	; 0xe1
 8000afe:	0252      	lsls	r2, r2, #9
 8000b00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b02:	4b23      	ldr	r3, [pc, #140]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b08:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b0e:	4b20      	ldr	r3, [pc, #128]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b16:	220c      	movs	r2, #12
 8000b18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b20:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b2c:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b32:	4b17      	ldr	r3, [pc, #92]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b38:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f002 fb3e 	bl	80031bc <HAL_UART_Init>
 8000b40:	1e03      	subs	r3, r0, #0
 8000b42:	d001      	beq.n	8000b48 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b44:	f000 f82a 	bl	8000b9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f004 fc4f 	bl	80053f0 <HAL_UARTEx_SetTxFifoThreshold>
 8000b52:	1e03      	subs	r3, r0, #0
 8000b54:	d001      	beq.n	8000b5a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b56:	f000 f821 	bl	8000b9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f004 fc86 	bl	8005470 <HAL_UARTEx_SetRxFifoThreshold>
 8000b64:	1e03      	subs	r3, r0, #0
 8000b66:	d001      	beq.n	8000b6c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b68:	f000 f818 	bl	8000b9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f004 fc04 	bl	800537c <HAL_UARTEx_DisableFifoMode>
 8000b74:	1e03      	subs	r3, r0, #0
 8000b76:	d001      	beq.n	8000b7c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b78:	f000 f810 	bl	8000b9c <Error_Handler>
  }

  HAL_UART_Receive_IT(&huart2, &rx_uart, 1);	// UART rx IRQ function
 8000b7c:	4906      	ldr	r1, [pc, #24]	; (8000b98 <MX_USART2_UART_Init+0xa8>)
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <MX_USART2_UART_Init+0xa0>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	0018      	movs	r0, r3
 8000b84:	f002 fc14 	bl	80033b0 <HAL_UART_Receive_IT>
}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	2000009c 	.word	0x2000009c
 8000b94:	40004400 	.word	0x40004400
 8000b98:	20000130 	.word	0x20000130

08000b9c <Error_Handler>:


void Error_Handler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	NVIC_SystemReset(); // Software reset!
 8000ba0:	f7ff fe96 	bl	80008d0 <__NVIC_SystemReset>

08000ba4 <esp_api_create>:
 * @Param: Callbacks
 * */
esp_return_type_e esp_api_create(void 		* called_by_object,
								 esp_api_t 	* self,
								 esp_api_cb * callback)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
	if(!called_by_object || !self || !callback) {return ESP_FAIL;}
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d005      	beq.n	8000bc2 <esp_api_create+0x1e>
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <esp_api_create+0x1e>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d101      	bne.n	8000bc6 <esp_api_create+0x22>
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	e022      	b.n	8000c0c <esp_api_create+0x68>

	self->called_by_object 	= called_by_object;
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	601a      	str	r2, [r3, #0]
	self->callback 			= (esp_api_cb *)callback;
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	605a      	str	r2, [r3, #4]
	self->callback->power_enable_cb(self);
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	68ba      	ldr	r2, [r7, #8]
 8000bda:	0010      	movs	r0, r2
 8000bdc:	4798      	blx	r3

	self->state = AT_RESTORE;
 8000bde:	68ba      	ldr	r2, [r7, #8]
 8000be0:	23c0      	movs	r3, #192	; 0xc0
 8000be2:	00db      	lsls	r3, r3, #3
 8000be4:	2100      	movs	r1, #0
 8000be6:	54d1      	strb	r1, [r2, r3]
	self->command.state = COMMAND_TRANSMITTING;
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	4a0a      	ldr	r2, [pc, #40]	; (8000c14 <esp_api_create+0x70>)
 8000bec:	2100      	movs	r1, #0
 8000bee:	5499      	strb	r1, [r3, r2]

	queue_create(&self->rx_queue);
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	22ff      	movs	r2, #255	; 0xff
 8000bf4:	0092      	lsls	r2, r2, #2
 8000bf6:	4694      	mov	ip, r2
 8000bf8:	4463      	add	r3, ip
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f000 fe8e 	bl	800191c <queue_create>

	queue_create(&self->tx_queue);
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	3308      	adds	r3, #8
 8000c04:	0018      	movs	r0, r3
 8000c06:	f000 fe89 	bl	800191c <queue_create>

	return ESP_SUCCESS;
 8000c0a:	2301      	movs	r3, #1
}
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b004      	add	sp, #16
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	0000060c 	.word	0x0000060c

08000c18 <esp_api_1_ms_timer>:
/*
 * @Brief: ESP API create function
 * @Param: ESP API object
 * */
void esp_api_1_ms_timer(esp_api_t * self)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	if(!self) {return;}
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d02a      	beq.n	8000c7c <esp_api_1_ms_timer+0x64>

	self->command.timer++;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a16      	ldr	r2, [pc, #88]	; (8000c84 <esp_api_1_ms_timer+0x6c>)
 8000c2a:	589b      	ldr	r3, [r3, r2]
 8000c2c:	1c5a      	adds	r2, r3, #1
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4914      	ldr	r1, [pc, #80]	; (8000c84 <esp_api_1_ms_timer+0x6c>)
 8000c32:	505a      	str	r2, [r3, r1]

	self->rx_timer++;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <esp_api_1_ms_timer+0x70>)
 8000c38:	589b      	ldr	r3, [r3, r2]
 8000c3a:	1c5a      	adds	r2, r3, #1
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4912      	ldr	r1, [pc, #72]	; (8000c88 <esp_api_1_ms_timer+0x70>)
 8000c40:	505a      	str	r2, [r3, r1]

	if(self->state == AT_DELAY_STATE)
 8000c42:	687a      	ldr	r2, [r7, #4]
 8000c44:	23c0      	movs	r3, #192	; 0xc0
 8000c46:	00db      	lsls	r3, r3, #3
 8000c48:	5cd3      	ldrb	r3, [r2, r3]
 8000c4a:	2b09      	cmp	r3, #9
 8000c4c:	d106      	bne.n	8000c5c <esp_api_1_ms_timer+0x44>
	{
		self->delay_timer++;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4a0e      	ldr	r2, [pc, #56]	; (8000c8c <esp_api_1_ms_timer+0x74>)
 8000c52:	589b      	ldr	r3, [r3, r2]
 8000c54:	1c5a      	adds	r2, r3, #1
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	490c      	ldr	r1, [pc, #48]	; (8000c8c <esp_api_1_ms_timer+0x74>)
 8000c5a:	505a      	str	r2, [r3, r1]
	}

	if(self->state == ESP_HARD_RESET)
 8000c5c:	687a      	ldr	r2, [r7, #4]
 8000c5e:	23c0      	movs	r3, #192	; 0xc0
 8000c60:	00db      	lsls	r3, r3, #3
 8000c62:	5cd3      	ldrb	r3, [r2, r3]
 8000c64:	2b0a      	cmp	r3, #10
 8000c66:	d10a      	bne.n	8000c7e <esp_api_1_ms_timer+0x66>
	{
		self->reset_timer++;
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	23c1      	movs	r3, #193	; 0xc1
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	58d3      	ldr	r3, [r2, r3]
 8000c70:	1c59      	adds	r1, r3, #1
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	23c1      	movs	r3, #193	; 0xc1
 8000c76:	00db      	lsls	r3, r3, #3
 8000c78:	50d1      	str	r1, [r2, r3]
 8000c7a:	e000      	b.n	8000c7e <esp_api_1_ms_timer+0x66>
	if(!self) {return;}
 8000c7c:	46c0      	nop			; (mov r8, r8)
	}
}
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b002      	add	sp, #8
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	0000061c 	.word	0x0000061c
 8000c88:	000005fc 	.word	0x000005fc
 8000c8c:	00000604 	.word	0x00000604

08000c90 <esp_api_tcp_api_controller>:
/*
 * @Brief: TCP Client connection process controller
 * @Param: ESP API object
 * */
void esp_api_tcp_api_controller(esp_api_t * self)
{
 8000c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c92:	b0b9      	sub	sp, #228	; 0xe4
 8000c94:	af02      	add	r7, sp, #8
 8000c96:	6078      	str	r0, [r7, #4]
	if(!self) {return;}
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d100      	bne.n	8000ca0 <esp_api_tcp_api_controller+0x10>
 8000c9e:	e221      	b.n	80010e4 <esp_api_tcp_api_controller+0x454>

	switch(self->state)
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	23c0      	movs	r3, #192	; 0xc0
 8000ca4:	00db      	lsls	r3, r3, #3
 8000ca6:	5cd3      	ldrb	r3, [r2, r3]
 8000ca8:	2b0a      	cmp	r3, #10
 8000caa:	d900      	bls.n	8000cae <esp_api_tcp_api_controller+0x1e>
 8000cac:	e233      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
 8000cae:	009a      	lsls	r2, r3, #2
 8000cb0:	4bde      	ldr	r3, [pc, #888]	; (800102c <esp_api_tcp_api_controller+0x39c>)
 8000cb2:	18d3      	adds	r3, r2, r3
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	469f      	mov	pc, r3
	{
		case AT_RESTORE:{
			esp_return_type_e f_return = esp_api_command_manager(self,
 8000cb8:	25d0      	movs	r5, #208	; 0xd0
 8000cba:	197c      	adds	r4, r7, r5
 8000cbc:	4adc      	ldr	r2, [pc, #880]	; (8001030 <esp_api_tcp_api_controller+0x3a0>)
 8000cbe:	49dd      	ldr	r1, [pc, #884]	; (8001034 <esp_api_tcp_api_controller+0x3a4>)
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	4bdd      	ldr	r3, [pc, #884]	; (8001038 <esp_api_tcp_api_controller+0x3a8>)
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	f000 faa0 	bl	800120c <esp_api_command_manager>
 8000ccc:	0003      	movs	r3, r0
 8000cce:	7023      	strb	r3, [r4, #0]
															     (char *)"AT+RESTORE\r\n",
															     (char *)"ready",
															     3, 3000);

			if(f_return == ESP_SUCCESS)
 8000cd0:	197b      	adds	r3, r7, r5
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d105      	bne.n	8000ce4 <esp_api_tcp_api_controller+0x54>
			{
				esp_state_delay(self, AT_CWMODE);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2101      	movs	r1, #1
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f000 fc2d 	bl	800153c <esp_state_delay>

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000ce2:	e201      	b.n	80010e8 <esp_api_tcp_api_controller+0x458>
			else if(f_return == ESP_HARD_FAIL)
 8000ce4:	23d0      	movs	r3, #208	; 0xd0
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b02      	cmp	r3, #2
 8000cec:	d000      	beq.n	8000cf0 <esp_api_tcp_api_controller+0x60>
 8000cee:	e1fb      	b.n	80010e8 <esp_api_tcp_api_controller+0x458>
				self->state = ESP_HARD_RESET;
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	23c0      	movs	r3, #192	; 0xc0
 8000cf4:	00db      	lsls	r3, r3, #3
 8000cf6:	210a      	movs	r1, #10
 8000cf8:	54d1      	strb	r1, [r2, r3]
		break;}
 8000cfa:	e1f5      	b.n	80010e8 <esp_api_tcp_api_controller+0x458>

		case AT_CWMODE:{
			esp_return_type_e f_return = esp_api_command_manager(self,
 8000cfc:	25d1      	movs	r5, #209	; 0xd1
 8000cfe:	197c      	adds	r4, r7, r5
 8000d00:	4ace      	ldr	r2, [pc, #824]	; (800103c <esp_api_tcp_api_controller+0x3ac>)
 8000d02:	49cf      	ldr	r1, [pc, #828]	; (8001040 <esp_api_tcp_api_controller+0x3b0>)
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	4bcc      	ldr	r3, [pc, #816]	; (8001038 <esp_api_tcp_api_controller+0x3a8>)
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	f000 fa7e 	bl	800120c <esp_api_command_manager>
 8000d10:	0003      	movs	r3, r0
 8000d12:	7023      	strb	r3, [r4, #0]
															     (char *)"AT+CWMODE=3\r\n",
															     (char *)"OK",
															     3, 3000);

			if(f_return == ESP_SUCCESS)
 8000d14:	197b      	adds	r3, r7, r5
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d105      	bne.n	8000d28 <esp_api_tcp_api_controller+0x98>
			{
				esp_state_delay(self, AT_CIFSR);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2102      	movs	r1, #2
 8000d20:	0018      	movs	r0, r3
 8000d22:	f000 fc0b 	bl	800153c <esp_state_delay>

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000d26:	e1e1      	b.n	80010ec <esp_api_tcp_api_controller+0x45c>
			else if(f_return == ESP_HARD_FAIL)
 8000d28:	23d1      	movs	r3, #209	; 0xd1
 8000d2a:	18fb      	adds	r3, r7, r3
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d000      	beq.n	8000d34 <esp_api_tcp_api_controller+0xa4>
 8000d32:	e1db      	b.n	80010ec <esp_api_tcp_api_controller+0x45c>
				self->state = ESP_HARD_RESET;
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	23c0      	movs	r3, #192	; 0xc0
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	210a      	movs	r1, #10
 8000d3c:	54d1      	strb	r1, [r2, r3]
		break;}
 8000d3e:	e1d5      	b.n	80010ec <esp_api_tcp_api_controller+0x45c>

		case AT_CIFSR:{
			esp_return_type_e f_return = esp_api_command_manager(self,
 8000d40:	25d2      	movs	r5, #210	; 0xd2
 8000d42:	197c      	adds	r4, r7, r5
 8000d44:	4abd      	ldr	r2, [pc, #756]	; (800103c <esp_api_tcp_api_controller+0x3ac>)
 8000d46:	49bf      	ldr	r1, [pc, #764]	; (8001044 <esp_api_tcp_api_controller+0x3b4>)
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	4bbb      	ldr	r3, [pc, #748]	; (8001038 <esp_api_tcp_api_controller+0x3a8>)
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2303      	movs	r3, #3
 8000d50:	f000 fa5c 	bl	800120c <esp_api_command_manager>
 8000d54:	0003      	movs	r3, r0
 8000d56:	7023      	strb	r3, [r4, #0]
															     (char *)"AT+CIFSR\r\n",
															     (char *)"OK",
															     3, 3000);

			if(f_return == ESP_SUCCESS)
 8000d58:	197b      	adds	r3, r7, r5
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d105      	bne.n	8000d6c <esp_api_tcp_api_controller+0xdc>
			{
				esp_state_delay(self, AT_CIPSTA);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2103      	movs	r1, #3
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 fbe9 	bl	800153c <esp_state_delay>

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000d6a:	e1c1      	b.n	80010f0 <esp_api_tcp_api_controller+0x460>
			else if(f_return == ESP_HARD_FAIL)
 8000d6c:	23d2      	movs	r3, #210	; 0xd2
 8000d6e:	18fb      	adds	r3, r7, r3
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d000      	beq.n	8000d78 <esp_api_tcp_api_controller+0xe8>
 8000d76:	e1bb      	b.n	80010f0 <esp_api_tcp_api_controller+0x460>
				self->state = ESP_HARD_RESET;
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	23c0      	movs	r3, #192	; 0xc0
 8000d7c:	00db      	lsls	r3, r3, #3
 8000d7e:	210a      	movs	r1, #10
 8000d80:	54d1      	strb	r1, [r2, r3]
		break;}
 8000d82:	e1b5      	b.n	80010f0 <esp_api_tcp_api_controller+0x460>

		case AT_CIPSTA:{
			if(self->parameter.gateway_ip[0] == '\0' ||
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4ab0      	ldr	r2, [pc, #704]	; (8001048 <esp_api_tcp_api_controller+0x3b8>)
 8000d88:	5c9b      	ldrb	r3, [r3, r2]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d00a      	beq.n	8000da4 <esp_api_tcp_api_controller+0x114>
			   self->parameter.static_ip[0]  == '\0' ||
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4aae      	ldr	r2, [pc, #696]	; (800104c <esp_api_tcp_api_controller+0x3bc>)
 8000d92:	5c9b      	ldrb	r3, [r3, r2]
			if(self->parameter.gateway_ip[0] == '\0' ||
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d005      	beq.n	8000da4 <esp_api_tcp_api_controller+0x114>
			   self->parameter.mac_ip[0]     == '\0') {self->state = AT_CWJAP;}
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	23e4      	movs	r3, #228	; 0xe4
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	5cd3      	ldrb	r3, [r2, r3]
			   self->parameter.static_ip[0]  == '\0' ||
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d104      	bne.n	8000dae <esp_api_tcp_api_controller+0x11e>
			   self->parameter.mac_ip[0]     == '\0') {self->state = AT_CWJAP;}
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	23c0      	movs	r3, #192	; 0xc0
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	2104      	movs	r1, #4
 8000dac:	54d1      	strb	r1, [r2, r3]

			unsigned char cipsta_buffer[ESP_XL_BUFF_SIZE] = {0};
 8000dae:	2508      	movs	r5, #8
 8000db0:	197b      	adds	r3, r7, r5
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	3304      	adds	r3, #4
 8000db8:	22c4      	movs	r2, #196	; 0xc4
 8000dba:	2100      	movs	r1, #0
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f004 fc2b 	bl	8005618 <memset>

	        snprintf((char *)cipsta_buffer,
	                 sizeof(cipsta_buffer),
	                 "AT+CIPSTA=\"%s\",\"%s\",\"%s\"\r\n",
	                 self->parameter.static_ip,
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4aa1      	ldr	r2, [pc, #644]	; (800104c <esp_api_tcp_api_controller+0x3bc>)
 8000dc6:	189c      	adds	r4, r3, r2
	                 self->parameter.mac_ip,
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	22e4      	movs	r2, #228	; 0xe4
 8000dcc:	00d2      	lsls	r2, r2, #3
 8000dce:	4694      	mov	ip, r2
 8000dd0:	4463      	add	r3, ip
	                 self->parameter.gateway_ip);
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	499c      	ldr	r1, [pc, #624]	; (8001048 <esp_api_tcp_api_controller+0x3b8>)
 8000dd6:	468c      	mov	ip, r1
 8000dd8:	4462      	add	r2, ip
	        snprintf((char *)cipsta_buffer,
 8000dda:	499d      	ldr	r1, [pc, #628]	; (8001050 <esp_api_tcp_api_controller+0x3c0>)
 8000ddc:	1978      	adds	r0, r7, r5
 8000dde:	9201      	str	r2, [sp, #4]
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	0023      	movs	r3, r4
 8000de4:	000a      	movs	r2, r1
 8000de6:	21c8      	movs	r1, #200	; 0xc8
 8000de8:	f004 fbe2 	bl	80055b0 <sniprintf>

			esp_return_type_e f_return = esp_api_command_manager(self,
 8000dec:	26d3      	movs	r6, #211	; 0xd3
 8000dee:	19bc      	adds	r4, r7, r6
 8000df0:	4a92      	ldr	r2, [pc, #584]	; (800103c <esp_api_tcp_api_controller+0x3ac>)
 8000df2:	1979      	adds	r1, r7, r5
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	4b90      	ldr	r3, [pc, #576]	; (8001038 <esp_api_tcp_api_controller+0x3a8>)
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	f000 fa06 	bl	800120c <esp_api_command_manager>
 8000e00:	0003      	movs	r3, r0
 8000e02:	7023      	strb	r3, [r4, #0]
															     (char *)cipsta_buffer,
															     (char *)"OK",
															     3, 3000);

			if(f_return == ESP_SUCCESS)
 8000e04:	19bb      	adds	r3, r7, r6
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d105      	bne.n	8000e18 <esp_api_tcp_api_controller+0x188>
			{
				esp_state_delay(self, AT_CWJAP);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2104      	movs	r1, #4
 8000e10:	0018      	movs	r0, r3
 8000e12:	f000 fb93 	bl	800153c <esp_state_delay>

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000e16:	e16d      	b.n	80010f4 <esp_api_tcp_api_controller+0x464>
			else if(f_return == ESP_HARD_FAIL)
 8000e18:	23d3      	movs	r3, #211	; 0xd3
 8000e1a:	18fb      	adds	r3, r7, r3
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d000      	beq.n	8000e24 <esp_api_tcp_api_controller+0x194>
 8000e22:	e167      	b.n	80010f4 <esp_api_tcp_api_controller+0x464>
				self->state = ESP_HARD_RESET;
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	23c0      	movs	r3, #192	; 0xc0
 8000e28:	00db      	lsls	r3, r3, #3
 8000e2a:	210a      	movs	r1, #10
 8000e2c:	54d1      	strb	r1, [r2, r3]
		break;}
 8000e2e:	e161      	b.n	80010f4 <esp_api_tcp_api_controller+0x464>

		case AT_CWJAP:{
		   if(self->parameter.wifi_ssid[0] == '\0' || self->parameter.wifi_password[0] == '\0') {return;}
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	23c4      	movs	r3, #196	; 0xc4
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	5cd3      	ldrb	r3, [r2, r3]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d100      	bne.n	8000e3e <esp_api_tcp_api_controller+0x1ae>
 8000e3c:	e15c      	b.n	80010f8 <esp_api_tcp_api_controller+0x468>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a84      	ldr	r2, [pc, #528]	; (8001054 <esp_api_tcp_api_controller+0x3c4>)
 8000e42:	5c9b      	ldrb	r3, [r3, r2]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d100      	bne.n	8000e4a <esp_api_tcp_api_controller+0x1ba>
 8000e48:	e156      	b.n	80010f8 <esp_api_tcp_api_controller+0x468>

		   unsigned char cwjap_buffer[ESP_L_BUFF_SIZE] = {0};
 8000e4a:	2408      	movs	r4, #8
 8000e4c:	193b      	adds	r3, r7, r4
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	3304      	adds	r3, #4
 8000e54:	2292      	movs	r2, #146	; 0x92
 8000e56:	2100      	movs	r1, #0
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f004 fbdd 	bl	8005618 <memset>

		   snprintf((char *)cwjap_buffer,
					sizeof(cwjap_buffer),
					"AT+CWJAP=\"%s\",\"%s\"\r\n",
					self->parameter.wifi_ssid,
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	22c4      	movs	r2, #196	; 0xc4
 8000e62:	00d2      	lsls	r2, r2, #3
 8000e64:	1899      	adds	r1, r3, r2
					self->parameter.wifi_password);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a7a      	ldr	r2, [pc, #488]	; (8001054 <esp_api_tcp_api_controller+0x3c4>)
 8000e6a:	4694      	mov	ip, r2
 8000e6c:	4463      	add	r3, ip
		   snprintf((char *)cwjap_buffer,
 8000e6e:	4a7a      	ldr	r2, [pc, #488]	; (8001058 <esp_api_tcp_api_controller+0x3c8>)
 8000e70:	0025      	movs	r5, r4
 8000e72:	1938      	adds	r0, r7, r4
 8000e74:	9300      	str	r3, [sp, #0]
 8000e76:	000b      	movs	r3, r1
 8000e78:	2196      	movs	r1, #150	; 0x96
 8000e7a:	f004 fb99 	bl	80055b0 <sniprintf>

			esp_return_type_e f_return = esp_api_command_manager(self,
 8000e7e:	26d4      	movs	r6, #212	; 0xd4
 8000e80:	19bc      	adds	r4, r7, r6
 8000e82:	4a6e      	ldr	r2, [pc, #440]	; (800103c <esp_api_tcp_api_controller+0x3ac>)
 8000e84:	1979      	adds	r1, r7, r5
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	4b74      	ldr	r3, [pc, #464]	; (800105c <esp_api_tcp_api_controller+0x3cc>)
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	f000 f9bd 	bl	800120c <esp_api_command_manager>
 8000e92:	0003      	movs	r3, r0
 8000e94:	7023      	strb	r3, [r4, #0]
															     (char *)cwjap_buffer,
															     (char *)"OK",
															     3, 5000);

			if(f_return == ESP_SUCCESS)
 8000e96:	19bb      	adds	r3, r7, r6
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d10d      	bne.n	8000eba <esp_api_tcp_api_controller+0x22a>
			{
				self->callback->wifi_connection_success_cb(self->called_by_object, self);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	689a      	ldr	r2, [r3, #8]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	0018      	movs	r0, r3
 8000eac:	4790      	blx	r2


				esp_state_delay(self, AT_CIPSTART);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2105      	movs	r1, #5
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f000 fb42 	bl	800153c <esp_state_delay>

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000eb8:	e120      	b.n	80010fc <esp_api_tcp_api_controller+0x46c>
			else if(f_return == ESP_HARD_FAIL)
 8000eba:	23d4      	movs	r3, #212	; 0xd4
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d000      	beq.n	8000ec6 <esp_api_tcp_api_controller+0x236>
 8000ec4:	e11a      	b.n	80010fc <esp_api_tcp_api_controller+0x46c>
				self->state = ESP_HARD_RESET;
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	23c0      	movs	r3, #192	; 0xc0
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	210a      	movs	r1, #10
 8000ece:	54d1      	strb	r1, [r2, r3]
 8000ed0:	e121      	b.n	8001116 <esp_api_tcp_api_controller+0x486>

		case AT_CIPSTART:{
			if(self->parameter.tcp_ip == NULL || self->parameter.tcp_port == 0) {return;}
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a62      	ldr	r2, [pc, #392]	; (8001060 <esp_api_tcp_api_controller+0x3d0>)
 8000ed6:	4694      	mov	ip, r2
 8000ed8:	4463      	add	r3, ip
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d100      	bne.n	8000ee0 <esp_api_tcp_api_controller+0x250>
 8000ede:	e10f      	b.n	8001100 <esp_api_tcp_api_controller+0x470>
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	23d7      	movs	r3, #215	; 0xd7
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	58d3      	ldr	r3, [r2, r3]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d100      	bne.n	8000eee <esp_api_tcp_api_controller+0x25e>
 8000eec:	e108      	b.n	8001100 <esp_api_tcp_api_controller+0x470>

	        unsigned char cipstart_buffer[ESP_L_BUFF_SIZE] = {0};
 8000eee:	2408      	movs	r4, #8
 8000ef0:	193b      	adds	r3, r7, r4
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	2292      	movs	r2, #146	; 0x92
 8000efa:	2100      	movs	r1, #0
 8000efc:	0018      	movs	r0, r3
 8000efe:	f004 fb8b 	bl	8005618 <memset>

	        snprintf((char *)cipstart_buffer,
	                 sizeof(cipstart_buffer),
	                 "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",
	                 self->parameter.tcp_ip,
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a56      	ldr	r2, [pc, #344]	; (8001060 <esp_api_tcp_api_controller+0x3d0>)
 8000f06:	1899      	adds	r1, r3, r2
	        snprintf((char *)cipstart_buffer,
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	23d7      	movs	r3, #215	; 0xd7
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	58d3      	ldr	r3, [r2, r3]
 8000f10:	4a54      	ldr	r2, [pc, #336]	; (8001064 <esp_api_tcp_api_controller+0x3d4>)
 8000f12:	0025      	movs	r5, r4
 8000f14:	1938      	adds	r0, r7, r4
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	000b      	movs	r3, r1
 8000f1a:	2196      	movs	r1, #150	; 0x96
 8000f1c:	f004 fb48 	bl	80055b0 <sniprintf>
	                 self->parameter.tcp_port);

			esp_return_type_e f_return = esp_api_command_manager(self,
 8000f20:	26d5      	movs	r6, #213	; 0xd5
 8000f22:	19bc      	adds	r4, r7, r6
 8000f24:	4a50      	ldr	r2, [pc, #320]	; (8001068 <esp_api_tcp_api_controller+0x3d8>)
 8000f26:	1979      	adds	r1, r7, r5
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	4b4c      	ldr	r3, [pc, #304]	; (800105c <esp_api_tcp_api_controller+0x3cc>)
 8000f2c:	9300      	str	r3, [sp, #0]
 8000f2e:	2303      	movs	r3, #3
 8000f30:	f000 f96c 	bl	800120c <esp_api_command_manager>
 8000f34:	0003      	movs	r3, r0
 8000f36:	7023      	strb	r3, [r4, #0]
															     (char *)cipstart_buffer,
															     (char *)"CONNECT",
															     3, 5000);

			if(f_return == ESP_SUCCESS)
 8000f38:	19bb      	adds	r3, r7, r6
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d10d      	bne.n	8000f5c <esp_api_tcp_api_controller+0x2cc>
			{
				self->callback->tcp_connection_success_cb(self->called_by_object, self);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	691a      	ldr	r2, [r3, #16]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	6879      	ldr	r1, [r7, #4]
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	4790      	blx	r2

				esp_state_delay(self, TCP_COMMUNICATION);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2107      	movs	r1, #7
 8000f54:	0018      	movs	r0, r3
 8000f56:	f000 faf1 	bl	800153c <esp_state_delay>

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000f5a:	e0d3      	b.n	8001104 <esp_api_tcp_api_controller+0x474>
			else if(f_return == ESP_HARD_FAIL)
 8000f5c:	23d5      	movs	r3, #213	; 0xd5
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d000      	beq.n	8000f68 <esp_api_tcp_api_controller+0x2d8>
 8000f66:	e0cd      	b.n	8001104 <esp_api_tcp_api_controller+0x474>
				self->state = ESP_HARD_RESET;
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	23c0      	movs	r3, #192	; 0xc0
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	210a      	movs	r1, #10
 8000f70:	54d1      	strb	r1, [r2, r3]
 8000f72:	e0d0      	b.n	8001116 <esp_api_tcp_api_controller+0x486>

		case AT_CIPSEND:{
	        unsigned char cipsend_buffer[ESP_L_BUFF_SIZE] = {0};
 8000f74:	2408      	movs	r4, #8
 8000f76:	193b      	adds	r3, r7, r4
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	2292      	movs	r2, #146	; 0x92
 8000f80:	2100      	movs	r1, #0
 8000f82:	0018      	movs	r0, r3
 8000f84:	f004 fb48 	bl	8005618 <memset>

	        snprintf((char *)cipsend_buffer,
	                 sizeof(cipsend_buffer),
	                 "AT+CIPSEND=%d\r\n",
	                 length_calculator((const char *)self->tx_buffer));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2282      	movs	r2, #130	; 0x82
 8000f8c:	0092      	lsls	r2, r2, #2
 8000f8e:	4694      	mov	ip, r2
 8000f90:	4463      	add	r3, ip
	        snprintf((char *)cipsend_buffer,
 8000f92:	0018      	movs	r0, r3
 8000f94:	f000 fb38 	bl	8001608 <length_calculator>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	4a34      	ldr	r2, [pc, #208]	; (800106c <esp_api_tcp_api_controller+0x3dc>)
 8000f9c:	0025      	movs	r5, r4
 8000f9e:	1938      	adds	r0, r7, r4
 8000fa0:	2196      	movs	r1, #150	; 0x96
 8000fa2:	f004 fb05 	bl	80055b0 <sniprintf>

			esp_return_type_e f_return = esp_api_command_manager(self,
 8000fa6:	26d6      	movs	r6, #214	; 0xd6
 8000fa8:	19bc      	adds	r4, r7, r6
 8000faa:	4a31      	ldr	r2, [pc, #196]	; (8001070 <esp_api_tcp_api_controller+0x3e0>)
 8000fac:	1979      	adds	r1, r7, r5
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <esp_api_tcp_api_controller+0x3a8>)
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	f000 f929 	bl	800120c <esp_api_command_manager>
 8000fba:	0003      	movs	r3, r0
 8000fbc:	7023      	strb	r3, [r4, #0]
															     (char *)cipsend_buffer,
															     (char *)">",
															     3, 3000);

			if(f_return == ESP_SUCCESS)
 8000fbe:	19bb      	adds	r3, r7, r6
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d105      	bne.n	8000fd2 <esp_api_tcp_api_controller+0x342>
			{
				self->state = TRANSMIT_MESSAGE;
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	23c0      	movs	r3, #192	; 0xc0
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	2108      	movs	r1, #8
 8000fce:	54d1      	strb	r1, [r2, r3]

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 8000fd0:	e09a      	b.n	8001108 <esp_api_tcp_api_controller+0x478>
			else if(f_return == ESP_HARD_FAIL)
 8000fd2:	23d6      	movs	r3, #214	; 0xd6
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d000      	beq.n	8000fde <esp_api_tcp_api_controller+0x34e>
 8000fdc:	e094      	b.n	8001108 <esp_api_tcp_api_controller+0x478>
				self->state = ESP_HARD_RESET;
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	23c0      	movs	r3, #192	; 0xc0
 8000fe2:	00db      	lsls	r3, r3, #3
 8000fe4:	210a      	movs	r1, #10
 8000fe6:	54d1      	strb	r1, [r2, r3]
		break;}
 8000fe8:	e08e      	b.n	8001108 <esp_api_tcp_api_controller+0x478>

		case TCP_COMMUNICATION:{
			if(!queue_is_empty(&self->tx_queue) )
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3308      	adds	r3, #8
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f000 fcce 	bl	8001990 <queue_is_empty>
 8000ff4:	1e03      	subs	r3, r0, #0
 8000ff6:	d103      	bne.n	8001000 <esp_api_tcp_api_controller+0x370>
			{
				esp_transmit_handler(self);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f000 fa6c 	bl	80014d8 <esp_transmit_handler>
			}

			if(!queue_is_empty(&self->rx_queue) && self->rx_timer > ESP_UART_SYNC_TIMEOUT)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	22ff      	movs	r2, #255	; 0xff
 8001004:	0092      	lsls	r2, r2, #2
 8001006:	4694      	mov	ip, r2
 8001008:	4463      	add	r3, ip
 800100a:	0018      	movs	r0, r3
 800100c:	f000 fcc0 	bl	8001990 <queue_is_empty>
 8001010:	1e03      	subs	r3, r0, #0
 8001012:	d000      	beq.n	8001016 <esp_api_tcp_api_controller+0x386>
 8001014:	e07a      	b.n	800110c <esp_api_tcp_api_controller+0x47c>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a16      	ldr	r2, [pc, #88]	; (8001074 <esp_api_tcp_api_controller+0x3e4>)
 800101a:	589b      	ldr	r3, [r3, r2]
 800101c:	2b14      	cmp	r3, #20
 800101e:	d800      	bhi.n	8001022 <esp_api_tcp_api_controller+0x392>
 8001020:	e074      	b.n	800110c <esp_api_tcp_api_controller+0x47c>
			{
				esp_receive_handler(self);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0018      	movs	r0, r3
 8001026:	f000 f9c1 	bl	80013ac <esp_receive_handler>
			}

		break;}
 800102a:	e06f      	b.n	800110c <esp_api_tcp_api_controller+0x47c>
 800102c:	08006190 	.word	0x08006190
 8001030:	08005f84 	.word	0x08005f84
 8001034:	08005f8c 	.word	0x08005f8c
 8001038:	00000bb8 	.word	0x00000bb8
 800103c:	08005f9c 	.word	0x08005f9c
 8001040:	08005fa0 	.word	0x08005fa0
 8001044:	08005fb0 	.word	0x08005fb0
 8001048:	000006bc 	.word	0x000006bc
 800104c:	000006ee 	.word	0x000006ee
 8001050:	08005fbc 	.word	0x08005fbc
 8001054:	00000652 	.word	0x00000652
 8001058:	08005fd8 	.word	0x08005fd8
 800105c:	00001388 	.word	0x00001388
 8001060:	00000684 	.word	0x00000684
 8001064:	08005ff0 	.word	0x08005ff0
 8001068:	0800600c 	.word	0x0800600c
 800106c:	08006014 	.word	0x08006014
 8001070:	08006024 	.word	0x08006024
 8001074:	000005fc 	.word	0x000005fc

		case TRANSMIT_MESSAGE:{
			esp_return_type_e f_return = esp_api_command_manager(self,
															     (char *)self->tx_buffer,
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2282      	movs	r2, #130	; 0x82
 800107c:	0092      	lsls	r2, r2, #2
 800107e:	1899      	adds	r1, r3, r2
			esp_return_type_e f_return = esp_api_command_manager(self,
 8001080:	25d7      	movs	r5, #215	; 0xd7
 8001082:	197c      	adds	r4, r7, r5
 8001084:	4a25      	ldr	r2, [pc, #148]	; (800111c <esp_api_tcp_api_controller+0x48c>)
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	4b25      	ldr	r3, [pc, #148]	; (8001120 <esp_api_tcp_api_controller+0x490>)
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2303      	movs	r3, #3
 800108e:	f000 f8bd 	bl	800120c <esp_api_command_manager>
 8001092:	0003      	movs	r3, r0
 8001094:	7023      	strb	r3, [r4, #0]
															     (char *)"SEND OK",
															     3, 3000);

			if(f_return == ESP_SUCCESS)
 8001096:	197b      	adds	r3, r7, r5
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d105      	bne.n	80010aa <esp_api_tcp_api_controller+0x41a>
			{
				self->state = TCP_COMMUNICATION;
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	23c0      	movs	r3, #192	; 0xc0
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	2107      	movs	r1, #7
 80010a6:	54d1      	strb	r1, [r2, r3]

			else if(f_return == ESP_HARD_FAIL)
			{
				self->state = ESP_HARD_RESET;
			}
		break;}
 80010a8:	e032      	b.n	8001110 <esp_api_tcp_api_controller+0x480>
			else if(f_return == ESP_HARD_FAIL)
 80010aa:	23d7      	movs	r3, #215	; 0xd7
 80010ac:	18fb      	adds	r3, r7, r3
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d12d      	bne.n	8001110 <esp_api_tcp_api_controller+0x480>
				self->state = ESP_HARD_RESET;
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	23c0      	movs	r3, #192	; 0xc0
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	210a      	movs	r1, #10
 80010bc:	54d1      	strb	r1, [r2, r3]
		break;}
 80010be:	e027      	b.n	8001110 <esp_api_tcp_api_controller+0x480>

		case AT_DELAY_STATE:
			if(self->delay_timer >= ESP_STATE_DELAY_TIMEOUT)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a18      	ldr	r2, [pc, #96]	; (8001124 <esp_api_tcp_api_controller+0x494>)
 80010c4:	589b      	ldr	r3, [r3, r2]
 80010c6:	2b63      	cmp	r3, #99	; 0x63
 80010c8:	d924      	bls.n	8001114 <esp_api_tcp_api_controller+0x484>
			{
				self->state = self->next_state;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a16      	ldr	r2, [pc, #88]	; (8001128 <esp_api_tcp_api_controller+0x498>)
 80010ce:	5c99      	ldrb	r1, [r3, r2]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	23c0      	movs	r3, #192	; 0xc0
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	54d1      	strb	r1, [r2, r3]
			}
		break;
 80010d8:	e01c      	b.n	8001114 <esp_api_tcp_api_controller+0x484>

		case ESP_HARD_RESET:
			esp_hard_reset(self);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	0018      	movs	r0, r3
 80010de:	f000 fa4f 	bl	8001580 <esp_hard_reset>
		break;
 80010e2:	e018      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
	if(!self) {return;}
 80010e4:	46c0      	nop			; (mov r8, r8)
 80010e6:	e016      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 80010e8:	46c0      	nop			; (mov r8, r8)
 80010ea:	e014      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	e012      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 80010f0:	46c0      	nop			; (mov r8, r8)
 80010f2:	e010      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 80010f4:	46c0      	nop			; (mov r8, r8)
 80010f6:	e00e      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		   if(self->parameter.wifi_ssid[0] == '\0' || self->parameter.wifi_password[0] == '\0') {return;}
 80010f8:	46c0      	nop			; (mov r8, r8)
 80010fa:	e00c      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	e00a      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
			if(self->parameter.tcp_ip == NULL || self->parameter.tcp_port == 0) {return;}
 8001100:	46c0      	nop			; (mov r8, r8)
 8001102:	e008      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 8001104:	46c0      	nop			; (mov r8, r8)
 8001106:	e006      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 8001108:	46c0      	nop			; (mov r8, r8)
 800110a:	e004      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 800110c:	46c0      	nop			; (mov r8, r8)
 800110e:	e002      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	e000      	b.n	8001116 <esp_api_tcp_api_controller+0x486>
		break;
 8001114:	46c0      	nop			; (mov r8, r8)
	}
}
 8001116:	46bd      	mov	sp, r7
 8001118:	b037      	add	sp, #220	; 0xdc
 800111a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111c:	08006028 	.word	0x08006028
 8001120:	00000bb8 	.word	0x00000bb8
 8001124:	00000604 	.word	0x00000604
 8001128:	00000601 	.word	0x00000601

0800112c <esp_set_wifi_ssid>:

/*
 * @Brief: WiFi SSID must be necessary for TCP client connection
 * */
esp_return_type_e esp_set_wifi_ssid(esp_api_t * self, char * wifi_ssid)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
	if(!self || !wifi_ssid) {return ESP_FAIL;}
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <esp_set_wifi_ssid+0x16>
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <esp_set_wifi_ssid+0x1a>
 8001142:	2300      	movs	r3, #0
 8001144:	e00a      	b.n	800115c <esp_set_wifi_ssid+0x30>

	snprintf((char *)self->parameter.wifi_ssid, sizeof(self->parameter.wifi_ssid), wifi_ssid);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	22c4      	movs	r2, #196	; 0xc4
 800114a:	00d2      	lsls	r2, r2, #3
 800114c:	4694      	mov	ip, r2
 800114e:	4463      	add	r3, ip
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	2132      	movs	r1, #50	; 0x32
 8001154:	0018      	movs	r0, r3
 8001156:	f004 fa2b 	bl	80055b0 <sniprintf>

	return ESP_SUCCESS;
 800115a:	2301      	movs	r3, #1
}
 800115c:	0018      	movs	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	b002      	add	sp, #8
 8001162:	bd80      	pop	{r7, pc}

08001164 <esp_set_wifi_password>:

/*
 * @Brief: WiFi password must be necessary for TCP client connection
 * */
esp_return_type_e esp_set_wifi_password(esp_api_t * self, char * wifi_password)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
	if(!self || !wifi_password) {return ESP_FAIL;}
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <esp_set_wifi_password+0x16>
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <esp_set_wifi_password+0x1a>
 800117a:	2300      	movs	r3, #0
 800117c:	e009      	b.n	8001192 <esp_set_wifi_password+0x2e>

	snprintf((char *)self->parameter.wifi_password, sizeof(self->parameter.wifi_password), wifi_password);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a06      	ldr	r2, [pc, #24]	; (800119c <esp_set_wifi_password+0x38>)
 8001182:	4694      	mov	ip, r2
 8001184:	4463      	add	r3, ip
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	2132      	movs	r1, #50	; 0x32
 800118a:	0018      	movs	r0, r3
 800118c:	f004 fa10 	bl	80055b0 <sniprintf>

	return ESP_SUCCESS;
 8001190:	2301      	movs	r3, #1
}
 8001192:	0018      	movs	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	b002      	add	sp, #8
 8001198:	bd80      	pop	{r7, pc}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	00000652 	.word	0x00000652

080011a0 <esp_set_tcp_ip>:

/*
 * @Brief: TCP IP must be necessary for TCP client connection
 * */
esp_return_type_e esp_set_tcp_ip(esp_api_t * self, char * tcp_ip)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
	if(!self || !tcp_ip) {return ESP_FAIL;}
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d002      	beq.n	80011b6 <esp_set_tcp_ip+0x16>
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <esp_set_tcp_ip+0x1a>
 80011b6:	2300      	movs	r3, #0
 80011b8:	e009      	b.n	80011ce <esp_set_tcp_ip+0x2e>

	snprintf((char *)self->parameter.tcp_ip, sizeof(self->parameter.tcp_ip), tcp_ip);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <esp_set_tcp_ip+0x38>)
 80011be:	4694      	mov	ip, r2
 80011c0:	4463      	add	r3, ip
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	2132      	movs	r1, #50	; 0x32
 80011c6:	0018      	movs	r0, r3
 80011c8:	f004 f9f2 	bl	80055b0 <sniprintf>

	return ESP_SUCCESS;
 80011cc:	2301      	movs	r3, #1
}
 80011ce:	0018      	movs	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	b002      	add	sp, #8
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	00000684 	.word	0x00000684

080011dc <esp_set_tcp_port>:

/*
 * @Brief: TCP port must be necessary for TCP client connection
 * */
esp_return_type_e esp_set_tcp_port(esp_api_t * self, int  tcp_port)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
	if(!self || !tcp_port) {return ESP_FAIL;}
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <esp_set_tcp_port+0x16>
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <esp_set_tcp_port+0x1a>
 80011f2:	2300      	movs	r3, #0
 80011f4:	e005      	b.n	8001202 <esp_set_tcp_port+0x26>

	self->parameter.tcp_port = tcp_port;
 80011f6:	6839      	ldr	r1, [r7, #0]
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	23d7      	movs	r3, #215	; 0xd7
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	50d1      	str	r1, [r2, r3]

	return ESP_SUCCESS;
 8001200:	2301      	movs	r3, #1
}
 8001202:	0018      	movs	r0, r3
 8001204:	46bd      	mov	sp, r7
 8001206:	b002      	add	sp, #8
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <esp_api_command_manager>:
static esp_return_type_e esp_api_command_manager(esp_api_t * self,
											     char * command,
											     char * expected_response,
											     unsigned int attempt_number,
											     unsigned int timeout)
{
 800120c:	b5b0      	push	{r4, r5, r7, lr}
 800120e:	4c61      	ldr	r4, [pc, #388]	; (8001394 <esp_api_command_manager+0x188>)
 8001210:	44a5      	add	sp, r4
 8001212:	af00      	add	r7, sp, #0
 8001214:	60f8      	str	r0, [r7, #12]
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	603b      	str	r3, [r7, #0]
	if(!self                 ||
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00e      	beq.n	8001240 <esp_api_command_manager+0x34>
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d00b      	beq.n	8001240 <esp_api_command_manager+0x34>
	   !command              ||
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d008      	beq.n	8001240 <esp_api_command_manager+0x34>
	   !expected_response    ||
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <esp_api_command_manager+0x34>
	   attempt_number <= 0   ||
 8001234:	2386      	movs	r3, #134	; 0x86
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	18fb      	adds	r3, r7, r3
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d101      	bne.n	8001244 <esp_api_command_manager+0x38>
	   timeout <= 0) {return ESP_HARD_FAIL;}
 8001240:	2302      	movs	r3, #2
 8001242:	e0a1      	b.n	8001388 <esp_api_command_manager+0x17c>

	switch(self->command.state)
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4a54      	ldr	r2, [pc, #336]	; (8001398 <esp_api_command_manager+0x18c>)
 8001248:	5c9b      	ldrb	r3, [r3, r2]
 800124a:	2b02      	cmp	r3, #2
 800124c:	d100      	bne.n	8001250 <esp_api_command_manager+0x44>
 800124e:	e08b      	b.n	8001368 <esp_api_command_manager+0x15c>
 8001250:	dd00      	ble.n	8001254 <esp_api_command_manager+0x48>
 8001252:	e098      	b.n	8001386 <esp_api_command_manager+0x17a>
 8001254:	2b00      	cmp	r3, #0
 8001256:	d002      	beq.n	800125e <esp_api_command_manager+0x52>
 8001258:	2b01      	cmp	r3, #1
 800125a:	d029      	beq.n	80012b0 <esp_api_command_manager+0xa4>
 800125c:	e093      	b.n	8001386 <esp_api_command_manager+0x17a>
	{
		case COMMAND_TRANSMITTING:
			self->command.timer = 0;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4a4e      	ldr	r2, [pc, #312]	; (800139c <esp_api_command_manager+0x190>)
 8001262:	2100      	movs	r1, #0
 8001264:	5099      	str	r1, [r3, r2]
			self->command.tx_data = (unsigned char *)command;
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	23c2      	movs	r3, #194	; 0xc2
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	68b9      	ldr	r1, [r7, #8]
 800126e:	50d1      	str	r1, [r2, r3]
			self->command.number_of_attempt++;
 8001270:	68fa      	ldr	r2, [r7, #12]
 8001272:	23c3      	movs	r3, #195	; 0xc3
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	58d3      	ldr	r3, [r2, r3]
 8001278:	1c59      	adds	r1, r3, #1
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	23c3      	movs	r3, #195	; 0xc3
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	50d1      	str	r1, [r2, r3]
			self->command.expected_response = (unsigned char *)expected_response;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4946      	ldr	r1, [pc, #280]	; (80013a0 <esp_api_command_manager+0x194>)
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	505a      	str	r2, [r3, r1]
			self->command.state = COMMAND_RESPONSE_RECEIVING;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4a42      	ldr	r2, [pc, #264]	; (8001398 <esp_api_command_manager+0x18c>)
 800128e:	2101      	movs	r1, #1
 8001290:	5499      	strb	r1, [r3, r2]

			self->callback->transmit_data_cb(self->called_by_object,
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	699c      	ldr	r4, [r3, #24]
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681d      	ldr	r5, [r3, #0]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	0018      	movs	r0, r3
 80012a0:	f000 f9b2 	bl	8001608 <length_calculator>
 80012a4:	0003      	movs	r3, r0
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	68f9      	ldr	r1, [r7, #12]
 80012aa:	0028      	movs	r0, r5
 80012ac:	47a0      	blx	r4
											 self,
											 (unsigned char *)command,
											 length_calculator((char *)command));
		break;
 80012ae:	e06a      	b.n	8001386 <esp_api_command_manager+0x17a>

		case COMMAND_RESPONSE_RECEIVING:
			if(!queue_is_empty(&self->rx_queue) &&
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	22ff      	movs	r2, #255	; 0xff
 80012b4:	0092      	lsls	r2, r2, #2
 80012b6:	4694      	mov	ip, r2
 80012b8:	4463      	add	r3, ip
 80012ba:	0018      	movs	r0, r3
 80012bc:	f000 fb68 	bl	8001990 <queue_is_empty>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d141      	bne.n	8001348 <esp_api_command_manager+0x13c>
			   self->command.timer <= timeout 	&&
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	4a35      	ldr	r2, [pc, #212]	; (800139c <esp_api_command_manager+0x190>)
 80012c8:	589b      	ldr	r3, [r3, r2]
			if(!queue_is_empty(&self->rx_queue) &&
 80012ca:	2286      	movs	r2, #134	; 0x86
 80012cc:	0092      	lsls	r2, r2, #2
 80012ce:	18ba      	adds	r2, r7, r2
 80012d0:	6812      	ldr	r2, [r2, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d338      	bcc.n	8001348 <esp_api_command_manager+0x13c>
			   self->rx_timer > ESP_UART_SYNC_TIMEOUT)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4a32      	ldr	r2, [pc, #200]	; (80013a4 <esp_api_command_manager+0x198>)
 80012da:	589b      	ldr	r3, [r3, r2]
			   self->command.timer <= timeout 	&&
 80012dc:	2b14      	cmp	r3, #20
 80012de:	d933      	bls.n	8001348 <esp_api_command_manager+0x13c>
			{
				unsigned char buffer[QUEUE_SIZE] = {0};
 80012e0:	4b31      	ldr	r3, [pc, #196]	; (80013a8 <esp_api_command_manager+0x19c>)
 80012e2:	2282      	movs	r2, #130	; 0x82
 80012e4:	0092      	lsls	r2, r2, #2
 80012e6:	189b      	adds	r3, r3, r2
 80012e8:	19db      	adds	r3, r3, r7
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	3304      	adds	r3, #4
 80012f0:	22f8      	movs	r2, #248	; 0xf8
 80012f2:	0052      	lsls	r2, r2, #1
 80012f4:	2100      	movs	r1, #0
 80012f6:	0018      	movs	r0, r3
 80012f8:	f004 f98e 	bl	8005618 <memset>

				queue_read_data(&self->rx_queue, buffer, queue_get_unreaden_size(&self->rx_queue));
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	22ff      	movs	r2, #255	; 0xff
 8001300:	0092      	lsls	r2, r2, #2
 8001302:	189c      	adds	r4, r3, r2
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	22ff      	movs	r2, #255	; 0xff
 8001308:	0092      	lsls	r2, r2, #2
 800130a:	4694      	mov	ip, r2
 800130c:	4463      	add	r3, ip
 800130e:	0018      	movs	r0, r3
 8001310:	f000 fb4f 	bl	80019b2 <queue_get_unreaden_size>
 8001314:	0002      	movs	r2, r0
 8001316:	2514      	movs	r5, #20
 8001318:	197b      	adds	r3, r7, r5
 800131a:	0019      	movs	r1, r3
 800131c:	0020      	movs	r0, r4
 800131e:	f000 fb99 	bl	8001a54 <queue_read_data>

				if(strstr((char *)buffer, expected_response))
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	197b      	adds	r3, r7, r5
 8001326:	0011      	movs	r1, r2
 8001328:	0018      	movs	r0, r3
 800132a:	f004 f98b 	bl	8005644 <strstr>
 800132e:	1e03      	subs	r3, r0, #0
 8001330:	d018      	beq.n	8001364 <esp_api_command_manager+0x158>
				{
					self->command.number_of_attempt = 0;
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	23c3      	movs	r3, #195	; 0xc3
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	2100      	movs	r1, #0
 800133a:	50d1      	str	r1, [r2, r3]
					self->command.state =  COMMAND_TRANSMITTING;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4a16      	ldr	r2, [pc, #88]	; (8001398 <esp_api_command_manager+0x18c>)
 8001340:	2100      	movs	r1, #0
 8001342:	5499      	strb	r1, [r3, r2]
					return ESP_SUCCESS;
 8001344:	2301      	movs	r3, #1
 8001346:	e01f      	b.n	8001388 <esp_api_command_manager+0x17c>
				}
			}

			else if(self->command.timer > timeout)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4a14      	ldr	r2, [pc, #80]	; (800139c <esp_api_command_manager+0x190>)
 800134c:	589b      	ldr	r3, [r3, r2]
 800134e:	2286      	movs	r2, #134	; 0x86
 8001350:	0092      	lsls	r2, r2, #2
 8001352:	18ba      	adds	r2, r7, r2
 8001354:	6812      	ldr	r2, [r2, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d214      	bcs.n	8001384 <esp_api_command_manager+0x178>
			{
				self->command.state =  COMMAND_ATTEMPT_CONTROL;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4a0e      	ldr	r2, [pc, #56]	; (8001398 <esp_api_command_manager+0x18c>)
 800135e:	2102      	movs	r1, #2
 8001360:	5499      	strb	r1, [r3, r2]
			}
		break;
 8001362:	e00f      	b.n	8001384 <esp_api_command_manager+0x178>
			{
 8001364:	46c0      	nop			; (mov r8, r8)
		break;
 8001366:	e00d      	b.n	8001384 <esp_api_command_manager+0x178>

		case COMMAND_ATTEMPT_CONTROL:
			if(self->command.number_of_attempt >= attempt_number)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	23c3      	movs	r3, #195	; 0xc3
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	58d3      	ldr	r3, [r2, r3]
 8001370:	683a      	ldr	r2, [r7, #0]
 8001372:	429a      	cmp	r2, r3
 8001374:	d801      	bhi.n	800137a <esp_api_command_manager+0x16e>
			{
				return ESP_HARD_FAIL;
 8001376:	2302      	movs	r3, #2
 8001378:	e006      	b.n	8001388 <esp_api_command_manager+0x17c>
			}

			self->command.state =  COMMAND_TRANSMITTING;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4a06      	ldr	r2, [pc, #24]	; (8001398 <esp_api_command_manager+0x18c>)
 800137e:	2100      	movs	r1, #0
 8001380:	5499      	strb	r1, [r3, r2]
		break;
 8001382:	e000      	b.n	8001386 <esp_api_command_manager+0x17a>
		break;
 8001384:	46c0      	nop			; (mov r8, r8)
	}

	return ESP_FAIL;
 8001386:	2300      	movs	r3, #0
}
 8001388:	0018      	movs	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	2382      	movs	r3, #130	; 0x82
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	449d      	add	sp, r3
 8001392:	bdb0      	pop	{r4, r5, r7, pc}
 8001394:	fffffdf8 	.word	0xfffffdf8
 8001398:	0000060c 	.word	0x0000060c
 800139c:	0000061c 	.word	0x0000061c
 80013a0:	00000614 	.word	0x00000614
 80013a4:	000005fc 	.word	0x000005fc
 80013a8:	fffffe0c 	.word	0xfffffe0c

080013ac <esp_receive_handler>:

/*
 * @Brief: ESP received data handler
 * */
static void esp_receive_handler(esp_api_t * self)
{
 80013ac:	b5b0      	push	{r4, r5, r7, lr}
 80013ae:	b0c6      	sub	sp, #280	; 0x118
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	if(!self) {return;}
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <esp_receive_handler+0x10>
 80013ba:	e081      	b.n	80014c0 <esp_receive_handler+0x114>

	unsigned char buffer[255] = {0};
 80013bc:	4b42      	ldr	r3, [pc, #264]	; (80014c8 <esp_receive_handler+0x11c>)
 80013be:	228c      	movs	r2, #140	; 0x8c
 80013c0:	0052      	lsls	r2, r2, #1
 80013c2:	189b      	adds	r3, r3, r2
 80013c4:	19db      	adds	r3, r3, r7
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	3304      	adds	r3, #4
 80013cc:	22fb      	movs	r2, #251	; 0xfb
 80013ce:	2100      	movs	r1, #0
 80013d0:	0018      	movs	r0, r3
 80013d2:	f004 f921 	bl	8005618 <memset>

	queue_read_data(&self->rx_queue, (unsigned char *)buffer, queue_get_unreaden_size(&self->rx_queue));
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	22ff      	movs	r2, #255	; 0xff
 80013da:	0092      	lsls	r2, r2, #2
 80013dc:	189c      	adds	r4, r3, r2
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	22ff      	movs	r2, #255	; 0xff
 80013e2:	0092      	lsls	r2, r2, #2
 80013e4:	4694      	mov	ip, r2
 80013e6:	4463      	add	r3, ip
 80013e8:	0018      	movs	r0, r3
 80013ea:	f000 fae2 	bl	80019b2 <queue_get_unreaden_size>
 80013ee:	0002      	movs	r2, r0
 80013f0:	250c      	movs	r5, #12
 80013f2:	197b      	adds	r3, r7, r5
 80013f4:	0019      	movs	r1, r3
 80013f6:	0020      	movs	r0, r4
 80013f8:	f000 fb2c 	bl	8001a54 <queue_read_data>

	if(strstr((char *)buffer, "+IPD,"))
 80013fc:	4a33      	ldr	r2, [pc, #204]	; (80014cc <esp_receive_handler+0x120>)
 80013fe:	002c      	movs	r4, r5
 8001400:	193b      	adds	r3, r7, r4
 8001402:	0011      	movs	r1, r2
 8001404:	0018      	movs	r0, r3
 8001406:	f004 f91d 	bl	8005644 <strstr>
 800140a:	1e03      	subs	r3, r0, #0
 800140c:	d034      	beq.n	8001478 <esp_receive_handler+0xcc>
	{
		char * temp_hold = strstr((char *)buffer,"+IPD,");
 800140e:	4a2f      	ldr	r2, [pc, #188]	; (80014cc <esp_receive_handler+0x120>)
 8001410:	193b      	adds	r3, r7, r4
 8001412:	0011      	movs	r1, r2
 8001414:	0018      	movs	r0, r3
 8001416:	f004 f915 	bl	8005644 <strstr>
 800141a:	0003      	movs	r3, r0
 800141c:	248a      	movs	r4, #138	; 0x8a
 800141e:	0064      	lsls	r4, r4, #1
 8001420:	193a      	adds	r2, r7, r4
 8001422:	6013      	str	r3, [r2, #0]

		unsigned int received_data_size = string_to_int_converter((const char *)temp_hold);
 8001424:	193b      	adds	r3, r7, r4
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	0018      	movs	r0, r3
 800142a:	f000 f903 	bl	8001634 <string_to_int_converter>
 800142e:	0003      	movs	r3, r0
 8001430:	2588      	movs	r5, #136	; 0x88
 8001432:	006d      	lsls	r5, r5, #1
 8001434:	197a      	adds	r2, r7, r5
 8001436:	6013      	str	r3, [r2, #0]

		if(received_data_size)
 8001438:	197b      	adds	r3, r7, r5
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d040      	beq.n	80014c2 <esp_receive_handler+0x116>
		{
			char * data_hold = strstr((const char *)temp_hold, ":");
 8001440:	193b      	adds	r3, r7, r4
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	213a      	movs	r1, #58	; 0x3a
 8001446:	0018      	movs	r0, r3
 8001448:	f004 f8ee 	bl	8005628 <strchr>
 800144c:	0003      	movs	r3, r0
 800144e:	2286      	movs	r2, #134	; 0x86
 8001450:	0052      	lsls	r2, r2, #1
 8001452:	18b9      	adds	r1, r7, r2
 8001454:	600b      	str	r3, [r1, #0]

			if(data_hold)
 8001456:	18bb      	adds	r3, r7, r2
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d031      	beq.n	80014c2 <esp_receive_handler+0x116>
			{
				self->callback->received_data_cb(self->called_by_object,
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	69dc      	ldr	r4, [r3, #28]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	18bb      	adds	r3, r7, r2
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	1c5a      	adds	r2, r3, #1
 800146e:	197b      	adds	r3, r7, r5
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	47a0      	blx	r4
 8001476:	e024      	b.n	80014c2 <esp_receive_handler+0x116>
												 received_data_size);
			}
		}
	}

	else if(strstr((char *)buffer, "CLOSED"))
 8001478:	4a15      	ldr	r2, [pc, #84]	; (80014d0 <esp_receive_handler+0x124>)
 800147a:	230c      	movs	r3, #12
 800147c:	18fb      	adds	r3, r7, r3
 800147e:	0011      	movs	r1, r2
 8001480:	0018      	movs	r0, r3
 8001482:	f004 f8df 	bl	8005644 <strstr>
 8001486:	1e03      	subs	r3, r0, #0
 8001488:	d008      	beq.n	800149c <esp_receive_handler+0xf0>
	{
		self->callback->tcp_connection_fail_cb(self->called_by_object, self);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	695a      	ldr	r2, [r3, #20]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6879      	ldr	r1, [r7, #4]
 8001496:	0018      	movs	r0, r3
 8001498:	4790      	blx	r2
 800149a:	e012      	b.n	80014c2 <esp_receive_handler+0x116>
	}

	else if(strstr((char *)buffer, "WIFI DISCONNECT"))
 800149c:	4a0d      	ldr	r2, [pc, #52]	; (80014d4 <esp_receive_handler+0x128>)
 800149e:	230c      	movs	r3, #12
 80014a0:	18fb      	adds	r3, r7, r3
 80014a2:	0011      	movs	r1, r2
 80014a4:	0018      	movs	r0, r3
 80014a6:	f004 f8cd 	bl	8005644 <strstr>
 80014aa:	1e03      	subs	r3, r0, #0
 80014ac:	d009      	beq.n	80014c2 <esp_receive_handler+0x116>
	{
		self->callback->wifi_connection_fail_cb(self->called_by_object, self);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	68da      	ldr	r2, [r3, #12]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	0018      	movs	r0, r3
 80014bc:	4790      	blx	r2
 80014be:	e000      	b.n	80014c2 <esp_receive_handler+0x116>
	if(!self) {return;}
 80014c0:	46c0      	nop			; (mov r8, r8)
	}
}
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b046      	add	sp, #280	; 0x118
 80014c6:	bdb0      	pop	{r4, r5, r7, pc}
 80014c8:	fffffef4 	.word	0xfffffef4
 80014cc:	08006030 	.word	0x08006030
 80014d0:	08006038 	.word	0x08006038
 80014d4:	08006040 	.word	0x08006040

080014d8 <esp_transmit_handler>:

/*
 * @Brief: MCU to ESP transmit handler
 * */
static void esp_transmit_handler(esp_api_t * self)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	if(!self) {return;}
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d026      	beq.n	8001534 <esp_transmit_handler+0x5c>

	unsigned int unreaden_data_size = queue_get_unreaden_size(&self->tx_queue);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3308      	adds	r3, #8
 80014ea:	0018      	movs	r0, r3
 80014ec:	f000 fa61 	bl	80019b2 <queue_get_unreaden_size>
 80014f0:	0003      	movs	r3, r0
 80014f2:	60fb      	str	r3, [r7, #12]

	if(unreaden_data_size > 1)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d91d      	bls.n	8001536 <esp_transmit_handler+0x5e>
	{
		memset((char *)self->tx_buffer, 0, sizeof(self->tx_buffer));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2282      	movs	r2, #130	; 0x82
 80014fe:	0092      	lsls	r2, r2, #2
 8001500:	4694      	mov	ip, r2
 8001502:	4463      	add	r3, ip
 8001504:	22fa      	movs	r2, #250	; 0xfa
 8001506:	0052      	lsls	r2, r2, #1
 8001508:	2100      	movs	r1, #0
 800150a:	0018      	movs	r0, r3
 800150c:	f004 f884 	bl	8005618 <memset>

		queue_read_data(&self->tx_queue, self->tx_buffer, unreaden_data_size);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3308      	adds	r3, #8
 8001514:	0018      	movs	r0, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2282      	movs	r2, #130	; 0x82
 800151a:	0092      	lsls	r2, r2, #2
 800151c:	4694      	mov	ip, r2
 800151e:	4463      	add	r3, ip
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	0019      	movs	r1, r3
 8001524:	f000 fa96 	bl	8001a54 <queue_read_data>

		self->state = AT_CIPSEND;
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	23c0      	movs	r3, #192	; 0xc0
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	2106      	movs	r1, #6
 8001530:	54d1      	strb	r1, [r2, r3]
 8001532:	e000      	b.n	8001536 <esp_transmit_handler+0x5e>
	if(!self) {return;}
 8001534:	46c0      	nop			; (mov r8, r8)
	}
}
 8001536:	46bd      	mov	sp, r7
 8001538:	b004      	add	sp, #16
 800153a:	bd80      	pop	{r7, pc}

0800153c <esp_state_delay>:
 * @Brief: Creating delay for the next step
 * @Param: ESP API object
 * @Param: Next AT state
 * */
static void esp_state_delay(esp_api_t * self, esp_at_state_e next_state)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	000a      	movs	r2, r1
 8001546:	1cfb      	adds	r3, r7, #3
 8001548:	701a      	strb	r2, [r3, #0]
  if(!self) {return;}
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d00e      	beq.n	800156e <esp_state_delay+0x32>

  self->delay_timer = 0;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a09      	ldr	r2, [pc, #36]	; (8001578 <esp_state_delay+0x3c>)
 8001554:	2100      	movs	r1, #0
 8001556:	5099      	str	r1, [r3, r2]
  self->state = AT_DELAY_STATE;
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	23c0      	movs	r3, #192	; 0xc0
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	2109      	movs	r1, #9
 8001560:	54d1      	strb	r1, [r2, r3]
  self->next_state = next_state;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	1cfa      	adds	r2, r7, #3
 8001566:	4905      	ldr	r1, [pc, #20]	; (800157c <esp_state_delay+0x40>)
 8001568:	7812      	ldrb	r2, [r2, #0]
 800156a:	545a      	strb	r2, [r3, r1]
 800156c:	e000      	b.n	8001570 <esp_state_delay+0x34>
  if(!self) {return;}
 800156e:	46c0      	nop			; (mov r8, r8)
}
 8001570:	46bd      	mov	sp, r7
 8001572:	b002      	add	sp, #8
 8001574:	bd80      	pop	{r7, pc}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	00000604 	.word	0x00000604
 800157c:	00000601 	.word	0x00000601

08001580 <esp_hard_reset>:

static void esp_hard_reset(esp_api_t * self)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	if(!self) {return;}
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d033      	beq.n	80015f6 <esp_hard_reset+0x76>

	self->callback->power_disable_cb(self);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	0010      	movs	r0, r2
 8001598:	4798      	blx	r3

	if(self->reset_timer > ESP_RESET_TIMEOUT)
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	23c1      	movs	r3, #193	; 0xc1
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	58d2      	ldr	r2, [r2, r3]
 80015a2:	23fa      	movs	r3, #250	; 0xfa
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d926      	bls.n	80015f8 <esp_hard_reset+0x78>
	{
		self->reset_timer = 0;
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	23c1      	movs	r3, #193	; 0xc1
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	2100      	movs	r1, #0
 80015b2:	50d1      	str	r1, [r2, r3]
		self->callback->power_enable_cb(self);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	0010      	movs	r0, r2
 80015be:	4798      	blx	r3
		self->state = AT_RESTORE;
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	23c0      	movs	r3, #192	; 0xc0
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	2100      	movs	r1, #0
 80015c8:	54d1      	strb	r1, [r2, r3]
		self->next_state = AT_RESTORE;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a0c      	ldr	r2, [pc, #48]	; (8001600 <esp_hard_reset+0x80>)
 80015ce:	2100      	movs	r1, #0
 80015d0:	5499      	strb	r1, [r3, r2]
		self->command.state = COMMAND_TRANSMITTING;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a0b      	ldr	r2, [pc, #44]	; (8001604 <esp_hard_reset+0x84>)
 80015d6:	2100      	movs	r1, #0
 80015d8:	5499      	strb	r1, [r3, r2]
		queue_create(&self->rx_queue);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	22ff      	movs	r2, #255	; 0xff
 80015de:	0092      	lsls	r2, r2, #2
 80015e0:	4694      	mov	ip, r2
 80015e2:	4463      	add	r3, ip
 80015e4:	0018      	movs	r0, r3
 80015e6:	f000 f999 	bl	800191c <queue_create>
		queue_create(&self->tx_queue);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	3308      	adds	r3, #8
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 f994 	bl	800191c <queue_create>
 80015f4:	e000      	b.n	80015f8 <esp_hard_reset+0x78>
	if(!self) {return;}
 80015f6:	46c0      	nop			; (mov r8, r8)
	}
}
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b002      	add	sp, #8
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	00000601 	.word	0x00000601
 8001604:	0000060c 	.word	0x0000060c

08001608 <length_calculator>:

/*
 * @Brief: Calculating the length of string
 * */
static unsigned int length_calculator(const char * string)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  int index = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]

  while (*string)
 8001614:	e005      	b.n	8001622 <length_calculator+0x1a>
  {
      index++;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
      string++;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3301      	adds	r3, #1
 8001620:	607b      	str	r3, [r7, #4]
  while (*string)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1f5      	bne.n	8001616 <length_calculator+0xe>
  }

  return index;
 800162a:	68fb      	ldr	r3, [r7, #12]
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b004      	add	sp, #16
 8001632:	bd80      	pop	{r7, pc}

08001634 <string_to_int_converter>:

/*
 * @Brief: String to integer converter
 * */
static int string_to_int_converter(const char * string)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
    int result = 0; int flag = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	2300      	movs	r3, #0
 8001642:	60bb      	str	r3, [r7, #8]
    while (*string) {
 8001644:	e01b      	b.n	800167e <string_to_int_converter+0x4a>
        if (*string >= '0' && *string <= '9') {
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b2f      	cmp	r3, #47	; 0x2f
 800164c:	d911      	bls.n	8001672 <string_to_int_converter+0x3e>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b39      	cmp	r3, #57	; 0x39
 8001654:	d80d      	bhi.n	8001672 <string_to_int_converter+0x3e>
            result = result * 10 + (*string - '0');
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	0013      	movs	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	189b      	adds	r3, r3, r2
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	001a      	movs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	3b30      	subs	r3, #48	; 0x30
 8001668:	18d3      	adds	r3, r2, r3
 800166a:	60fb      	str	r3, [r7, #12]
            flag = 1;
 800166c:	2301      	movs	r3, #1
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	e002      	b.n	8001678 <string_to_int_converter+0x44>
        }
        else{
            if(flag == 1){break;}
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d007      	beq.n	8001688 <string_to_int_converter+0x54>
        }
        string++;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3301      	adds	r3, #1
 800167c:	607b      	str	r3, [r7, #4]
    while (*string) {
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1df      	bne.n	8001646 <string_to_int_converter+0x12>
 8001686:	e000      	b.n	800168a <string_to_int_converter+0x56>
            if(flag == 1){break;}
 8001688:	46c0      	nop			; (mov r8, r8)
    }
    return result;
 800168a:	68fb      	ldr	r3, [r7, #12]
}
 800168c:	0018      	movs	r0, r3
 800168e:	46bd      	mov	sp, r7
 8001690:	b004      	add	sp, #16
 8001692:	bd80      	pop	{r7, pc}

08001694 <esp_app_init>:
/* ----------------------> GLOBAL FUNCTION START <---------------------- */
/*
 * @Brief: ESP APP init
 * */
void esp_app_init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	queue_create(&_app.queue);
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <esp_app_init+0x24>)
 800169a:	0018      	movs	r0, r3
 800169c:	f000 f93e 	bl	800191c <queue_create>

	esp_api_create(&_app, &_app._api, &_esp_api_cb);
 80016a0:	4a06      	ldr	r2, [pc, #24]	; (80016bc <esp_app_init+0x28>)
 80016a2:	4907      	ldr	r1, [pc, #28]	; (80016c0 <esp_app_init+0x2c>)
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <esp_app_init+0x2c>)
 80016a6:	0018      	movs	r0, r3
 80016a8:	f7ff fa7c 	bl	8000ba4 <esp_api_create>

	esp_set_parameters();
 80016ac:	f000 f884 	bl	80017b8 <esp_set_parameters>
}
 80016b0:	46c0      	nop			; (mov r8, r8)
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	20000888 	.word	0x20000888
 80016bc:	20000004 	.word	0x20000004
 80016c0:	20000134 	.word	0x20000134

080016c4 <esp_app_1_ms_timer>:

/*
 * @Brief: ESP APP 1 ms timer
 * */
void esp_app_1_ms_timer(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	esp_api_1_ms_timer(&_app._api);
 80016c8:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <esp_app_1_ms_timer+0x20>)
 80016ca:	0018      	movs	r0, r3
 80016cc:	f7ff faa4 	bl	8000c18 <esp_api_1_ms_timer>

	_app.tx_timer++;
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <esp_app_1_ms_timer+0x20>)
 80016d2:	4a05      	ldr	r2, [pc, #20]	; (80016e8 <esp_app_1_ms_timer+0x24>)
 80016d4:	589b      	ldr	r3, [r3, r2]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	4b02      	ldr	r3, [pc, #8]	; (80016e4 <esp_app_1_ms_timer+0x20>)
 80016da:	4903      	ldr	r1, [pc, #12]	; (80016e8 <esp_app_1_ms_timer+0x24>)
 80016dc:	505a      	str	r2, [r3, r1]
}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000134 	.word	0x20000134
 80016e8:	00000958 	.word	0x00000958

080016ec <esp_app_polling>:

/*
 * @Brief: ESP APP polling
 * */
void esp_app_polling(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0c0      	sub	sp, #256	; 0x100
 80016f0:	af00      	add	r7, sp, #0
	esp_api_tcp_api_controller(&_app._api);
 80016f2:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <esp_app_polling+0x7c>)
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff facb 	bl	8000c90 <esp_api_tcp_api_controller>

	if(_app.flag.tcp == TCP_CONNECTION_SUCCESS &&
 80016fa:	4b1b      	ldr	r3, [pc, #108]	; (8001768 <esp_app_polling+0x7c>)
 80016fc:	4a1b      	ldr	r2, [pc, #108]	; (800176c <esp_app_polling+0x80>)
 80016fe:	5c9b      	ldrb	r3, [r3, r2]
 8001700:	2b03      	cmp	r3, #3
 8001702:	d12c      	bne.n	800175e <esp_app_polling+0x72>
	   _app.tx_timer > SEND_MESSAGE_TIMEOUT)
 8001704:	4b18      	ldr	r3, [pc, #96]	; (8001768 <esp_app_polling+0x7c>)
 8001706:	4a1a      	ldr	r2, [pc, #104]	; (8001770 <esp_app_polling+0x84>)
 8001708:	589a      	ldr	r2, [r3, r2]
	if(_app.flag.tcp == TCP_CONNECTION_SUCCESS &&
 800170a:	23fa      	movs	r3, #250	; 0xfa
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	429a      	cmp	r2, r3
 8001710:	d925      	bls.n	800175e <esp_app_polling+0x72>
	{
		_app.tx_timer = 0;
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <esp_app_polling+0x7c>)
 8001714:	4a16      	ldr	r2, [pc, #88]	; (8001770 <esp_app_polling+0x84>)
 8001716:	2100      	movs	r1, #0
 8001718:	5099      	str	r1, [r3, r2]
		counter++;
 800171a:	4b16      	ldr	r3, [pc, #88]	; (8001774 <esp_app_polling+0x88>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	4b14      	ldr	r3, [pc, #80]	; (8001774 <esp_app_polling+0x88>)
 8001722:	601a      	str	r2, [r3, #0]
		unsigned char test_text[255] = {0};
 8001724:	4b14      	ldr	r3, [pc, #80]	; (8001778 <esp_app_polling+0x8c>)
 8001726:	3301      	adds	r3, #1
 8001728:	33ff      	adds	r3, #255	; 0xff
 800172a:	19db      	adds	r3, r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	3304      	adds	r3, #4
 8001732:	22fb      	movs	r2, #251	; 0xfb
 8001734:	2100      	movs	r1, #0
 8001736:	0018      	movs	r0, r3
 8001738:	f003 ff6e 	bl	8005618 <memset>
		snprintf((char *)test_text,
 800173c:	4b0d      	ldr	r3, [pc, #52]	; (8001774 <esp_app_polling+0x88>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0e      	ldr	r2, [pc, #56]	; (800177c <esp_app_polling+0x90>)
 8001742:	0038      	movs	r0, r7
 8001744:	21ff      	movs	r1, #255	; 0xff
 8001746:	f003 ff33 	bl	80055b0 <sniprintf>
		   sizeof(test_text),
		   "The journey of life is filled with twists and turns, leading us down paths unknown. In the depths of uncertainty, we find strength to face the challenges ahead.Test number %d\r\n",
		   counter);

		queue_write_data(&_app._api.tx_queue, test_text, strlen((char *)test_text));
 800174a:	003b      	movs	r3, r7
 800174c:	0018      	movs	r0, r3
 800174e:	f7fe fcd9 	bl	8000104 <strlen>
 8001752:	0002      	movs	r2, r0
 8001754:	0039      	movs	r1, r7
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <esp_app_polling+0x94>)
 8001758:	0018      	movs	r0, r3
 800175a:	f000 f941 	bl	80019e0 <queue_write_data>
	}
}
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	46bd      	mov	sp, r7
 8001762:	b040      	add	sp, #256	; 0x100
 8001764:	bd80      	pop	{r7, pc}
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	20000134 	.word	0x20000134
 800176c:	00000955 	.word	0x00000955
 8001770:	00000958 	.word	0x00000958
 8001774:	20000a90 	.word	0x20000a90
 8001778:	ffffff00 	.word	0xffffff00
 800177c:	08006050 	.word	0x08006050
 8001780:	2000013c 	.word	0x2000013c

08001784 <write_into_api_rx_queue>:

/*
 * @Brief: ESP API queue filler
 * */
void write_into_api_rx_queue(unsigned char * rx_data, unsigned int rx_data_length)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
	queue_write_data(&_app._api.rx_queue, (unsigned char *)rx_data, rx_data_length);
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <write_into_api_rx_queue+0x28>)
 8001794:	0018      	movs	r0, r3
 8001796:	f000 f923 	bl	80019e0 <queue_write_data>
	_app._api.rx_timer = 0;
 800179a:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <write_into_api_rx_queue+0x2c>)
 800179c:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <write_into_api_rx_queue+0x30>)
 800179e:	2100      	movs	r1, #0
 80017a0:	5099      	str	r1, [r3, r2]
}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b002      	add	sp, #8
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	20000530 	.word	0x20000530
 80017b0:	20000134 	.word	0x20000134
 80017b4:	000005fc 	.word	0x000005fc

080017b8 <esp_set_parameters>:
/* -----------------------> GLOBAL FUNCTION END <----------------------- */


static void esp_set_parameters(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
	esp_set_wifi_ssid(&_app._api, WIFI_SSID);
 80017bc:	4a0c      	ldr	r2, [pc, #48]	; (80017f0 <esp_set_parameters+0x38>)
 80017be:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <esp_set_parameters+0x3c>)
 80017c0:	0011      	movs	r1, r2
 80017c2:	0018      	movs	r0, r3
 80017c4:	f7ff fcb2 	bl	800112c <esp_set_wifi_ssid>
	esp_set_wifi_password(&_app._api, WIFI_PASSWORD);
 80017c8:	4a0b      	ldr	r2, [pc, #44]	; (80017f8 <esp_set_parameters+0x40>)
 80017ca:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <esp_set_parameters+0x3c>)
 80017cc:	0011      	movs	r1, r2
 80017ce:	0018      	movs	r0, r3
 80017d0:	f7ff fcc8 	bl	8001164 <esp_set_wifi_password>
	esp_set_tcp_ip(&_app._api, TCP_IP);
 80017d4:	4a09      	ldr	r2, [pc, #36]	; (80017fc <esp_set_parameters+0x44>)
 80017d6:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <esp_set_parameters+0x3c>)
 80017d8:	0011      	movs	r1, r2
 80017da:	0018      	movs	r0, r3
 80017dc:	f7ff fce0 	bl	80011a0 <esp_set_tcp_ip>
	esp_set_tcp_port(&_app._api, TCP_PORT);
 80017e0:	4b04      	ldr	r3, [pc, #16]	; (80017f4 <esp_set_parameters+0x3c>)
 80017e2:	211c      	movs	r1, #28
 80017e4:	0018      	movs	r0, r3
 80017e6:	f7ff fcf9 	bl	80011dc <esp_set_tcp_port>
}
 80017ea:	46c0      	nop			; (mov r8, r8)
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	08006104 	.word	0x08006104
 80017f4:	20000134 	.word	0x20000134
 80017f8:	08006110 	.word	0x08006110
 80017fc:	08006120 	.word	0x08006120

08001800 <power_enable_fp>:
/* -------------------------------------------- */
static void power_enable_fp(void * esp_api_object)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	hardware_gpio_enable(GPIOB, GPIO_PIN_2);
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <power_enable_fp+0x1c>)
 800180a:	2104      	movs	r1, #4
 800180c:	0018      	movs	r0, r3
 800180e:	f7ff f8a9 	bl	8000964 <hardware_gpio_enable>
}
 8001812:	46c0      	nop			; (mov r8, r8)
 8001814:	46bd      	mov	sp, r7
 8001816:	b002      	add	sp, #8
 8001818:	bd80      	pop	{r7, pc}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	50000400 	.word	0x50000400

08001820 <power_disable_fp>:
/* --------------------------------------------- */
static void power_disable_fp(void * esp_api_object)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	hardware_gpio_disable(GPIOB, GPIO_PIN_2);
 8001828:	4b04      	ldr	r3, [pc, #16]	; (800183c <power_disable_fp+0x1c>)
 800182a:	2104      	movs	r1, #4
 800182c:	0018      	movs	r0, r3
 800182e:	f7ff f8ab 	bl	8000988 <hardware_gpio_disable>
}
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	46bd      	mov	sp, r7
 8001836:	b002      	add	sp, #8
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	50000400 	.word	0x50000400

08001840 <wifi_connection_success_fp>:
/* ------------------------------------------------------------------------------- */
static void wifi_connection_success_fp(void * called_by_object, void * esp_api_object)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
	_app.flag.wifi = WIFI_CONNECTION_SUCCESS;
 800184a:	4b04      	ldr	r3, [pc, #16]	; (800185c <wifi_connection_success_fp+0x1c>)
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <wifi_connection_success_fp+0x20>)
 800184e:	2101      	movs	r1, #1
 8001850:	5499      	strb	r1, [r3, r2]
}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	46bd      	mov	sp, r7
 8001856:	b002      	add	sp, #8
 8001858:	bd80      	pop	{r7, pc}
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	20000134 	.word	0x20000134
 8001860:	00000954 	.word	0x00000954

08001864 <wifi_connection_fail_fp>:
/* ----------------------------------------------------------------------------- */
static void wifi_connection_fail_fp(void * called_by_object, void * esp_api_object)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
	_app.flag.wifi = WIFI_CONNECTION_FAIL;
 800186e:	4b04      	ldr	r3, [pc, #16]	; (8001880 <wifi_connection_fail_fp+0x1c>)
 8001870:	4a04      	ldr	r2, [pc, #16]	; (8001884 <wifi_connection_fail_fp+0x20>)
 8001872:	2100      	movs	r1, #0
 8001874:	5499      	strb	r1, [r3, r2]
}
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	46bd      	mov	sp, r7
 800187a:	b002      	add	sp, #8
 800187c:	bd80      	pop	{r7, pc}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	20000134 	.word	0x20000134
 8001884:	00000954 	.word	0x00000954

08001888 <tcp_connection_success_fp>:
/* ------------------------------------------------------------------------------- */
static void tcp_connection_success_fp(void * called_by_object, void * esp_api_object)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
	_app.flag.tcp = TCP_CONNECTION_SUCCESS;
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <tcp_connection_success_fp+0x1c>)
 8001894:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <tcp_connection_success_fp+0x20>)
 8001896:	2103      	movs	r1, #3
 8001898:	5499      	strb	r1, [r3, r2]
}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	46bd      	mov	sp, r7
 800189e:	b002      	add	sp, #8
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	20000134 	.word	0x20000134
 80018a8:	00000955 	.word	0x00000955

080018ac <tcp_connection_fail_fp>:
/* ---------------------------------------------------------------------------- */
static void tcp_connection_fail_fp(void * called_by_object, void * esp_api_object)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
	_app.flag.tcp = TCP_CONNECTION_FAIL;
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <tcp_connection_fail_fp+0x1c>)
 80018b8:	4a04      	ldr	r2, [pc, #16]	; (80018cc <tcp_connection_fail_fp+0x20>)
 80018ba:	2102      	movs	r1, #2
 80018bc:	5499      	strb	r1, [r3, r2]
}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b002      	add	sp, #8
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	20000134 	.word	0x20000134
 80018cc:	00000955 	.word	0x00000955

080018d0 <transmit_data_fp>:
/* ---------------------------------------------------------------------------------------------------------------------------------- */
static void transmit_data_fp(void * called_by_object, void * esp_api_object, const unsigned char * rx_data, unsigned int rx_data_length)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 80018dc:	603b      	str	r3, [r7, #0]
	hardware_transmit_w_uart(rx_data, rx_data_length);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	0011      	movs	r1, r2
 80018e6:	0018      	movs	r0, r3
 80018e8:	f7ff f820 	bl	800092c <hardware_transmit_w_uart>
}
 80018ec:	46c0      	nop			; (mov r8, r8)
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b004      	add	sp, #16
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <received_data_fp>:
/* ---------------------------------------------------------------------------------------------------------------------------------- */
static void received_data_fp(void * called_by_object, void * esp_api_object, const unsigned char * rx_data, unsigned int rx_data_length)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	603b      	str	r3, [r7, #0]
	queue_write_data(&_app.queue, (unsigned char *)rx_data, rx_data_length);
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	6879      	ldr	r1, [r7, #4]
 8001906:	4b04      	ldr	r3, [pc, #16]	; (8001918 <received_data_fp+0x24>)
 8001908:	0018      	movs	r0, r3
 800190a:	f000 f869 	bl	80019e0 <queue_write_data>
}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	46bd      	mov	sp, r7
 8001912:	b004      	add	sp, #16
 8001914:	bd80      	pop	{r7, pc}
 8001916:	46c0      	nop			; (mov r8, r8)
 8001918:	20000888 	.word	0x20000888

0800191c <queue_create>:

/*
 * @Brief: Create queue function
 * */
queue_return_type_e queue_create(queue_t * self)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	if(!self) {return QUEUE_FAIL;}
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <queue_create+0x12>
 800192a:	2300      	movs	r3, #0
 800192c:	e004      	b.n	8001938 <queue_create+0x1c>

	queue_clean_up(self);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	0018      	movs	r0, r3
 8001932:	f000 f805 	bl	8001940 <queue_clean_up>

	return QUEUE_SUCCESS;
 8001936:	2301      	movs	r3, #1
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b002      	add	sp, #8
 800193e:	bd80      	pop	{r7, pc}

08001940 <queue_clean_up>:

/*
 * @Brief: Cleans the whole queue buffer.
 * */
queue_return_type_e queue_clean_up(queue_t * self)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	if(!self) {return QUEUE_FAIL;}
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <queue_clean_up+0x12>
 800194e:	2300      	movs	r3, #0
 8001950:	e01a      	b.n	8001988 <queue_clean_up+0x48>

	self->head 	= 0;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
	self->index 	= 0;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
	self->tail 	= 0;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	605a      	str	r2, [r3, #4]

	for (int index = 0; index < QUEUE_SIZE; index++)
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	e008      	b.n	800197c <queue_clean_up+0x3c>
	{
		self->buffer[index] = '\0';
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	18d3      	adds	r3, r2, r3
 8001970:	330c      	adds	r3, #12
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
	for (int index = 0; index < QUEUE_SIZE; index++)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3301      	adds	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	23fa      	movs	r3, #250	; 0xfa
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	429a      	cmp	r2, r3
 8001984:	dbf1      	blt.n	800196a <queue_clean_up+0x2a>
	}

	return QUEUE_SUCCESS;
 8001986:	2301      	movs	r3, #1
}
 8001988:	0018      	movs	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	b004      	add	sp, #16
 800198e:	bd80      	pop	{r7, pc}

08001990 <queue_is_empty>:

/*
 * @Brief: Gives the info about the queue. If the queue is empty it returns 1 otherwise 0.
 * */
queue_size_return_type_e queue_is_empty(queue_t * self)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	if(self->head == self->tail) {return QUEUE_IS_EMPTY;}
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d101      	bne.n	80019a8 <queue_is_empty+0x18>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <queue_is_empty+0x1a>

	return QUEUE_IS_NOT_EMPTY;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	0018      	movs	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b002      	add	sp, #8
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <queue_get_unreaden_size>:

/*
 * @Brief: Gives the info about the current queue size.
 * */
unsigned int queue_get_unreaden_size(queue_t * self)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b084      	sub	sp, #16
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
	unsigned int unreaden_size = self->head - self->tail;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	60fb      	str	r3, [r7, #12]
	if(unreaden_size < 0)
	{
		unreaden_size = self->head + (QUEUE_SIZE - self->tail);
	}

	if(self->head == self->tail) {return 0;}
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d101      	bne.n	80019d6 <queue_get_unreaden_size+0x24>
 80019d2:	2300      	movs	r3, #0
 80019d4:	e000      	b.n	80019d8 <queue_get_unreaden_size+0x26>

	return unreaden_size;
 80019d6:	68fb      	ldr	r3, [r7, #12]
}
 80019d8:	0018      	movs	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	b004      	add	sp, #16
 80019de:	bd80      	pop	{r7, pc}

080019e0 <queue_write_data>:
 * @Brief: Helps write data to queue buffer. This buffer is circular.
 * */
void queue_write_data(queue_t * self,
					  unsigned char* in_data,
					  unsigned int in_data_length)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
	if(self == NULL || in_data == NULL || in_data_length < 1) {return;}
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d02c      	beq.n	8001a4c <queue_write_data+0x6c>
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d029      	beq.n	8001a4c <queue_write_data+0x6c>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d026      	beq.n	8001a4c <queue_write_data+0x6c>

	do
	{
		self->buffer[self->head] = in_data[self->index];
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	18d2      	adds	r2, r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	7811      	ldrb	r1, [r2, #0]
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	18d3      	adds	r3, r2, r3
 8001a10:	1c0a      	adds	r2, r1, #0
 8001a12:	731a      	strb	r2, [r3, #12]

		self->head++;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	601a      	str	r2, [r3, #0]

		if(self->head > (QUEUE_SIZE - 1)) {self->head = 0;}
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	23fa      	movs	r3, #250	; 0xfa
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d302      	bcc.n	8001a30 <queue_write_data+0x50>
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]

		self->index++;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	1c5a      	adds	r2, r3, #1
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	609a      	str	r2, [r3, #8]
	}while(self->index < in_data_length);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d8dc      	bhi.n	80019fe <queue_write_data+0x1e>

	self->index = 0;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	e000      	b.n	8001a4e <queue_write_data+0x6e>
	if(self == NULL || in_data == NULL || in_data_length < 1) {return;}
 8001a4c:	46c0      	nop			; (mov r8, r8)
}
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	b004      	add	sp, #16
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <queue_read_data>:
 * @Brief: Helps read data from queue buffer.
 * */
void queue_read_data(queue_t* self,
					 unsigned char* out_data,
					 unsigned int out_data_length)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	if(self == NULL || out_data_length < 1) {return;}
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d039      	beq.n	8001ada <queue_read_data+0x86>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d036      	beq.n	8001ada <queue_read_data+0x86>

	do
	{
		if(!queue_is_empty(self))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f7ff ff8e 	bl	8001990 <queue_is_empty>
 8001a74:	1e03      	subs	r3, r0, #0
 8001a76:	d12b      	bne.n	8001ad0 <queue_read_data+0x7c>
		{
			*(out_data + self->index) = self->buffer[self->tail];
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	18cb      	adds	r3, r1, r3
 8001a84:	68f9      	ldr	r1, [r7, #12]
 8001a86:	188a      	adds	r2, r1, r2
 8001a88:	7b12      	ldrb	r2, [r2, #12]
 8001a8a:	701a      	strb	r2, [r3, #0]

			self->tail++;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	1c5a      	adds	r2, r3, #1
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	605a      	str	r2, [r3, #4]

			if(self->tail > (QUEUE_SIZE - 1)) {self->tail = 0;}
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	23fa      	movs	r3, #250	; 0xfa
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d302      	bcc.n	8001aa8 <queue_read_data+0x54>
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]

			self->index++;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	609a      	str	r2, [r3, #8]

			if (self->index > (QUEUE_SIZE - 1)) {
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	23fa      	movs	r3, #250	; 0xfa
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d302      	bcc.n	8001ac4 <queue_read_data+0x70>
				self->index = 0;}
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
		else
		{
			break;
		}

	}while(self->index < out_data_length);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d8ce      	bhi.n	8001a6c <queue_read_data+0x18>
 8001ace:	e000      	b.n	8001ad2 <queue_read_data+0x7e>
			break;
 8001ad0:	46c0      	nop			; (mov r8, r8)

	self->index = 0;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	e000      	b.n	8001adc <queue_read_data+0x88>
	if(self == NULL || out_data_length < 1) {return;}
 8001ada:	46c0      	nop			; (mov r8, r8)
}
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b004      	add	sp, #16
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001aea:	1dfb      	adds	r3, r7, #7
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <HAL_Init+0x3c>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b0a      	ldr	r3, [pc, #40]	; (8001b20 <HAL_Init+0x3c>)
 8001af6:	2180      	movs	r1, #128	; 0x80
 8001af8:	0049      	lsls	r1, r1, #1
 8001afa:	430a      	orrs	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001afe:	2003      	movs	r0, #3
 8001b00:	f000 f810 	bl	8001b24 <HAL_InitTick>
 8001b04:	1e03      	subs	r3, r0, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001b08:	1dfb      	adds	r3, r7, #7
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	701a      	strb	r2, [r3, #0]
 8001b0e:	e001      	b.n	8001b14 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001b10:	f7fe fdba 	bl	8000688 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b14:	1dfb      	adds	r3, r7, #7
 8001b16:	781b      	ldrb	r3, [r3, #0]
}
 8001b18:	0018      	movs	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	b002      	add	sp, #8
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40022000 	.word	0x40022000

08001b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b24:	b590      	push	{r4, r7, lr}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	2200      	movs	r2, #0
 8001b32:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001b34:	4b1d      	ldr	r3, [pc, #116]	; (8001bac <HAL_InitTick+0x88>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d02b      	beq.n	8001b94 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001b3c:	4b1c      	ldr	r3, [pc, #112]	; (8001bb0 <HAL_InitTick+0x8c>)
 8001b3e:	681c      	ldr	r4, [r3, #0]
 8001b40:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <HAL_InitTick+0x88>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	0019      	movs	r1, r3
 8001b46:	23fa      	movs	r3, #250	; 0xfa
 8001b48:	0098      	lsls	r0, r3, #2
 8001b4a:	f7fe faed 	bl	8000128 <__udivsi3>
 8001b4e:	0003      	movs	r3, r0
 8001b50:	0019      	movs	r1, r3
 8001b52:	0020      	movs	r0, r4
 8001b54:	f7fe fae8 	bl	8000128 <__udivsi3>
 8001b58:	0003      	movs	r3, r0
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f000 f93d 	bl	8001dda <HAL_SYSTICK_Config>
 8001b60:	1e03      	subs	r3, r0, #0
 8001b62:	d112      	bne.n	8001b8a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d80a      	bhi.n	8001b80 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	425b      	negs	r3, r3
 8001b70:	2200      	movs	r2, #0
 8001b72:	0018      	movs	r0, r3
 8001b74:	f000 f90c 	bl	8001d90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_InitTick+0x90>)
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	e00d      	b.n	8001b9c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001b80:	230f      	movs	r3, #15
 8001b82:	18fb      	adds	r3, r7, r3
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e008      	b.n	8001b9c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b8a:	230f      	movs	r3, #15
 8001b8c:	18fb      	adds	r3, r7, r3
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	e003      	b.n	8001b9c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b94:	230f      	movs	r3, #15
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	2201      	movs	r2, #1
 8001b9a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001b9c:	230f      	movs	r3, #15
 8001b9e:	18fb      	adds	r3, r7, r3
 8001ba0:	781b      	ldrb	r3, [r3, #0]
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b005      	add	sp, #20
 8001ba8:	bd90      	pop	{r4, r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	20000028 	.word	0x20000028
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	20000024 	.word	0x20000024

08001bb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <HAL_IncTick+0x1c>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	001a      	movs	r2, r3
 8001bc2:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <HAL_IncTick+0x20>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	18d2      	adds	r2, r2, r3
 8001bc8:	4b03      	ldr	r3, [pc, #12]	; (8001bd8 <HAL_IncTick+0x20>)
 8001bca:	601a      	str	r2, [r3, #0]
}
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	20000028 	.word	0x20000028
 8001bd8:	20000a94 	.word	0x20000a94

08001bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  return uwTick;
 8001be0:	4b02      	ldr	r3, [pc, #8]	; (8001bec <HAL_GetTick+0x10>)
 8001be2:	681b      	ldr	r3, [r3, #0]
}
 8001be4:	0018      	movs	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	46c0      	nop			; (mov r8, r8)
 8001bec:	20000a94 	.word	0x20000a94

08001bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf8:	f7ff fff0 	bl	8001bdc <HAL_GetTick>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	3301      	adds	r3, #1
 8001c08:	d005      	beq.n	8001c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <HAL_Delay+0x44>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	001a      	movs	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	189b      	adds	r3, r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c16:	46c0      	nop			; (mov r8, r8)
 8001c18:	f7ff ffe0 	bl	8001bdc <HAL_GetTick>
 8001c1c:	0002      	movs	r2, r0
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d8f7      	bhi.n	8001c18 <HAL_Delay+0x28>
  {
  }
}
 8001c28:	46c0      	nop			; (mov r8, r8)
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b004      	add	sp, #16
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	20000028 	.word	0x20000028

08001c38 <__NVIC_EnableIRQ>:
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	0002      	movs	r2, r0
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	1dfb      	adds	r3, r7, #7
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b7f      	cmp	r3, #127	; 0x7f
 8001c4a:	d809      	bhi.n	8001c60 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c4c:	1dfb      	adds	r3, r7, #7
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	001a      	movs	r2, r3
 8001c52:	231f      	movs	r3, #31
 8001c54:	401a      	ands	r2, r3
 8001c56:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <__NVIC_EnableIRQ+0x30>)
 8001c58:	2101      	movs	r1, #1
 8001c5a:	4091      	lsls	r1, r2
 8001c5c:	000a      	movs	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]
}
 8001c60:	46c0      	nop			; (mov r8, r8)
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b002      	add	sp, #8
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	e000e100 	.word	0xe000e100

08001c6c <__NVIC_SetPriority>:
{
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	0002      	movs	r2, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	1dfb      	adds	r3, r7, #7
 8001c78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b7f      	cmp	r3, #127	; 0x7f
 8001c80:	d828      	bhi.n	8001cd4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c82:	4a2f      	ldr	r2, [pc, #188]	; (8001d40 <__NVIC_SetPriority+0xd4>)
 8001c84:	1dfb      	adds	r3, r7, #7
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	089b      	lsrs	r3, r3, #2
 8001c8c:	33c0      	adds	r3, #192	; 0xc0
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	589b      	ldr	r3, [r3, r2]
 8001c92:	1dfa      	adds	r2, r7, #7
 8001c94:	7812      	ldrb	r2, [r2, #0]
 8001c96:	0011      	movs	r1, r2
 8001c98:	2203      	movs	r2, #3
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	00d2      	lsls	r2, r2, #3
 8001c9e:	21ff      	movs	r1, #255	; 0xff
 8001ca0:	4091      	lsls	r1, r2
 8001ca2:	000a      	movs	r2, r1
 8001ca4:	43d2      	mvns	r2, r2
 8001ca6:	401a      	ands	r2, r3
 8001ca8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	019b      	lsls	r3, r3, #6
 8001cae:	22ff      	movs	r2, #255	; 0xff
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	1dfb      	adds	r3, r7, #7
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	2303      	movs	r3, #3
 8001cba:	4003      	ands	r3, r0
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cc0:	481f      	ldr	r0, [pc, #124]	; (8001d40 <__NVIC_SetPriority+0xd4>)
 8001cc2:	1dfb      	adds	r3, r7, #7
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	b25b      	sxtb	r3, r3
 8001cc8:	089b      	lsrs	r3, r3, #2
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	33c0      	adds	r3, #192	; 0xc0
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	501a      	str	r2, [r3, r0]
}
 8001cd2:	e031      	b.n	8001d38 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cd4:	4a1b      	ldr	r2, [pc, #108]	; (8001d44 <__NVIC_SetPriority+0xd8>)
 8001cd6:	1dfb      	adds	r3, r7, #7
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	0019      	movs	r1, r3
 8001cdc:	230f      	movs	r3, #15
 8001cde:	400b      	ands	r3, r1
 8001ce0:	3b08      	subs	r3, #8
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	3306      	adds	r3, #6
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	18d3      	adds	r3, r2, r3
 8001cea:	3304      	adds	r3, #4
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	1dfa      	adds	r2, r7, #7
 8001cf0:	7812      	ldrb	r2, [r2, #0]
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	400a      	ands	r2, r1
 8001cf8:	00d2      	lsls	r2, r2, #3
 8001cfa:	21ff      	movs	r1, #255	; 0xff
 8001cfc:	4091      	lsls	r1, r2
 8001cfe:	000a      	movs	r2, r1
 8001d00:	43d2      	mvns	r2, r2
 8001d02:	401a      	ands	r2, r3
 8001d04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	019b      	lsls	r3, r3, #6
 8001d0a:	22ff      	movs	r2, #255	; 0xff
 8001d0c:	401a      	ands	r2, r3
 8001d0e:	1dfb      	adds	r3, r7, #7
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	0018      	movs	r0, r3
 8001d14:	2303      	movs	r3, #3
 8001d16:	4003      	ands	r3, r0
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d1c:	4809      	ldr	r0, [pc, #36]	; (8001d44 <__NVIC_SetPriority+0xd8>)
 8001d1e:	1dfb      	adds	r3, r7, #7
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	001c      	movs	r4, r3
 8001d24:	230f      	movs	r3, #15
 8001d26:	4023      	ands	r3, r4
 8001d28:	3b08      	subs	r3, #8
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	3306      	adds	r3, #6
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	18c3      	adds	r3, r0, r3
 8001d34:	3304      	adds	r3, #4
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	46c0      	nop			; (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b003      	add	sp, #12
 8001d3e:	bd90      	pop	{r4, r7, pc}
 8001d40:	e000e100 	.word	0xe000e100
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	1e5a      	subs	r2, r3, #1
 8001d54:	2380      	movs	r3, #128	; 0x80
 8001d56:	045b      	lsls	r3, r3, #17
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d301      	bcc.n	8001d60 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e010      	b.n	8001d82 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d60:	4b0a      	ldr	r3, [pc, #40]	; (8001d8c <SysTick_Config+0x44>)
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	3a01      	subs	r2, #1
 8001d66:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d68:	2301      	movs	r3, #1
 8001d6a:	425b      	negs	r3, r3
 8001d6c:	2103      	movs	r1, #3
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f7ff ff7c 	bl	8001c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <SysTick_Config+0x44>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7a:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <SysTick_Config+0x44>)
 8001d7c:	2207      	movs	r2, #7
 8001d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	0018      	movs	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b002      	add	sp, #8
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	e000e010 	.word	0xe000e010

08001d90 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	187b      	adds	r3, r7, r1
 8001d9e:	1c02      	adds	r2, r0, #0
 8001da0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	187b      	adds	r3, r7, r1
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	0011      	movs	r1, r2
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7ff ff5d 	bl	8001c6c <__NVIC_SetPriority>
}
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b004      	add	sp, #16
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	1dfb      	adds	r3, r7, #7
 8001dc4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc6:	1dfb      	adds	r3, r7, #7
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	b25b      	sxtb	r3, r3
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff ff33 	bl	8001c38 <__NVIC_EnableIRQ>
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b002      	add	sp, #8
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff ffaf 	bl	8001d48 <SysTick_Config>
 8001dea:	0003      	movs	r3, r0
}
 8001dec:	0018      	movs	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b002      	add	sp, #8
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e04f      	b.n	8001ea6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2225      	movs	r2, #37	; 0x25
 8001e0a:	5c9b      	ldrb	r3, [r3, r2]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d008      	beq.n	8001e24 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2204      	movs	r2, #4
 8001e16:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2224      	movs	r2, #36	; 0x24
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e040      	b.n	8001ea6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	210e      	movs	r1, #14
 8001e30:	438a      	bics	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e3e:	491c      	ldr	r1, [pc, #112]	; (8001eb0 <HAL_DMA_Abort+0xbc>)
 8001e40:	400a      	ands	r2, r1
 8001e42:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2101      	movs	r1, #1
 8001e50:	438a      	bics	r2, r1
 8001e52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e58:	221c      	movs	r2, #28
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e60:	2101      	movs	r1, #1
 8001e62:	4091      	lsls	r1, r2
 8001e64:	000a      	movs	r2, r1
 8001e66:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001e70:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00c      	beq.n	8001e94 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e84:	490a      	ldr	r1, [pc, #40]	; (8001eb0 <HAL_DMA_Abort+0xbc>)
 8001e86:	400a      	ands	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001e92:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2225      	movs	r2, #37	; 0x25
 8001e98:	2101      	movs	r1, #1
 8001e9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2224      	movs	r2, #36	; 0x24
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b002      	add	sp, #8
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	fffffeff 	.word	0xfffffeff

08001eb4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ebc:	210f      	movs	r1, #15
 8001ebe:	187b      	adds	r3, r7, r1
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2225      	movs	r2, #37	; 0x25
 8001ec8:	5c9b      	ldrb	r3, [r3, r2]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d006      	beq.n	8001ede <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2204      	movs	r2, #4
 8001ed4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001ed6:	187b      	adds	r3, r7, r1
 8001ed8:	2201      	movs	r2, #1
 8001eda:	701a      	strb	r2, [r3, #0]
 8001edc:	e048      	b.n	8001f70 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	210e      	movs	r1, #14
 8001eea:	438a      	bics	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2101      	movs	r1, #1
 8001efa:	438a      	bics	r2, r1
 8001efc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f08:	491d      	ldr	r1, [pc, #116]	; (8001f80 <HAL_DMA_Abort_IT+0xcc>)
 8001f0a:	400a      	ands	r2, r1
 8001f0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f12:	221c      	movs	r2, #28
 8001f14:	401a      	ands	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	4091      	lsls	r1, r2
 8001f1e:	000a      	movs	r2, r1
 8001f20:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f2a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00c      	beq.n	8001f4e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f3e:	4910      	ldr	r1, [pc, #64]	; (8001f80 <HAL_DMA_Abort_IT+0xcc>)
 8001f40:	400a      	ands	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001f4c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2225      	movs	r2, #37	; 0x25
 8001f52:	2101      	movs	r1, #1
 8001f54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2224      	movs	r2, #36	; 0x24
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d004      	beq.n	8001f70 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	0010      	movs	r0, r2
 8001f6e:	4798      	blx	r3
    }
  }
  return status;
 8001f70:	230f      	movs	r3, #15
 8001f72:	18fb      	adds	r3, r7, r3
 8001f74:	781b      	ldrb	r3, [r3, #0]
}
 8001f76:	0018      	movs	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	b004      	add	sp, #16
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	fffffeff 	.word	0xfffffeff

08001f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f92:	e14d      	b.n	8002230 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2101      	movs	r1, #1
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	4091      	lsls	r1, r2
 8001f9e:	000a      	movs	r2, r1
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d100      	bne.n	8001fac <HAL_GPIO_Init+0x28>
 8001faa:	e13e      	b.n	800222a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2203      	movs	r2, #3
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d005      	beq.n	8001fc4 <HAL_GPIO_Init+0x40>
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d130      	bne.n	8002026 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	2203      	movs	r2, #3
 8001fd0:	409a      	lsls	r2, r3
 8001fd2:	0013      	movs	r3, r2
 8001fd4:	43da      	mvns	r2, r3
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68da      	ldr	r2, [r3, #12]
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	0013      	movs	r3, r2
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	409a      	lsls	r2, r3
 8002000:	0013      	movs	r3, r2
 8002002:	43da      	mvns	r2, r3
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	091b      	lsrs	r3, r3, #4
 8002010:	2201      	movs	r2, #1
 8002012:	401a      	ands	r2, r3
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	409a      	lsls	r2, r3
 8002018:	0013      	movs	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2203      	movs	r2, #3
 800202c:	4013      	ands	r3, r2
 800202e:	2b03      	cmp	r3, #3
 8002030:	d017      	beq.n	8002062 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	2203      	movs	r2, #3
 800203e:	409a      	lsls	r2, r3
 8002040:	0013      	movs	r3, r2
 8002042:	43da      	mvns	r2, r3
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4013      	ands	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	409a      	lsls	r2, r3
 8002054:	0013      	movs	r3, r2
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2203      	movs	r2, #3
 8002068:	4013      	ands	r3, r2
 800206a:	2b02      	cmp	r3, #2
 800206c:	d123      	bne.n	80020b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	08da      	lsrs	r2, r3, #3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3208      	adds	r2, #8
 8002076:	0092      	lsls	r2, r2, #2
 8002078:	58d3      	ldr	r3, [r2, r3]
 800207a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	2207      	movs	r2, #7
 8002080:	4013      	ands	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	220f      	movs	r2, #15
 8002086:	409a      	lsls	r2, r3
 8002088:	0013      	movs	r3, r2
 800208a:	43da      	mvns	r2, r3
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	691a      	ldr	r2, [r3, #16]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	2107      	movs	r1, #7
 800209a:	400b      	ands	r3, r1
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	409a      	lsls	r2, r3
 80020a0:	0013      	movs	r3, r2
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	08da      	lsrs	r2, r3, #3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3208      	adds	r2, #8
 80020b0:	0092      	lsls	r2, r2, #2
 80020b2:	6939      	ldr	r1, [r7, #16]
 80020b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	2203      	movs	r2, #3
 80020c2:	409a      	lsls	r2, r3
 80020c4:	0013      	movs	r3, r2
 80020c6:	43da      	mvns	r2, r3
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	4013      	ands	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2203      	movs	r2, #3
 80020d4:	401a      	ands	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	409a      	lsls	r2, r3
 80020dc:	0013      	movs	r3, r2
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	23c0      	movs	r3, #192	; 0xc0
 80020f0:	029b      	lsls	r3, r3, #10
 80020f2:	4013      	ands	r3, r2
 80020f4:	d100      	bne.n	80020f8 <HAL_GPIO_Init+0x174>
 80020f6:	e098      	b.n	800222a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80020f8:	4a53      	ldr	r2, [pc, #332]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	089b      	lsrs	r3, r3, #2
 80020fe:	3318      	adds	r3, #24
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	589b      	ldr	r3, [r3, r2]
 8002104:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	2203      	movs	r2, #3
 800210a:	4013      	ands	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	220f      	movs	r2, #15
 8002110:	409a      	lsls	r2, r3
 8002112:	0013      	movs	r3, r2
 8002114:	43da      	mvns	r2, r3
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	4013      	ands	r3, r2
 800211a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	23a0      	movs	r3, #160	; 0xa0
 8002120:	05db      	lsls	r3, r3, #23
 8002122:	429a      	cmp	r2, r3
 8002124:	d019      	beq.n	800215a <HAL_GPIO_Init+0x1d6>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a48      	ldr	r2, [pc, #288]	; (800224c <HAL_GPIO_Init+0x2c8>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d013      	beq.n	8002156 <HAL_GPIO_Init+0x1d2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a47      	ldr	r2, [pc, #284]	; (8002250 <HAL_GPIO_Init+0x2cc>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00d      	beq.n	8002152 <HAL_GPIO_Init+0x1ce>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a46      	ldr	r2, [pc, #280]	; (8002254 <HAL_GPIO_Init+0x2d0>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d007      	beq.n	800214e <HAL_GPIO_Init+0x1ca>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a45      	ldr	r2, [pc, #276]	; (8002258 <HAL_GPIO_Init+0x2d4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d101      	bne.n	800214a <HAL_GPIO_Init+0x1c6>
 8002146:	2304      	movs	r3, #4
 8002148:	e008      	b.n	800215c <HAL_GPIO_Init+0x1d8>
 800214a:	2305      	movs	r3, #5
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x1d8>
 800214e:	2303      	movs	r3, #3
 8002150:	e004      	b.n	800215c <HAL_GPIO_Init+0x1d8>
 8002152:	2302      	movs	r3, #2
 8002154:	e002      	b.n	800215c <HAL_GPIO_Init+0x1d8>
 8002156:	2301      	movs	r3, #1
 8002158:	e000      	b.n	800215c <HAL_GPIO_Init+0x1d8>
 800215a:	2300      	movs	r3, #0
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	2103      	movs	r1, #3
 8002160:	400a      	ands	r2, r1
 8002162:	00d2      	lsls	r2, r2, #3
 8002164:	4093      	lsls	r3, r2
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800216c:	4936      	ldr	r1, [pc, #216]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	089b      	lsrs	r3, r3, #2
 8002172:	3318      	adds	r3, #24
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800217a:	4b33      	ldr	r3, [pc, #204]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	43da      	mvns	r2, r3
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	035b      	lsls	r3, r3, #13
 8002192:	4013      	ands	r3, r2
 8002194:	d003      	beq.n	800219e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4313      	orrs	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800219e:	4b2a      	ldr	r3, [pc, #168]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80021a4:	4b28      	ldr	r3, [pc, #160]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	43da      	mvns	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	039b      	lsls	r3, r3, #14
 80021bc:	4013      	ands	r3, r2
 80021be:	d003      	beq.n	80021c8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021c8:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80021ce:	4a1e      	ldr	r2, [pc, #120]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80021d0:	2384      	movs	r3, #132	; 0x84
 80021d2:	58d3      	ldr	r3, [r2, r3]
 80021d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	43da      	mvns	r2, r3
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4013      	ands	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	029b      	lsls	r3, r3, #10
 80021e8:	4013      	ands	r3, r2
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021f4:	4914      	ldr	r1, [pc, #80]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80021f6:	2284      	movs	r2, #132	; 0x84
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80021fc:	4a12      	ldr	r2, [pc, #72]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	58d3      	ldr	r3, [r2, r3]
 8002202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	43da      	mvns	r2, r3
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4013      	ands	r3, r2
 800220c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	2380      	movs	r3, #128	; 0x80
 8002214:	025b      	lsls	r3, r3, #9
 8002216:	4013      	ands	r3, r2
 8002218:	d003      	beq.n	8002222 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4313      	orrs	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002222:	4909      	ldr	r1, [pc, #36]	; (8002248 <HAL_GPIO_Init+0x2c4>)
 8002224:	2280      	movs	r2, #128	; 0x80
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	3301      	adds	r3, #1
 800222e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	40da      	lsrs	r2, r3
 8002238:	1e13      	subs	r3, r2, #0
 800223a:	d000      	beq.n	800223e <HAL_GPIO_Init+0x2ba>
 800223c:	e6aa      	b.n	8001f94 <HAL_GPIO_Init+0x10>
  }
}
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	46c0      	nop			; (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	b006      	add	sp, #24
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40021800 	.word	0x40021800
 800224c:	50000400 	.word	0x50000400
 8002250:	50000800 	.word	0x50000800
 8002254:	50000c00 	.word	0x50000c00
 8002258:	50001000 	.word	0x50001000

0800225c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	0008      	movs	r0, r1
 8002266:	0011      	movs	r1, r2
 8002268:	1cbb      	adds	r3, r7, #2
 800226a:	1c02      	adds	r2, r0, #0
 800226c:	801a      	strh	r2, [r3, #0]
 800226e:	1c7b      	adds	r3, r7, #1
 8002270:	1c0a      	adds	r2, r1, #0
 8002272:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002274:	1c7b      	adds	r3, r7, #1
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d004      	beq.n	8002286 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800227c:	1cbb      	adds	r3, r7, #2
 800227e:	881a      	ldrh	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002284:	e003      	b.n	800228e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002286:	1cbb      	adds	r3, r7, #2
 8002288:	881a      	ldrh	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	46bd      	mov	sp, r7
 8002292:	b002      	add	sp, #8
 8002294:	bd80      	pop	{r7, pc}
	...

08002298 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80022a0:	4b19      	ldr	r3, [pc, #100]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a19      	ldr	r2, [pc, #100]	; (800230c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	0019      	movs	r1, r3
 80022aa:	4b17      	ldr	r3, [pc, #92]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	2380      	movs	r3, #128	; 0x80
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d11f      	bne.n	80022fc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80022bc:	4b14      	ldr	r3, [pc, #80]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	0013      	movs	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	189b      	adds	r3, r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4912      	ldr	r1, [pc, #72]	; (8002314 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80022ca:	0018      	movs	r0, r3
 80022cc:	f7fd ff2c 	bl	8000128 <__udivsi3>
 80022d0:	0003      	movs	r3, r0
 80022d2:	3301      	adds	r3, #1
 80022d4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022d6:	e008      	b.n	80022ea <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d003      	beq.n	80022e6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	3b01      	subs	r3, #1
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	e001      	b.n	80022ea <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e009      	b.n	80022fe <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022ea:	4b07      	ldr	r3, [pc, #28]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	2380      	movs	r3, #128	; 0x80
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	401a      	ands	r2, r3
 80022f4:	2380      	movs	r3, #128	; 0x80
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d0ed      	beq.n	80022d8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	0018      	movs	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	b004      	add	sp, #16
 8002304:	bd80      	pop	{r7, pc}
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	40007000 	.word	0x40007000
 800230c:	fffff9ff 	.word	0xfffff9ff
 8002310:	20000000 	.word	0x20000000
 8002314:	000f4240 	.word	0x000f4240

08002318 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800231c:	4b03      	ldr	r3, [pc, #12]	; (800232c <LL_RCC_GetAPB1Prescaler+0x14>)
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	23e0      	movs	r3, #224	; 0xe0
 8002322:	01db      	lsls	r3, r3, #7
 8002324:	4013      	ands	r3, r2
}
 8002326:	0018      	movs	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40021000 	.word	0x40021000

08002330 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b088      	sub	sp, #32
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	f000 fb50 	bl	80029e4 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2201      	movs	r2, #1
 800234a:	4013      	ands	r3, r2
 800234c:	d100      	bne.n	8002350 <HAL_RCC_OscConfig+0x20>
 800234e:	e07c      	b.n	800244a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002350:	4bc3      	ldr	r3, [pc, #780]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2238      	movs	r2, #56	; 0x38
 8002356:	4013      	ands	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800235a:	4bc1      	ldr	r3, [pc, #772]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	2203      	movs	r2, #3
 8002360:	4013      	ands	r3, r2
 8002362:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	2b10      	cmp	r3, #16
 8002368:	d102      	bne.n	8002370 <HAL_RCC_OscConfig+0x40>
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	2b03      	cmp	r3, #3
 800236e:	d002      	beq.n	8002376 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	2b08      	cmp	r3, #8
 8002374:	d10b      	bne.n	800238e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002376:	4bba      	ldr	r3, [pc, #744]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	029b      	lsls	r3, r3, #10
 800237e:	4013      	ands	r3, r2
 8002380:	d062      	beq.n	8002448 <HAL_RCC_OscConfig+0x118>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d15e      	bne.n	8002448 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e32a      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	025b      	lsls	r3, r3, #9
 8002396:	429a      	cmp	r2, r3
 8002398:	d107      	bne.n	80023aa <HAL_RCC_OscConfig+0x7a>
 800239a:	4bb1      	ldr	r3, [pc, #708]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	4bb0      	ldr	r3, [pc, #704]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023a0:	2180      	movs	r1, #128	; 0x80
 80023a2:	0249      	lsls	r1, r1, #9
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	e020      	b.n	80023ec <HAL_RCC_OscConfig+0xbc>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	23a0      	movs	r3, #160	; 0xa0
 80023b0:	02db      	lsls	r3, r3, #11
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d10e      	bne.n	80023d4 <HAL_RCC_OscConfig+0xa4>
 80023b6:	4baa      	ldr	r3, [pc, #680]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	4ba9      	ldr	r3, [pc, #676]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023bc:	2180      	movs	r1, #128	; 0x80
 80023be:	02c9      	lsls	r1, r1, #11
 80023c0:	430a      	orrs	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	4ba6      	ldr	r3, [pc, #664]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4ba5      	ldr	r3, [pc, #660]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023ca:	2180      	movs	r1, #128	; 0x80
 80023cc:	0249      	lsls	r1, r1, #9
 80023ce:	430a      	orrs	r2, r1
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	e00b      	b.n	80023ec <HAL_RCC_OscConfig+0xbc>
 80023d4:	4ba2      	ldr	r3, [pc, #648]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4ba1      	ldr	r3, [pc, #644]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023da:	49a2      	ldr	r1, [pc, #648]	; (8002664 <HAL_RCC_OscConfig+0x334>)
 80023dc:	400a      	ands	r2, r1
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	4b9f      	ldr	r3, [pc, #636]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b9e      	ldr	r3, [pc, #632]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80023e6:	49a0      	ldr	r1, [pc, #640]	; (8002668 <HAL_RCC_OscConfig+0x338>)
 80023e8:	400a      	ands	r2, r1
 80023ea:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d014      	beq.n	800241e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f4:	f7ff fbf2 	bl	8001bdc <HAL_GetTick>
 80023f8:	0003      	movs	r3, r0
 80023fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023fe:	f7ff fbed 	bl	8001bdc <HAL_GetTick>
 8002402:	0002      	movs	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b64      	cmp	r3, #100	; 0x64
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e2e9      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002410:	4b93      	ldr	r3, [pc, #588]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	2380      	movs	r3, #128	; 0x80
 8002416:	029b      	lsls	r3, r3, #10
 8002418:	4013      	ands	r3, r2
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0xce>
 800241c:	e015      	b.n	800244a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241e:	f7ff fbdd 	bl	8001bdc <HAL_GetTick>
 8002422:	0003      	movs	r3, r0
 8002424:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002428:	f7ff fbd8 	bl	8001bdc <HAL_GetTick>
 800242c:	0002      	movs	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b64      	cmp	r3, #100	; 0x64
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e2d4      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800243a:	4b89      	ldr	r3, [pc, #548]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	2380      	movs	r3, #128	; 0x80
 8002440:	029b      	lsls	r3, r3, #10
 8002442:	4013      	ands	r3, r2
 8002444:	d1f0      	bne.n	8002428 <HAL_RCC_OscConfig+0xf8>
 8002446:	e000      	b.n	800244a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002448:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2202      	movs	r2, #2
 8002450:	4013      	ands	r3, r2
 8002452:	d100      	bne.n	8002456 <HAL_RCC_OscConfig+0x126>
 8002454:	e099      	b.n	800258a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002456:	4b82      	ldr	r3, [pc, #520]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2238      	movs	r2, #56	; 0x38
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002460:	4b7f      	ldr	r3, [pc, #508]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	2203      	movs	r2, #3
 8002466:	4013      	ands	r3, r2
 8002468:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2b10      	cmp	r3, #16
 800246e:	d102      	bne.n	8002476 <HAL_RCC_OscConfig+0x146>
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d002      	beq.n	800247c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d135      	bne.n	80024e8 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800247c:	4b78      	ldr	r3, [pc, #480]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	2380      	movs	r3, #128	; 0x80
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4013      	ands	r3, r2
 8002486:	d005      	beq.n	8002494 <HAL_RCC_OscConfig+0x164>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e2a7      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002494:	4b72      	ldr	r3, [pc, #456]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4a74      	ldr	r2, [pc, #464]	; (800266c <HAL_RCC_OscConfig+0x33c>)
 800249a:	4013      	ands	r3, r2
 800249c:	0019      	movs	r1, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	021a      	lsls	r2, r3, #8
 80024a4:	4b6e      	ldr	r3, [pc, #440]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80024a6:	430a      	orrs	r2, r1
 80024a8:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d112      	bne.n	80024d6 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80024b0:	4b6b      	ldr	r3, [pc, #428]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a6e      	ldr	r2, [pc, #440]	; (8002670 <HAL_RCC_OscConfig+0x340>)
 80024b6:	4013      	ands	r3, r2
 80024b8:	0019      	movs	r1, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	4b68      	ldr	r3, [pc, #416]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80024c0:	430a      	orrs	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80024c4:	4b66      	ldr	r3, [pc, #408]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	0adb      	lsrs	r3, r3, #11
 80024ca:	2207      	movs	r2, #7
 80024cc:	4013      	ands	r3, r2
 80024ce:	4a69      	ldr	r2, [pc, #420]	; (8002674 <HAL_RCC_OscConfig+0x344>)
 80024d0:	40da      	lsrs	r2, r3
 80024d2:	4b69      	ldr	r3, [pc, #420]	; (8002678 <HAL_RCC_OscConfig+0x348>)
 80024d4:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024d6:	4b69      	ldr	r3, [pc, #420]	; (800267c <HAL_RCC_OscConfig+0x34c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	0018      	movs	r0, r3
 80024dc:	f7ff fb22 	bl	8001b24 <HAL_InitTick>
 80024e0:	1e03      	subs	r3, r0, #0
 80024e2:	d051      	beq.n	8002588 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e27d      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d030      	beq.n	8002552 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80024f0:	4b5b      	ldr	r3, [pc, #364]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a5e      	ldr	r2, [pc, #376]	; (8002670 <HAL_RCC_OscConfig+0x340>)
 80024f6:	4013      	ands	r3, r2
 80024f8:	0019      	movs	r1, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691a      	ldr	r2, [r3, #16]
 80024fe:	4b58      	ldr	r3, [pc, #352]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002500:	430a      	orrs	r2, r1
 8002502:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002504:	4b56      	ldr	r3, [pc, #344]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b55      	ldr	r3, [pc, #340]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800250a:	2180      	movs	r1, #128	; 0x80
 800250c:	0049      	lsls	r1, r1, #1
 800250e:	430a      	orrs	r2, r1
 8002510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002512:	f7ff fb63 	bl	8001bdc <HAL_GetTick>
 8002516:	0003      	movs	r3, r0
 8002518:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800251c:	f7ff fb5e 	bl	8001bdc <HAL_GetTick>
 8002520:	0002      	movs	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e25a      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800252e:	4b4c      	ldr	r3, [pc, #304]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	2380      	movs	r3, #128	; 0x80
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	4013      	ands	r3, r2
 8002538:	d0f0      	beq.n	800251c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800253a:	4b49      	ldr	r3, [pc, #292]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	4a4b      	ldr	r2, [pc, #300]	; (800266c <HAL_RCC_OscConfig+0x33c>)
 8002540:	4013      	ands	r3, r2
 8002542:	0019      	movs	r1, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	021a      	lsls	r2, r3, #8
 800254a:	4b45      	ldr	r3, [pc, #276]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800254c:	430a      	orrs	r2, r1
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	e01b      	b.n	800258a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002552:	4b43      	ldr	r3, [pc, #268]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	4b42      	ldr	r3, [pc, #264]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002558:	4949      	ldr	r1, [pc, #292]	; (8002680 <HAL_RCC_OscConfig+0x350>)
 800255a:	400a      	ands	r2, r1
 800255c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255e:	f7ff fb3d 	bl	8001bdc <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002568:	f7ff fb38 	bl	8001bdc <HAL_GetTick>
 800256c:	0002      	movs	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e234      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800257a:	4b39      	ldr	r3, [pc, #228]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4013      	ands	r3, r2
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x238>
 8002586:	e000      	b.n	800258a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002588:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2208      	movs	r2, #8
 8002590:	4013      	ands	r3, r2
 8002592:	d047      	beq.n	8002624 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002594:	4b32      	ldr	r3, [pc, #200]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	2238      	movs	r2, #56	; 0x38
 800259a:	4013      	ands	r3, r2
 800259c:	2b18      	cmp	r3, #24
 800259e:	d10a      	bne.n	80025b6 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80025a0:	4b2f      	ldr	r3, [pc, #188]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80025a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a4:	2202      	movs	r2, #2
 80025a6:	4013      	ands	r3, r2
 80025a8:	d03c      	beq.n	8002624 <HAL_RCC_OscConfig+0x2f4>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d138      	bne.n	8002624 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e216      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d019      	beq.n	80025f2 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80025be:	4b28      	ldr	r3, [pc, #160]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80025c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025c2:	4b27      	ldr	r3, [pc, #156]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80025c4:	2101      	movs	r1, #1
 80025c6:	430a      	orrs	r2, r1
 80025c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ca:	f7ff fb07 	bl	8001bdc <HAL_GetTick>
 80025ce:	0003      	movs	r3, r0
 80025d0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025d4:	f7ff fb02 	bl	8001bdc <HAL_GetTick>
 80025d8:	0002      	movs	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e1fe      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025e6:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80025e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ea:	2202      	movs	r2, #2
 80025ec:	4013      	ands	r3, r2
 80025ee:	d0f1      	beq.n	80025d4 <HAL_RCC_OscConfig+0x2a4>
 80025f0:	e018      	b.n	8002624 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80025f2:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80025f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025f6:	4b1a      	ldr	r3, [pc, #104]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 80025f8:	2101      	movs	r1, #1
 80025fa:	438a      	bics	r2, r1
 80025fc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fe:	f7ff faed 	bl	8001bdc <HAL_GetTick>
 8002602:	0003      	movs	r3, r0
 8002604:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002608:	f7ff fae8 	bl	8001bdc <HAL_GetTick>
 800260c:	0002      	movs	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e1e4      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800261a:	4b11      	ldr	r3, [pc, #68]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800261c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800261e:	2202      	movs	r2, #2
 8002620:	4013      	ands	r3, r2
 8002622:	d1f1      	bne.n	8002608 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2204      	movs	r2, #4
 800262a:	4013      	ands	r3, r2
 800262c:	d100      	bne.n	8002630 <HAL_RCC_OscConfig+0x300>
 800262e:	e0c7      	b.n	80027c0 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002630:	231f      	movs	r3, #31
 8002632:	18fb      	adds	r3, r7, r3
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002638:	4b09      	ldr	r3, [pc, #36]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	2238      	movs	r2, #56	; 0x38
 800263e:	4013      	ands	r3, r2
 8002640:	2b20      	cmp	r3, #32
 8002642:	d11f      	bne.n	8002684 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002644:	4b06      	ldr	r3, [pc, #24]	; (8002660 <HAL_RCC_OscConfig+0x330>)
 8002646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002648:	2202      	movs	r2, #2
 800264a:	4013      	ands	r3, r2
 800264c:	d100      	bne.n	8002650 <HAL_RCC_OscConfig+0x320>
 800264e:	e0b7      	b.n	80027c0 <HAL_RCC_OscConfig+0x490>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d000      	beq.n	800265a <HAL_RCC_OscConfig+0x32a>
 8002658:	e0b2      	b.n	80027c0 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e1c2      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	40021000 	.word	0x40021000
 8002664:	fffeffff 	.word	0xfffeffff
 8002668:	fffbffff 	.word	0xfffbffff
 800266c:	ffff80ff 	.word	0xffff80ff
 8002670:	ffffc7ff 	.word	0xffffc7ff
 8002674:	00f42400 	.word	0x00f42400
 8002678:	20000000 	.word	0x20000000
 800267c:	20000024 	.word	0x20000024
 8002680:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002684:	4bb5      	ldr	r3, [pc, #724]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002686:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002688:	2380      	movs	r3, #128	; 0x80
 800268a:	055b      	lsls	r3, r3, #21
 800268c:	4013      	ands	r3, r2
 800268e:	d101      	bne.n	8002694 <HAL_RCC_OscConfig+0x364>
 8002690:	2301      	movs	r3, #1
 8002692:	e000      	b.n	8002696 <HAL_RCC_OscConfig+0x366>
 8002694:	2300      	movs	r3, #0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d011      	beq.n	80026be <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800269a:	4bb0      	ldr	r3, [pc, #704]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800269c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800269e:	4baf      	ldr	r3, [pc, #700]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80026a0:	2180      	movs	r1, #128	; 0x80
 80026a2:	0549      	lsls	r1, r1, #21
 80026a4:	430a      	orrs	r2, r1
 80026a6:	63da      	str	r2, [r3, #60]	; 0x3c
 80026a8:	4bac      	ldr	r3, [pc, #688]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80026aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	055b      	lsls	r3, r3, #21
 80026b0:	4013      	ands	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80026b6:	231f      	movs	r3, #31
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	2201      	movs	r2, #1
 80026bc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026be:	4ba8      	ldr	r3, [pc, #672]	; (8002960 <HAL_RCC_OscConfig+0x630>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4013      	ands	r3, r2
 80026c8:	d11a      	bne.n	8002700 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026ca:	4ba5      	ldr	r3, [pc, #660]	; (8002960 <HAL_RCC_OscConfig+0x630>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	4ba4      	ldr	r3, [pc, #656]	; (8002960 <HAL_RCC_OscConfig+0x630>)
 80026d0:	2180      	movs	r1, #128	; 0x80
 80026d2:	0049      	lsls	r1, r1, #1
 80026d4:	430a      	orrs	r2, r1
 80026d6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80026d8:	f7ff fa80 	bl	8001bdc <HAL_GetTick>
 80026dc:	0003      	movs	r3, r0
 80026de:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026e2:	f7ff fa7b 	bl	8001bdc <HAL_GetTick>
 80026e6:	0002      	movs	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e177      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f4:	4b9a      	ldr	r3, [pc, #616]	; (8002960 <HAL_RCC_OscConfig+0x630>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	2380      	movs	r3, #128	; 0x80
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	4013      	ands	r3, r2
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d106      	bne.n	8002716 <HAL_RCC_OscConfig+0x3e6>
 8002708:	4b94      	ldr	r3, [pc, #592]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800270a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800270c:	4b93      	ldr	r3, [pc, #588]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800270e:	2101      	movs	r1, #1
 8002710:	430a      	orrs	r2, r1
 8002712:	65da      	str	r2, [r3, #92]	; 0x5c
 8002714:	e01c      	b.n	8002750 <HAL_RCC_OscConfig+0x420>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b05      	cmp	r3, #5
 800271c:	d10c      	bne.n	8002738 <HAL_RCC_OscConfig+0x408>
 800271e:	4b8f      	ldr	r3, [pc, #572]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002720:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002722:	4b8e      	ldr	r3, [pc, #568]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002724:	2104      	movs	r1, #4
 8002726:	430a      	orrs	r2, r1
 8002728:	65da      	str	r2, [r3, #92]	; 0x5c
 800272a:	4b8c      	ldr	r3, [pc, #560]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800272c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800272e:	4b8b      	ldr	r3, [pc, #556]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002730:	2101      	movs	r1, #1
 8002732:	430a      	orrs	r2, r1
 8002734:	65da      	str	r2, [r3, #92]	; 0x5c
 8002736:	e00b      	b.n	8002750 <HAL_RCC_OscConfig+0x420>
 8002738:	4b88      	ldr	r3, [pc, #544]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800273a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800273c:	4b87      	ldr	r3, [pc, #540]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800273e:	2101      	movs	r1, #1
 8002740:	438a      	bics	r2, r1
 8002742:	65da      	str	r2, [r3, #92]	; 0x5c
 8002744:	4b85      	ldr	r3, [pc, #532]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002746:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002748:	4b84      	ldr	r3, [pc, #528]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800274a:	2104      	movs	r1, #4
 800274c:	438a      	bics	r2, r1
 800274e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d014      	beq.n	8002782 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002758:	f7ff fa40 	bl	8001bdc <HAL_GetTick>
 800275c:	0003      	movs	r3, r0
 800275e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002760:	e009      	b.n	8002776 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002762:	f7ff fa3b 	bl	8001bdc <HAL_GetTick>
 8002766:	0002      	movs	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	4a7d      	ldr	r2, [pc, #500]	; (8002964 <HAL_RCC_OscConfig+0x634>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e136      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002776:	4b79      	ldr	r3, [pc, #484]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800277a:	2202      	movs	r2, #2
 800277c:	4013      	ands	r3, r2
 800277e:	d0f0      	beq.n	8002762 <HAL_RCC_OscConfig+0x432>
 8002780:	e013      	b.n	80027aa <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002782:	f7ff fa2b 	bl	8001bdc <HAL_GetTick>
 8002786:	0003      	movs	r3, r0
 8002788:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800278a:	e009      	b.n	80027a0 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278c:	f7ff fa26 	bl	8001bdc <HAL_GetTick>
 8002790:	0002      	movs	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	4a73      	ldr	r2, [pc, #460]	; (8002964 <HAL_RCC_OscConfig+0x634>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e121      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027a0:	4b6e      	ldr	r3, [pc, #440]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80027a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027a4:	2202      	movs	r2, #2
 80027a6:	4013      	ands	r3, r2
 80027a8:	d1f0      	bne.n	800278c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80027aa:	231f      	movs	r3, #31
 80027ac:	18fb      	adds	r3, r7, r3
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d105      	bne.n	80027c0 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80027b4:	4b69      	ldr	r3, [pc, #420]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80027b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027b8:	4b68      	ldr	r3, [pc, #416]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80027ba:	496b      	ldr	r1, [pc, #428]	; (8002968 <HAL_RCC_OscConfig+0x638>)
 80027bc:	400a      	ands	r2, r1
 80027be:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2220      	movs	r2, #32
 80027c6:	4013      	ands	r3, r2
 80027c8:	d039      	beq.n	800283e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d01b      	beq.n	800280a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027d2:	4b62      	ldr	r3, [pc, #392]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b61      	ldr	r3, [pc, #388]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80027d8:	2180      	movs	r1, #128	; 0x80
 80027da:	03c9      	lsls	r1, r1, #15
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e0:	f7ff f9fc 	bl	8001bdc <HAL_GetTick>
 80027e4:	0003      	movs	r3, r0
 80027e6:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ea:	f7ff f9f7 	bl	8001bdc <HAL_GetTick>
 80027ee:	0002      	movs	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e0f3      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80027fc:	4b57      	ldr	r3, [pc, #348]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	041b      	lsls	r3, r3, #16
 8002804:	4013      	ands	r3, r2
 8002806:	d0f0      	beq.n	80027ea <HAL_RCC_OscConfig+0x4ba>
 8002808:	e019      	b.n	800283e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800280a:	4b54      	ldr	r3, [pc, #336]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	4b53      	ldr	r3, [pc, #332]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002810:	4956      	ldr	r1, [pc, #344]	; (800296c <HAL_RCC_OscConfig+0x63c>)
 8002812:	400a      	ands	r2, r1
 8002814:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002816:	f7ff f9e1 	bl	8001bdc <HAL_GetTick>
 800281a:	0003      	movs	r3, r0
 800281c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002820:	f7ff f9dc 	bl	8001bdc <HAL_GetTick>
 8002824:	0002      	movs	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e0d8      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002832:	4b4a      	ldr	r3, [pc, #296]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	2380      	movs	r3, #128	; 0x80
 8002838:	041b      	lsls	r3, r3, #16
 800283a:	4013      	ands	r3, r2
 800283c:	d1f0      	bne.n	8002820 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d100      	bne.n	8002848 <HAL_RCC_OscConfig+0x518>
 8002846:	e0cc      	b.n	80029e2 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002848:	4b44      	ldr	r3, [pc, #272]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	2238      	movs	r2, #56	; 0x38
 800284e:	4013      	ands	r3, r2
 8002850:	2b10      	cmp	r3, #16
 8002852:	d100      	bne.n	8002856 <HAL_RCC_OscConfig+0x526>
 8002854:	e07b      	b.n	800294e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	2b02      	cmp	r3, #2
 800285c:	d156      	bne.n	800290c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285e:	4b3f      	ldr	r3, [pc, #252]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4b3e      	ldr	r3, [pc, #248]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002864:	4942      	ldr	r1, [pc, #264]	; (8002970 <HAL_RCC_OscConfig+0x640>)
 8002866:	400a      	ands	r2, r1
 8002868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286a:	f7ff f9b7 	bl	8001bdc <HAL_GetTick>
 800286e:	0003      	movs	r3, r0
 8002870:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002874:	f7ff f9b2 	bl	8001bdc <HAL_GetTick>
 8002878:	0002      	movs	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e0ae      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002886:	4b35      	ldr	r3, [pc, #212]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	049b      	lsls	r3, r3, #18
 800288e:	4013      	ands	r3, r2
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002892:	4b32      	ldr	r3, [pc, #200]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	4a37      	ldr	r2, [pc, #220]	; (8002974 <HAL_RCC_OscConfig+0x644>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a4:	431a      	orrs	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028be:	431a      	orrs	r2, r3
 80028c0:	4b26      	ldr	r3, [pc, #152]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80028c2:	430a      	orrs	r2, r1
 80028c4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c6:	4b25      	ldr	r3, [pc, #148]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	4b24      	ldr	r3, [pc, #144]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80028cc:	2180      	movs	r1, #128	; 0x80
 80028ce:	0449      	lsls	r1, r1, #17
 80028d0:	430a      	orrs	r2, r1
 80028d2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80028d4:	4b21      	ldr	r3, [pc, #132]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80028d6:	68da      	ldr	r2, [r3, #12]
 80028d8:	4b20      	ldr	r3, [pc, #128]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 80028da:	2180      	movs	r1, #128	; 0x80
 80028dc:	0549      	lsls	r1, r1, #21
 80028de:	430a      	orrs	r2, r1
 80028e0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e2:	f7ff f97b 	bl	8001bdc <HAL_GetTick>
 80028e6:	0003      	movs	r3, r0
 80028e8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ec:	f7ff f976 	bl	8001bdc <HAL_GetTick>
 80028f0:	0002      	movs	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e072      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028fe:	4b17      	ldr	r3, [pc, #92]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	2380      	movs	r3, #128	; 0x80
 8002904:	049b      	lsls	r3, r3, #18
 8002906:	4013      	ands	r3, r2
 8002908:	d0f0      	beq.n	80028ec <HAL_RCC_OscConfig+0x5bc>
 800290a:	e06a      	b.n	80029e2 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290c:	4b13      	ldr	r3, [pc, #76]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002912:	4917      	ldr	r1, [pc, #92]	; (8002970 <HAL_RCC_OscConfig+0x640>)
 8002914:	400a      	ands	r2, r1
 8002916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7ff f960 	bl	8001bdc <HAL_GetTick>
 800291c:	0003      	movs	r3, r0
 800291e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002922:	f7ff f95b 	bl	8001bdc <HAL_GetTick>
 8002926:	0002      	movs	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e057      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002934:	4b09      	ldr	r3, [pc, #36]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	049b      	lsls	r3, r3, #18
 800293c:	4013      	ands	r3, r2
 800293e:	d1f0      	bne.n	8002922 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002942:	68da      	ldr	r2, [r3, #12]
 8002944:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_RCC_OscConfig+0x62c>)
 8002946:	490c      	ldr	r1, [pc, #48]	; (8002978 <HAL_RCC_OscConfig+0x648>)
 8002948:	400a      	ands	r2, r1
 800294a:	60da      	str	r2, [r3, #12]
 800294c:	e049      	b.n	80029e2 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d112      	bne.n	800297c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e044      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	40021000 	.word	0x40021000
 8002960:	40007000 	.word	0x40007000
 8002964:	00001388 	.word	0x00001388
 8002968:	efffffff 	.word	0xefffffff
 800296c:	ffbfffff 	.word	0xffbfffff
 8002970:	feffffff 	.word	0xfeffffff
 8002974:	11c1808c 	.word	0x11c1808c
 8002978:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800297c:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <HAL_RCC_OscConfig+0x6bc>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2203      	movs	r2, #3
 8002986:	401a      	ands	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298c:	429a      	cmp	r2, r3
 800298e:	d126      	bne.n	80029de <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	2270      	movs	r2, #112	; 0x70
 8002994:	401a      	ands	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299a:	429a      	cmp	r2, r3
 800299c:	d11f      	bne.n	80029de <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	23fe      	movs	r3, #254	; 0xfe
 80029a2:	01db      	lsls	r3, r3, #7
 80029a4:	401a      	ands	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d116      	bne.n	80029de <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	23f8      	movs	r3, #248	; 0xf8
 80029b4:	039b      	lsls	r3, r3, #14
 80029b6:	401a      	ands	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029bc:	429a      	cmp	r2, r3
 80029be:	d10e      	bne.n	80029de <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	23e0      	movs	r3, #224	; 0xe0
 80029c4:	051b      	lsls	r3, r3, #20
 80029c6:	401a      	ands	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d106      	bne.n	80029de <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	0f5b      	lsrs	r3, r3, #29
 80029d4:	075a      	lsls	r2, r3, #29
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80029da:	429a      	cmp	r2, r3
 80029dc:	d001      	beq.n	80029e2 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e000      	b.n	80029e4 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b008      	add	sp, #32
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40021000 	.word	0x40021000

080029f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e0e9      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a04:	4b76      	ldr	r3, [pc, #472]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2207      	movs	r2, #7
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d91e      	bls.n	8002a50 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a12:	4b73      	ldr	r3, [pc, #460]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2207      	movs	r2, #7
 8002a18:	4393      	bics	r3, r2
 8002a1a:	0019      	movs	r1, r3
 8002a1c:	4b70      	ldr	r3, [pc, #448]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a24:	f7ff f8da 	bl	8001bdc <HAL_GetTick>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a2c:	e009      	b.n	8002a42 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a2e:	f7ff f8d5 	bl	8001bdc <HAL_GetTick>
 8002a32:	0002      	movs	r2, r0
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	4a6a      	ldr	r2, [pc, #424]	; (8002be4 <HAL_RCC_ClockConfig+0x1f4>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e0ca      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a42:	4b67      	ldr	r3, [pc, #412]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2207      	movs	r2, #7
 8002a48:	4013      	ands	r3, r2
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d1ee      	bne.n	8002a2e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2202      	movs	r2, #2
 8002a56:	4013      	ands	r3, r2
 8002a58:	d015      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2204      	movs	r2, #4
 8002a60:	4013      	ands	r3, r2
 8002a62:	d006      	beq.n	8002a72 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a64:	4b60      	ldr	r3, [pc, #384]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	4b5f      	ldr	r3, [pc, #380]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002a6a:	21e0      	movs	r1, #224	; 0xe0
 8002a6c:	01c9      	lsls	r1, r1, #7
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a72:	4b5d      	ldr	r3, [pc, #372]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	4a5d      	ldr	r2, [pc, #372]	; (8002bec <HAL_RCC_ClockConfig+0x1fc>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	4b59      	ldr	r3, [pc, #356]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002a82:	430a      	orrs	r2, r1
 8002a84:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d057      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a98:	4b53      	ldr	r3, [pc, #332]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	2380      	movs	r3, #128	; 0x80
 8002a9e:	029b      	lsls	r3, r3, #10
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d12b      	bne.n	8002afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e097      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d107      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ab0:	4b4d      	ldr	r3, [pc, #308]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	2380      	movs	r3, #128	; 0x80
 8002ab6:	049b      	lsls	r3, r3, #18
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d11f      	bne.n	8002afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e08b      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d107      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac8:	4b47      	ldr	r3, [pc, #284]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2380      	movs	r3, #128	; 0x80
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d113      	bne.n	8002afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e07f      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d106      	bne.n	8002aee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ae0:	4b41      	ldr	r3, [pc, #260]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d108      	bne.n	8002afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e074      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aee:	4b3e      	ldr	r3, [pc, #248]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	2202      	movs	r2, #2
 8002af4:	4013      	ands	r3, r2
 8002af6:	d101      	bne.n	8002afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e06d      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002afc:	4b3a      	ldr	r3, [pc, #232]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2207      	movs	r2, #7
 8002b02:	4393      	bics	r3, r2
 8002b04:	0019      	movs	r1, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	4b37      	ldr	r3, [pc, #220]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b10:	f7ff f864 	bl	8001bdc <HAL_GetTick>
 8002b14:	0003      	movs	r3, r0
 8002b16:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b18:	e009      	b.n	8002b2e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b1a:	f7ff f85f 	bl	8001bdc <HAL_GetTick>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	4a2f      	ldr	r2, [pc, #188]	; (8002be4 <HAL_RCC_ClockConfig+0x1f4>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e054      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2e:	4b2e      	ldr	r3, [pc, #184]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2238      	movs	r2, #56	; 0x38
 8002b34:	401a      	ands	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d1ec      	bne.n	8002b1a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b40:	4b27      	ldr	r3, [pc, #156]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2207      	movs	r2, #7
 8002b46:	4013      	ands	r3, r2
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d21e      	bcs.n	8002b8c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4e:	4b24      	ldr	r3, [pc, #144]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2207      	movs	r2, #7
 8002b54:	4393      	bics	r3, r2
 8002b56:	0019      	movs	r1, r3
 8002b58:	4b21      	ldr	r3, [pc, #132]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b60:	f7ff f83c 	bl	8001bdc <HAL_GetTick>
 8002b64:	0003      	movs	r3, r0
 8002b66:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b68:	e009      	b.n	8002b7e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b6a:	f7ff f837 	bl	8001bdc <HAL_GetTick>
 8002b6e:	0002      	movs	r2, r0
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	4a1b      	ldr	r2, [pc, #108]	; (8002be4 <HAL_RCC_ClockConfig+0x1f4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e02c      	b.n	8002bd8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2207      	movs	r2, #7
 8002b84:	4013      	ands	r3, r2
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d1ee      	bne.n	8002b6a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2204      	movs	r2, #4
 8002b92:	4013      	ands	r3, r2
 8002b94:	d009      	beq.n	8002baa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b96:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	4a15      	ldr	r2, [pc, #84]	; (8002bf0 <HAL_RCC_ClockConfig+0x200>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	0019      	movs	r1, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68da      	ldr	r2, [r3, #12]
 8002ba4:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002baa:	f000 f829 	bl	8002c00 <HAL_RCC_GetSysClockFreq>
 8002bae:	0001      	movs	r1, r0
 8002bb0:	4b0d      	ldr	r3, [pc, #52]	; (8002be8 <HAL_RCC_ClockConfig+0x1f8>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	0a1b      	lsrs	r3, r3, #8
 8002bb6:	220f      	movs	r2, #15
 8002bb8:	401a      	ands	r2, r3
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <HAL_RCC_ClockConfig+0x204>)
 8002bbc:	0092      	lsls	r2, r2, #2
 8002bbe:	58d3      	ldr	r3, [r2, r3]
 8002bc0:	221f      	movs	r2, #31
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	000a      	movs	r2, r1
 8002bc6:	40da      	lsrs	r2, r3
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <HAL_RCC_ClockConfig+0x208>)
 8002bca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	; (8002bfc <HAL_RCC_ClockConfig+0x20c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f7fe ffa7 	bl	8001b24 <HAL_InitTick>
 8002bd6:	0003      	movs	r3, r0
}
 8002bd8:	0018      	movs	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b004      	add	sp, #16
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40022000 	.word	0x40022000
 8002be4:	00001388 	.word	0x00001388
 8002be8:	40021000 	.word	0x40021000
 8002bec:	fffff0ff 	.word	0xfffff0ff
 8002bf0:	ffff8fff 	.word	0xffff8fff
 8002bf4:	08006130 	.word	0x08006130
 8002bf8:	20000000 	.word	0x20000000
 8002bfc:	20000024 	.word	0x20000024

08002c00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c06:	4b3c      	ldr	r3, [pc, #240]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	2238      	movs	r2, #56	; 0x38
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d10f      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002c10:	4b39      	ldr	r3, [pc, #228]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0adb      	lsrs	r3, r3, #11
 8002c16:	2207      	movs	r2, #7
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	409a      	lsls	r2, r3
 8002c1e:	0013      	movs	r3, r2
 8002c20:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002c22:	6839      	ldr	r1, [r7, #0]
 8002c24:	4835      	ldr	r0, [pc, #212]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c26:	f7fd fa7f 	bl	8000128 <__udivsi3>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	e05d      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c30:	4b31      	ldr	r3, [pc, #196]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2238      	movs	r2, #56	; 0x38
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	d102      	bne.n	8002c42 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c3c:	4b30      	ldr	r3, [pc, #192]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x100>)
 8002c3e:	613b      	str	r3, [r7, #16]
 8002c40:	e054      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c42:	4b2d      	ldr	r3, [pc, #180]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2238      	movs	r2, #56	; 0x38
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b10      	cmp	r3, #16
 8002c4c:	d138      	bne.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002c4e:	4b2a      	ldr	r3, [pc, #168]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	2203      	movs	r2, #3
 8002c54:	4013      	ands	r3, r2
 8002c56:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c58:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	091b      	lsrs	r3, r3, #4
 8002c5e:	2207      	movs	r2, #7
 8002c60:	4013      	ands	r3, r2
 8002c62:	3301      	adds	r3, #1
 8002c64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	d10d      	bne.n	8002c88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	4824      	ldr	r0, [pc, #144]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x100>)
 8002c70:	f7fd fa5a 	bl	8000128 <__udivsi3>
 8002c74:	0003      	movs	r3, r0
 8002c76:	0019      	movs	r1, r3
 8002c78:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	0a1b      	lsrs	r3, r3, #8
 8002c7e:	227f      	movs	r2, #127	; 0x7f
 8002c80:	4013      	ands	r3, r2
 8002c82:	434b      	muls	r3, r1
 8002c84:	617b      	str	r3, [r7, #20]
        break;
 8002c86:	e00d      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002c88:	68b9      	ldr	r1, [r7, #8]
 8002c8a:	481c      	ldr	r0, [pc, #112]	; (8002cfc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c8c:	f7fd fa4c 	bl	8000128 <__udivsi3>
 8002c90:	0003      	movs	r3, r0
 8002c92:	0019      	movs	r1, r3
 8002c94:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	227f      	movs	r2, #127	; 0x7f
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	434b      	muls	r3, r1
 8002ca0:	617b      	str	r3, [r7, #20]
        break;
 8002ca2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	0f5b      	lsrs	r3, r3, #29
 8002caa:	2207      	movs	r2, #7
 8002cac:	4013      	ands	r3, r2
 8002cae:	3301      	adds	r3, #1
 8002cb0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	6978      	ldr	r0, [r7, #20]
 8002cb6:	f7fd fa37 	bl	8000128 <__udivsi3>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	e015      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002cc0:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	2238      	movs	r2, #56	; 0x38
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	2b20      	cmp	r3, #32
 8002cca:	d103      	bne.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002ccc:	2380      	movs	r3, #128	; 0x80
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	e00b      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002cd4:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2238      	movs	r2, #56	; 0x38
 8002cda:	4013      	ands	r3, r2
 8002cdc:	2b18      	cmp	r3, #24
 8002cde:	d103      	bne.n	8002ce8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002ce0:	23fa      	movs	r3, #250	; 0xfa
 8002ce2:	01db      	lsls	r3, r3, #7
 8002ce4:	613b      	str	r3, [r7, #16]
 8002ce6:	e001      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002cec:	693b      	ldr	r3, [r7, #16]
}
 8002cee:	0018      	movs	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	b006      	add	sp, #24
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	46c0      	nop			; (mov r8, r8)
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	00f42400 	.word	0x00f42400
 8002d00:	007a1200 	.word	0x007a1200

08002d04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d08:	4b02      	ldr	r3, [pc, #8]	; (8002d14 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
}
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			; (mov r8, r8)
 8002d14:	20000000 	.word	0x20000000

08002d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d18:	b5b0      	push	{r4, r5, r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002d1c:	f7ff fff2 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d20:	0004      	movs	r4, r0
 8002d22:	f7ff faf9 	bl	8002318 <LL_RCC_GetAPB1Prescaler>
 8002d26:	0003      	movs	r3, r0
 8002d28:	0b1a      	lsrs	r2, r3, #12
 8002d2a:	4b05      	ldr	r3, [pc, #20]	; (8002d40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d2c:	0092      	lsls	r2, r2, #2
 8002d2e:	58d3      	ldr	r3, [r2, r3]
 8002d30:	221f      	movs	r2, #31
 8002d32:	4013      	ands	r3, r2
 8002d34:	40dc      	lsrs	r4, r3
 8002d36:	0023      	movs	r3, r4
}
 8002d38:	0018      	movs	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	08006170 	.word	0x08006170

08002d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002d4c:	2313      	movs	r3, #19
 8002d4e:	18fb      	adds	r3, r7, r3
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d54:	2312      	movs	r3, #18
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	2380      	movs	r3, #128	; 0x80
 8002d62:	029b      	lsls	r3, r3, #10
 8002d64:	4013      	ands	r3, r2
 8002d66:	d100      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002d68:	e0ad      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d6a:	2011      	movs	r0, #17
 8002d6c:	183b      	adds	r3, r7, r0
 8002d6e:	2200      	movs	r2, #0
 8002d70:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d72:	4b47      	ldr	r3, [pc, #284]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d76:	2380      	movs	r3, #128	; 0x80
 8002d78:	055b      	lsls	r3, r3, #21
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d110      	bne.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d7e:	4b44      	ldr	r3, [pc, #272]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002d80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d82:	4b43      	ldr	r3, [pc, #268]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002d84:	2180      	movs	r1, #128	; 0x80
 8002d86:	0549      	lsls	r1, r1, #21
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d8c:	4b40      	ldr	r3, [pc, #256]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002d8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d90:	2380      	movs	r3, #128	; 0x80
 8002d92:	055b      	lsls	r3, r3, #21
 8002d94:	4013      	ands	r3, r2
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d9a:	183b      	adds	r3, r7, r0
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002da0:	4b3c      	ldr	r3, [pc, #240]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b3b      	ldr	r3, [pc, #236]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002da6:	2180      	movs	r1, #128	; 0x80
 8002da8:	0049      	lsls	r1, r1, #1
 8002daa:	430a      	orrs	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002dae:	f7fe ff15 	bl	8001bdc <HAL_GetTick>
 8002db2:	0003      	movs	r3, r0
 8002db4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002db6:	e00b      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002db8:	f7fe ff10 	bl	8001bdc <HAL_GetTick>
 8002dbc:	0002      	movs	r2, r0
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d904      	bls.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002dc6:	2313      	movs	r3, #19
 8002dc8:	18fb      	adds	r3, r7, r3
 8002dca:	2203      	movs	r2, #3
 8002dcc:	701a      	strb	r2, [r3, #0]
        break;
 8002dce:	e005      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002dd0:	4b30      	ldr	r3, [pc, #192]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	2380      	movs	r3, #128	; 0x80
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d0ed      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002ddc:	2313      	movs	r3, #19
 8002dde:	18fb      	adds	r3, r7, r3
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d15e      	bne.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002de6:	4b2a      	ldr	r3, [pc, #168]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002de8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dea:	23c0      	movs	r3, #192	; 0xc0
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4013      	ands	r3, r2
 8002df0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d019      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d014      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e02:	4b23      	ldr	r3, [pc, #140]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e06:	4a24      	ldr	r2, [pc, #144]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e0c:	4b20      	ldr	r3, [pc, #128]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e10:	4b1f      	ldr	r3, [pc, #124]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e12:	2180      	movs	r1, #128	; 0x80
 8002e14:	0249      	lsls	r1, r1, #9
 8002e16:	430a      	orrs	r2, r1
 8002e18:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e1a:	4b1d      	ldr	r3, [pc, #116]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e20:	491e      	ldr	r1, [pc, #120]	; (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002e22:	400a      	ands	r2, r1
 8002e24:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e26:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	4013      	ands	r3, r2
 8002e32:	d016      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e34:	f7fe fed2 	bl	8001bdc <HAL_GetTick>
 8002e38:	0003      	movs	r3, r0
 8002e3a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e3c:	e00c      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe fecd 	bl	8001bdc <HAL_GetTick>
 8002e42:	0002      	movs	r2, r0
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	4a15      	ldr	r2, [pc, #84]	; (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d904      	bls.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002e4e:	2313      	movs	r3, #19
 8002e50:	18fb      	adds	r3, r7, r3
 8002e52:	2203      	movs	r2, #3
 8002e54:	701a      	strb	r2, [r3, #0]
            break;
 8002e56:	e004      	b.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e58:	4b0d      	ldr	r3, [pc, #52]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d0ed      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002e62:	2313      	movs	r3, #19
 8002e64:	18fb      	adds	r3, r7, r3
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10a      	bne.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e6c:	4b08      	ldr	r3, [pc, #32]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e70:	4a09      	ldr	r2, [pc, #36]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002e72:	4013      	ands	r3, r2
 8002e74:	0019      	movs	r1, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e7a:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e80:	e016      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e82:	2312      	movs	r3, #18
 8002e84:	18fb      	adds	r3, r7, r3
 8002e86:	2213      	movs	r2, #19
 8002e88:	18ba      	adds	r2, r7, r2
 8002e8a:	7812      	ldrb	r2, [r2, #0]
 8002e8c:	701a      	strb	r2, [r3, #0]
 8002e8e:	e00f      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40007000 	.word	0x40007000
 8002e98:	fffffcff 	.word	0xfffffcff
 8002e9c:	fffeffff 	.word	0xfffeffff
 8002ea0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ea4:	2312      	movs	r3, #18
 8002ea6:	18fb      	adds	r3, r7, r3
 8002ea8:	2213      	movs	r2, #19
 8002eaa:	18ba      	adds	r2, r7, r2
 8002eac:	7812      	ldrb	r2, [r2, #0]
 8002eae:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eb0:	2311      	movs	r3, #17
 8002eb2:	18fb      	adds	r3, r7, r3
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d105      	bne.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eba:	4bb6      	ldr	r3, [pc, #728]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ebc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ebe:	4bb5      	ldr	r3, [pc, #724]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ec0:	49b5      	ldr	r1, [pc, #724]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8002ec2:	400a      	ands	r2, r1
 8002ec4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d009      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ed0:	4bb0      	ldr	r3, [pc, #704]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	4393      	bics	r3, r2
 8002ed8:	0019      	movs	r1, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	4bad      	ldr	r3, [pc, #692]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2202      	movs	r2, #2
 8002eea:	4013      	ands	r3, r2
 8002eec:	d009      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002eee:	4ba9      	ldr	r3, [pc, #676]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef2:	220c      	movs	r2, #12
 8002ef4:	4393      	bics	r3, r2
 8002ef6:	0019      	movs	r1, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	4ba5      	ldr	r3, [pc, #660]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002efe:	430a      	orrs	r2, r1
 8002f00:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2204      	movs	r2, #4
 8002f08:	4013      	ands	r3, r2
 8002f0a:	d009      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f0c:	4ba1      	ldr	r3, [pc, #644]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f10:	2230      	movs	r2, #48	; 0x30
 8002f12:	4393      	bics	r3, r2
 8002f14:	0019      	movs	r1, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	4b9e      	ldr	r3, [pc, #632]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2210      	movs	r2, #16
 8002f26:	4013      	ands	r3, r2
 8002f28:	d009      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f2a:	4b9a      	ldr	r3, [pc, #616]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f2e:	4a9b      	ldr	r2, [pc, #620]	; (800319c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	0019      	movs	r1, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	4b96      	ldr	r3, [pc, #600]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	2380      	movs	r3, #128	; 0x80
 8002f44:	015b      	lsls	r3, r3, #5
 8002f46:	4013      	ands	r3, r2
 8002f48:	d009      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8002f4a:	4b92      	ldr	r3, [pc, #584]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4e:	4a94      	ldr	r2, [pc, #592]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	0019      	movs	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	695a      	ldr	r2, [r3, #20]
 8002f58:	4b8e      	ldr	r3, [pc, #568]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	2380      	movs	r3, #128	; 0x80
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4013      	ands	r3, r2
 8002f68:	d009      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f6a:	4b8a      	ldr	r3, [pc, #552]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f6e:	4a8d      	ldr	r2, [pc, #564]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	0019      	movs	r1, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f78:	4b86      	ldr	r3, [pc, #536]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	2380      	movs	r3, #128	; 0x80
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	4013      	ands	r3, r2
 8002f88:	d009      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f8a:	4b82      	ldr	r3, [pc, #520]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f8e:	4a86      	ldr	r2, [pc, #536]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	0019      	movs	r1, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f98:	4b7e      	ldr	r3, [pc, #504]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d009      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fa8:	4b7a      	ldr	r3, [pc, #488]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fac:	4a7f      	ldr	r2, [pc, #508]	; (80031ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	0019      	movs	r1, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699a      	ldr	r2, [r3, #24]
 8002fb6:	4b77      	ldr	r3, [pc, #476]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2240      	movs	r2, #64	; 0x40
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d009      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fc6:	4b73      	ldr	r3, [pc, #460]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fca:	4a79      	ldr	r2, [pc, #484]	; (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	0019      	movs	r1, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69da      	ldr	r2, [r3, #28]
 8002fd4:	4b6f      	ldr	r3, [pc, #444]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	2380      	movs	r3, #128	; 0x80
 8002fe0:	01db      	lsls	r3, r3, #7
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d015      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fe6:	4b6b      	ldr	r3, [pc, #428]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	0899      	lsrs	r1, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ff2:	4b68      	ldr	r3, [pc, #416]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ffc:	2380      	movs	r3, #128	; 0x80
 8002ffe:	05db      	lsls	r3, r3, #23
 8003000:	429a      	cmp	r2, r3
 8003002:	d106      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003004:	4b63      	ldr	r3, [pc, #396]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003006:	68da      	ldr	r2, [r3, #12]
 8003008:	4b62      	ldr	r3, [pc, #392]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800300a:	2180      	movs	r1, #128	; 0x80
 800300c:	0249      	lsls	r1, r1, #9
 800300e:	430a      	orrs	r2, r1
 8003010:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	2380      	movs	r3, #128	; 0x80
 8003018:	031b      	lsls	r3, r3, #12
 800301a:	4013      	ands	r3, r2
 800301c:	d009      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800301e:	4b5d      	ldr	r3, [pc, #372]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003022:	2240      	movs	r2, #64	; 0x40
 8003024:	4393      	bics	r3, r2
 8003026:	0019      	movs	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800302c:	4b59      	ldr	r3, [pc, #356]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800302e:	430a      	orrs	r2, r1
 8003030:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	2380      	movs	r3, #128	; 0x80
 8003038:	039b      	lsls	r3, r3, #14
 800303a:	4013      	ands	r3, r2
 800303c:	d016      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800303e:	4b55      	ldr	r3, [pc, #340]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003042:	4a5c      	ldr	r2, [pc, #368]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003044:	4013      	ands	r3, r2
 8003046:	0019      	movs	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800304c:	4b51      	ldr	r3, [pc, #324]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800304e:	430a      	orrs	r2, r1
 8003050:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003056:	2380      	movs	r3, #128	; 0x80
 8003058:	03db      	lsls	r3, r3, #15
 800305a:	429a      	cmp	r2, r3
 800305c:	d106      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800305e:	4b4d      	ldr	r3, [pc, #308]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	4b4c      	ldr	r3, [pc, #304]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003064:	2180      	movs	r1, #128	; 0x80
 8003066:	0449      	lsls	r1, r1, #17
 8003068:	430a      	orrs	r2, r1
 800306a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	2380      	movs	r3, #128	; 0x80
 8003072:	03db      	lsls	r3, r3, #15
 8003074:	4013      	ands	r3, r2
 8003076:	d016      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003078:	4b46      	ldr	r3, [pc, #280]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800307a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307c:	4a4e      	ldr	r2, [pc, #312]	; (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800307e:	4013      	ands	r3, r2
 8003080:	0019      	movs	r1, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003086:	4b43      	ldr	r3, [pc, #268]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003088:	430a      	orrs	r2, r1
 800308a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003090:	2380      	movs	r3, #128	; 0x80
 8003092:	045b      	lsls	r3, r3, #17
 8003094:	429a      	cmp	r2, r3
 8003096:	d106      	bne.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003098:	4b3e      	ldr	r3, [pc, #248]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	4b3d      	ldr	r3, [pc, #244]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800309e:	2180      	movs	r1, #128	; 0x80
 80030a0:	0449      	lsls	r1, r1, #17
 80030a2:	430a      	orrs	r2, r1
 80030a4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	2380      	movs	r3, #128	; 0x80
 80030ac:	011b      	lsls	r3, r3, #4
 80030ae:	4013      	ands	r3, r2
 80030b0:	d014      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80030b2:	4b38      	ldr	r3, [pc, #224]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b6:	2203      	movs	r2, #3
 80030b8:	4393      	bics	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1a      	ldr	r2, [r3, #32]
 80030c0:	4b34      	ldr	r3, [pc, #208]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030c2:	430a      	orrs	r2, r1
 80030c4:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d106      	bne.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80030ce:	4b31      	ldr	r3, [pc, #196]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	4b30      	ldr	r3, [pc, #192]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030d4:	2180      	movs	r1, #128	; 0x80
 80030d6:	0249      	lsls	r1, r1, #9
 80030d8:	430a      	orrs	r2, r1
 80030da:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	2380      	movs	r3, #128	; 0x80
 80030e2:	019b      	lsls	r3, r3, #6
 80030e4:	4013      	ands	r3, r2
 80030e6:	d014      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80030e8:	4b2a      	ldr	r3, [pc, #168]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ec:	220c      	movs	r2, #12
 80030ee:	4393      	bics	r3, r2
 80030f0:	0019      	movs	r1, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030f6:	4b27      	ldr	r3, [pc, #156]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80030f8:	430a      	orrs	r2, r1
 80030fa:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	2b04      	cmp	r3, #4
 8003102:	d106      	bne.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003104:	4b23      	ldr	r3, [pc, #140]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003106:	68da      	ldr	r2, [r3, #12]
 8003108:	4b22      	ldr	r3, [pc, #136]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800310a:	2180      	movs	r1, #128	; 0x80
 800310c:	0249      	lsls	r1, r1, #9
 800310e:	430a      	orrs	r2, r1
 8003110:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	045b      	lsls	r3, r3, #17
 800311a:	4013      	ands	r3, r2
 800311c:	d016      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800311e:	4b1d      	ldr	r3, [pc, #116]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	4a22      	ldr	r2, [pc, #136]	; (80031ac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003124:	4013      	ands	r3, r2
 8003126:	0019      	movs	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800312c:	4b19      	ldr	r3, [pc, #100]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800312e:	430a      	orrs	r2, r1
 8003130:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003136:	2380      	movs	r3, #128	; 0x80
 8003138:	019b      	lsls	r3, r3, #6
 800313a:	429a      	cmp	r2, r3
 800313c:	d106      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	4b14      	ldr	r3, [pc, #80]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003144:	2180      	movs	r1, #128	; 0x80
 8003146:	0449      	lsls	r1, r1, #17
 8003148:	430a      	orrs	r2, r1
 800314a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	2380      	movs	r3, #128	; 0x80
 8003152:	049b      	lsls	r3, r3, #18
 8003154:	4013      	ands	r3, r2
 8003156:	d016      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003158:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315c:	4a10      	ldr	r2, [pc, #64]	; (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800315e:	4013      	ands	r3, r2
 8003160:	0019      	movs	r1, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003166:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003168:	430a      	orrs	r2, r1
 800316a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003170:	2380      	movs	r3, #128	; 0x80
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	429a      	cmp	r2, r3
 8003176:	d106      	bne.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003178:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	4b05      	ldr	r3, [pc, #20]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800317e:	2180      	movs	r1, #128	; 0x80
 8003180:	0449      	lsls	r1, r1, #17
 8003182:	430a      	orrs	r2, r1
 8003184:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003186:	2312      	movs	r3, #18
 8003188:	18fb      	adds	r3, r7, r3
 800318a:	781b      	ldrb	r3, [r3, #0]
}
 800318c:	0018      	movs	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	b006      	add	sp, #24
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	efffffff 	.word	0xefffffff
 800319c:	fffff3ff 	.word	0xfffff3ff
 80031a0:	fffffcff 	.word	0xfffffcff
 80031a4:	fff3ffff 	.word	0xfff3ffff
 80031a8:	ffcfffff 	.word	0xffcfffff
 80031ac:	ffffcfff 	.word	0xffffcfff
 80031b0:	ffff3fff 	.word	0xffff3fff
 80031b4:	ffbfffff 	.word	0xffbfffff
 80031b8:	feffffff 	.word	0xfeffffff

080031bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e046      	b.n	800325c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2288      	movs	r2, #136	; 0x88
 80031d2:	589b      	ldr	r3, [r3, r2]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d107      	bne.n	80031e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2284      	movs	r2, #132	; 0x84
 80031dc:	2100      	movs	r1, #0
 80031de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	0018      	movs	r0, r3
 80031e4:	f7fd fa74 	bl	80006d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2288      	movs	r2, #136	; 0x88
 80031ec:	2124      	movs	r1, #36	; 0x24
 80031ee:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2101      	movs	r1, #1
 80031fc:	438a      	bics	r2, r1
 80031fe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	0018      	movs	r0, r3
 800320c:	f000 ffd6 	bl	80041bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	0018      	movs	r0, r3
 8003214:	f000 fc7c 	bl	8003b10 <UART_SetConfig>
 8003218:	0003      	movs	r3, r0
 800321a:	2b01      	cmp	r3, #1
 800321c:	d101      	bne.n	8003222 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e01c      	b.n	800325c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	490d      	ldr	r1, [pc, #52]	; (8003264 <HAL_UART_Init+0xa8>)
 800322e:	400a      	ands	r2, r1
 8003230:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	212a      	movs	r1, #42	; 0x2a
 800323e:	438a      	bics	r2, r1
 8003240:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2101      	movs	r1, #1
 800324e:	430a      	orrs	r2, r1
 8003250:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	0018      	movs	r0, r3
 8003256:	f001 f865 	bl	8004324 <UART_CheckIdleState>
 800325a:	0003      	movs	r3, r0
}
 800325c:	0018      	movs	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	b002      	add	sp, #8
 8003262:	bd80      	pop	{r7, pc}
 8003264:	ffffb7ff 	.word	0xffffb7ff

08003268 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08a      	sub	sp, #40	; 0x28
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	1dbb      	adds	r3, r7, #6
 8003276:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2288      	movs	r2, #136	; 0x88
 800327c:	589b      	ldr	r3, [r3, r2]
 800327e:	2b20      	cmp	r3, #32
 8003280:	d000      	beq.n	8003284 <HAL_UART_Transmit+0x1c>
 8003282:	e090      	b.n	80033a6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_UART_Transmit+0x2a>
 800328a:	1dbb      	adds	r3, r7, #6
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e088      	b.n	80033a8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	2380      	movs	r3, #128	; 0x80
 800329c:	015b      	lsls	r3, r3, #5
 800329e:	429a      	cmp	r2, r3
 80032a0:	d109      	bne.n	80032b6 <HAL_UART_Transmit+0x4e>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d105      	bne.n	80032b6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	2201      	movs	r2, #1
 80032ae:	4013      	ands	r3, r2
 80032b0:	d001      	beq.n	80032b6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e078      	b.n	80033a8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2290      	movs	r2, #144	; 0x90
 80032ba:	2100      	movs	r1, #0
 80032bc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2288      	movs	r2, #136	; 0x88
 80032c2:	2121      	movs	r1, #33	; 0x21
 80032c4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032c6:	f7fe fc89 	bl	8001bdc <HAL_GetTick>
 80032ca:	0003      	movs	r3, r0
 80032cc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	1dba      	adds	r2, r7, #6
 80032d2:	2154      	movs	r1, #84	; 0x54
 80032d4:	8812      	ldrh	r2, [r2, #0]
 80032d6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1dba      	adds	r2, r7, #6
 80032dc:	2156      	movs	r1, #86	; 0x56
 80032de:	8812      	ldrh	r2, [r2, #0]
 80032e0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	2380      	movs	r3, #128	; 0x80
 80032e8:	015b      	lsls	r3, r3, #5
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d108      	bne.n	8003300 <HAL_UART_Transmit+0x98>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d104      	bne.n	8003300 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	61bb      	str	r3, [r7, #24]
 80032fe:	e003      	b.n	8003308 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003304:	2300      	movs	r3, #0
 8003306:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003308:	e030      	b.n	800336c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	0013      	movs	r3, r2
 8003314:	2200      	movs	r2, #0
 8003316:	2180      	movs	r1, #128	; 0x80
 8003318:	f001 f8ae 	bl	8004478 <UART_WaitOnFlagUntilTimeout>
 800331c:	1e03      	subs	r3, r0, #0
 800331e:	d005      	beq.n	800332c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2288      	movs	r2, #136	; 0x88
 8003324:	2120      	movs	r1, #32
 8003326:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e03d      	b.n	80033a8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10b      	bne.n	800334a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	001a      	movs	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	05d2      	lsls	r2, r2, #23
 800333e:	0dd2      	lsrs	r2, r2, #23
 8003340:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	3302      	adds	r3, #2
 8003346:	61bb      	str	r3, [r7, #24]
 8003348:	e007      	b.n	800335a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	781a      	ldrb	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	3301      	adds	r3, #1
 8003358:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2256      	movs	r2, #86	; 0x56
 800335e:	5a9b      	ldrh	r3, [r3, r2]
 8003360:	b29b      	uxth	r3, r3
 8003362:	3b01      	subs	r3, #1
 8003364:	b299      	uxth	r1, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2256      	movs	r2, #86	; 0x56
 800336a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2256      	movs	r2, #86	; 0x56
 8003370:	5a9b      	ldrh	r3, [r3, r2]
 8003372:	b29b      	uxth	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1c8      	bne.n	800330a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	0013      	movs	r3, r2
 8003382:	2200      	movs	r2, #0
 8003384:	2140      	movs	r1, #64	; 0x40
 8003386:	f001 f877 	bl	8004478 <UART_WaitOnFlagUntilTimeout>
 800338a:	1e03      	subs	r3, r0, #0
 800338c:	d005      	beq.n	800339a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2288      	movs	r2, #136	; 0x88
 8003392:	2120      	movs	r1, #32
 8003394:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e006      	b.n	80033a8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2288      	movs	r2, #136	; 0x88
 800339e:	2120      	movs	r1, #32
 80033a0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80033a2:	2300      	movs	r3, #0
 80033a4:	e000      	b.n	80033a8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80033a6:	2302      	movs	r3, #2
  }
}
 80033a8:	0018      	movs	r0, r3
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b008      	add	sp, #32
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b088      	sub	sp, #32
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	1dbb      	adds	r3, r7, #6
 80033bc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	228c      	movs	r2, #140	; 0x8c
 80033c2:	589b      	ldr	r3, [r3, r2]
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d14f      	bne.n	8003468 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_UART_Receive_IT+0x26>
 80033ce:	1dbb      	adds	r3, r7, #6
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e047      	b.n	800346a <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	2380      	movs	r3, #128	; 0x80
 80033e0:	015b      	lsls	r3, r3, #5
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d109      	bne.n	80033fa <HAL_UART_Receive_IT+0x4a>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d105      	bne.n	80033fa <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2201      	movs	r2, #1
 80033f2:	4013      	ands	r3, r2
 80033f4:	d001      	beq.n	80033fa <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e037      	b.n	800346a <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1b      	ldr	r2, [pc, #108]	; (8003474 <HAL_UART_Receive_IT+0xc4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d025      	beq.n	8003456 <HAL_UART_Receive_IT+0xa6>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a1a      	ldr	r2, [pc, #104]	; (8003478 <HAL_UART_Receive_IT+0xc8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d020      	beq.n	8003456 <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	2380      	movs	r3, #128	; 0x80
 800341c:	041b      	lsls	r3, r3, #16
 800341e:	4013      	ands	r3, r2
 8003420:	d019      	beq.n	8003456 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003422:	f3ef 8310 	mrs	r3, PRIMASK
 8003426:	613b      	str	r3, [r7, #16]
  return(result);
 8003428:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800342a:	61fb      	str	r3, [r7, #28]
 800342c:	2301      	movs	r3, #1
 800342e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f383 8810 	msr	PRIMASK, r3
}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2180      	movs	r1, #128	; 0x80
 8003444:	04c9      	lsls	r1, r1, #19
 8003446:	430a      	orrs	r2, r1
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	f383 8810 	msr	PRIMASK, r3
}
 8003454:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003456:	1dbb      	adds	r3, r7, #6
 8003458:	881a      	ldrh	r2, [r3, #0]
 800345a:	68b9      	ldr	r1, [r7, #8]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	0018      	movs	r0, r3
 8003460:	f001 f87a 	bl	8004558 <UART_Start_Receive_IT>
 8003464:	0003      	movs	r3, r0
 8003466:	e000      	b.n	800346a <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8003468:	2302      	movs	r3, #2
  }
}
 800346a:	0018      	movs	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	b008      	add	sp, #32
 8003470:	bd80      	pop	{r7, pc}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	40008000 	.word	0x40008000
 8003478:	40008400 	.word	0x40008400

0800347c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800347c:	b5b0      	push	{r4, r5, r7, lr}
 800347e:	b0aa      	sub	sp, #168	; 0xa8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	69db      	ldr	r3, [r3, #28]
 800348a:	22a4      	movs	r2, #164	; 0xa4
 800348c:	18b9      	adds	r1, r7, r2
 800348e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	20a0      	movs	r0, #160	; 0xa0
 8003498:	1839      	adds	r1, r7, r0
 800349a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	249c      	movs	r4, #156	; 0x9c
 80034a4:	1939      	adds	r1, r7, r4
 80034a6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80034a8:	0011      	movs	r1, r2
 80034aa:	18bb      	adds	r3, r7, r2
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4aa2      	ldr	r2, [pc, #648]	; (8003738 <HAL_UART_IRQHandler+0x2bc>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	2298      	movs	r2, #152	; 0x98
 80034b4:	18bd      	adds	r5, r7, r2
 80034b6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80034b8:	18bb      	adds	r3, r7, r2
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d11a      	bne.n	80034f6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80034c0:	187b      	adds	r3, r7, r1
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2220      	movs	r2, #32
 80034c6:	4013      	ands	r3, r2
 80034c8:	d015      	beq.n	80034f6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80034ca:	183b      	adds	r3, r7, r0
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2220      	movs	r2, #32
 80034d0:	4013      	ands	r3, r2
 80034d2:	d105      	bne.n	80034e0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80034d4:	193b      	adds	r3, r7, r4
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	2380      	movs	r3, #128	; 0x80
 80034da:	055b      	lsls	r3, r3, #21
 80034dc:	4013      	ands	r3, r2
 80034de:	d00a      	beq.n	80034f6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d100      	bne.n	80034ea <HAL_UART_IRQHandler+0x6e>
 80034e8:	e2dc      	b.n	8003aa4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	0010      	movs	r0, r2
 80034f2:	4798      	blx	r3
      }
      return;
 80034f4:	e2d6      	b.n	8003aa4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80034f6:	2398      	movs	r3, #152	; 0x98
 80034f8:	18fb      	adds	r3, r7, r3
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d100      	bne.n	8003502 <HAL_UART_IRQHandler+0x86>
 8003500:	e122      	b.n	8003748 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003502:	239c      	movs	r3, #156	; 0x9c
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a8c      	ldr	r2, [pc, #560]	; (800373c <HAL_UART_IRQHandler+0x2c0>)
 800350a:	4013      	ands	r3, r2
 800350c:	d106      	bne.n	800351c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800350e:	23a0      	movs	r3, #160	; 0xa0
 8003510:	18fb      	adds	r3, r7, r3
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a8a      	ldr	r2, [pc, #552]	; (8003740 <HAL_UART_IRQHandler+0x2c4>)
 8003516:	4013      	ands	r3, r2
 8003518:	d100      	bne.n	800351c <HAL_UART_IRQHandler+0xa0>
 800351a:	e115      	b.n	8003748 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800351c:	23a4      	movs	r3, #164	; 0xa4
 800351e:	18fb      	adds	r3, r7, r3
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2201      	movs	r2, #1
 8003524:	4013      	ands	r3, r2
 8003526:	d012      	beq.n	800354e <HAL_UART_IRQHandler+0xd2>
 8003528:	23a0      	movs	r3, #160	; 0xa0
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	2380      	movs	r3, #128	; 0x80
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	4013      	ands	r3, r2
 8003534:	d00b      	beq.n	800354e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2201      	movs	r2, #1
 800353c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2290      	movs	r2, #144	; 0x90
 8003542:	589b      	ldr	r3, [r3, r2]
 8003544:	2201      	movs	r2, #1
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2190      	movs	r1, #144	; 0x90
 800354c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800354e:	23a4      	movs	r3, #164	; 0xa4
 8003550:	18fb      	adds	r3, r7, r3
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2202      	movs	r2, #2
 8003556:	4013      	ands	r3, r2
 8003558:	d011      	beq.n	800357e <HAL_UART_IRQHandler+0x102>
 800355a:	239c      	movs	r3, #156	; 0x9c
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2201      	movs	r2, #1
 8003562:	4013      	ands	r3, r2
 8003564:	d00b      	beq.n	800357e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2202      	movs	r2, #2
 800356c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2290      	movs	r2, #144	; 0x90
 8003572:	589b      	ldr	r3, [r3, r2]
 8003574:	2204      	movs	r2, #4
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2190      	movs	r1, #144	; 0x90
 800357c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800357e:	23a4      	movs	r3, #164	; 0xa4
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2204      	movs	r2, #4
 8003586:	4013      	ands	r3, r2
 8003588:	d011      	beq.n	80035ae <HAL_UART_IRQHandler+0x132>
 800358a:	239c      	movs	r3, #156	; 0x9c
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2201      	movs	r2, #1
 8003592:	4013      	ands	r3, r2
 8003594:	d00b      	beq.n	80035ae <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2204      	movs	r2, #4
 800359c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2290      	movs	r2, #144	; 0x90
 80035a2:	589b      	ldr	r3, [r3, r2]
 80035a4:	2202      	movs	r2, #2
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2190      	movs	r1, #144	; 0x90
 80035ac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80035ae:	23a4      	movs	r3, #164	; 0xa4
 80035b0:	18fb      	adds	r3, r7, r3
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2208      	movs	r2, #8
 80035b6:	4013      	ands	r3, r2
 80035b8:	d017      	beq.n	80035ea <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80035ba:	23a0      	movs	r3, #160	; 0xa0
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2220      	movs	r2, #32
 80035c2:	4013      	ands	r3, r2
 80035c4:	d105      	bne.n	80035d2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80035c6:	239c      	movs	r3, #156	; 0x9c
 80035c8:	18fb      	adds	r3, r7, r3
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a5b      	ldr	r2, [pc, #364]	; (800373c <HAL_UART_IRQHandler+0x2c0>)
 80035ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80035d0:	d00b      	beq.n	80035ea <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2208      	movs	r2, #8
 80035d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2290      	movs	r2, #144	; 0x90
 80035de:	589b      	ldr	r3, [r3, r2]
 80035e0:	2208      	movs	r2, #8
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2190      	movs	r1, #144	; 0x90
 80035e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80035ea:	23a4      	movs	r3, #164	; 0xa4
 80035ec:	18fb      	adds	r3, r7, r3
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	4013      	ands	r3, r2
 80035f6:	d013      	beq.n	8003620 <HAL_UART_IRQHandler+0x1a4>
 80035f8:	23a0      	movs	r3, #160	; 0xa0
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	2380      	movs	r3, #128	; 0x80
 8003600:	04db      	lsls	r3, r3, #19
 8003602:	4013      	ands	r3, r2
 8003604:	d00c      	beq.n	8003620 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2280      	movs	r2, #128	; 0x80
 800360c:	0112      	lsls	r2, r2, #4
 800360e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2290      	movs	r2, #144	; 0x90
 8003614:	589b      	ldr	r3, [r3, r2]
 8003616:	2220      	movs	r2, #32
 8003618:	431a      	orrs	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2190      	movs	r1, #144	; 0x90
 800361e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2290      	movs	r2, #144	; 0x90
 8003624:	589b      	ldr	r3, [r3, r2]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d100      	bne.n	800362c <HAL_UART_IRQHandler+0x1b0>
 800362a:	e23d      	b.n	8003aa8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800362c:	23a4      	movs	r3, #164	; 0xa4
 800362e:	18fb      	adds	r3, r7, r3
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2220      	movs	r2, #32
 8003634:	4013      	ands	r3, r2
 8003636:	d015      	beq.n	8003664 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003638:	23a0      	movs	r3, #160	; 0xa0
 800363a:	18fb      	adds	r3, r7, r3
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2220      	movs	r2, #32
 8003640:	4013      	ands	r3, r2
 8003642:	d106      	bne.n	8003652 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003644:	239c      	movs	r3, #156	; 0x9c
 8003646:	18fb      	adds	r3, r7, r3
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	2380      	movs	r3, #128	; 0x80
 800364c:	055b      	lsls	r3, r3, #21
 800364e:	4013      	ands	r3, r2
 8003650:	d008      	beq.n	8003664 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003656:	2b00      	cmp	r3, #0
 8003658:	d004      	beq.n	8003664 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	0010      	movs	r0, r2
 8003662:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2290      	movs	r2, #144	; 0x90
 8003668:	589b      	ldr	r3, [r3, r2]
 800366a:	2194      	movs	r1, #148	; 0x94
 800366c:	187a      	adds	r2, r7, r1
 800366e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	2240      	movs	r2, #64	; 0x40
 8003678:	4013      	ands	r3, r2
 800367a:	2b40      	cmp	r3, #64	; 0x40
 800367c:	d004      	beq.n	8003688 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800367e:	187b      	adds	r3, r7, r1
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2228      	movs	r2, #40	; 0x28
 8003684:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003686:	d04c      	beq.n	8003722 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	0018      	movs	r0, r3
 800368c:	f001 f888 	bl	80047a0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	2240      	movs	r2, #64	; 0x40
 8003698:	4013      	ands	r3, r2
 800369a:	2b40      	cmp	r3, #64	; 0x40
 800369c:	d13c      	bne.n	8003718 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800369e:	f3ef 8310 	mrs	r3, PRIMASK
 80036a2:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80036a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036a6:	2090      	movs	r0, #144	; 0x90
 80036a8:	183a      	adds	r2, r7, r0
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	2301      	movs	r3, #1
 80036ae:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036b2:	f383 8810 	msr	PRIMASK, r3
}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2140      	movs	r1, #64	; 0x40
 80036c4:	438a      	bics	r2, r1
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	183b      	adds	r3, r7, r0
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036d0:	f383 8810 	msr	PRIMASK, r3
}
 80036d4:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2280      	movs	r2, #128	; 0x80
 80036da:	589b      	ldr	r3, [r3, r2]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d016      	beq.n	800370e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2280      	movs	r2, #128	; 0x80
 80036e4:	589b      	ldr	r3, [r3, r2]
 80036e6:	4a17      	ldr	r2, [pc, #92]	; (8003744 <HAL_UART_IRQHandler+0x2c8>)
 80036e8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2280      	movs	r2, #128	; 0x80
 80036ee:	589b      	ldr	r3, [r3, r2]
 80036f0:	0018      	movs	r0, r3
 80036f2:	f7fe fbdf 	bl	8001eb4 <HAL_DMA_Abort_IT>
 80036f6:	1e03      	subs	r3, r0, #0
 80036f8:	d01c      	beq.n	8003734 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2280      	movs	r2, #128	; 0x80
 80036fe:	589b      	ldr	r3, [r3, r2]
 8003700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	2180      	movs	r1, #128	; 0x80
 8003706:	5852      	ldr	r2, [r2, r1]
 8003708:	0010      	movs	r0, r2
 800370a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800370c:	e012      	b.n	8003734 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	0018      	movs	r0, r3
 8003712:	f000 f9e9 	bl	8003ae8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003716:	e00d      	b.n	8003734 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	0018      	movs	r0, r3
 800371c:	f000 f9e4 	bl	8003ae8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	e008      	b.n	8003734 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	0018      	movs	r0, r3
 8003726:	f000 f9df 	bl	8003ae8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2290      	movs	r2, #144	; 0x90
 800372e:	2100      	movs	r1, #0
 8003730:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003732:	e1b9      	b.n	8003aa8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003734:	46c0      	nop			; (mov r8, r8)
    return;
 8003736:	e1b7      	b.n	8003aa8 <HAL_UART_IRQHandler+0x62c>
 8003738:	0000080f 	.word	0x0000080f
 800373c:	10000001 	.word	0x10000001
 8003740:	04000120 	.word	0x04000120
 8003744:	0800486d 	.word	0x0800486d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800374c:	2b01      	cmp	r3, #1
 800374e:	d000      	beq.n	8003752 <HAL_UART_IRQHandler+0x2d6>
 8003750:	e13e      	b.n	80039d0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003752:	23a4      	movs	r3, #164	; 0xa4
 8003754:	18fb      	adds	r3, r7, r3
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2210      	movs	r2, #16
 800375a:	4013      	ands	r3, r2
 800375c:	d100      	bne.n	8003760 <HAL_UART_IRQHandler+0x2e4>
 800375e:	e137      	b.n	80039d0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003760:	23a0      	movs	r3, #160	; 0xa0
 8003762:	18fb      	adds	r3, r7, r3
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2210      	movs	r2, #16
 8003768:	4013      	ands	r3, r2
 800376a:	d100      	bne.n	800376e <HAL_UART_IRQHandler+0x2f2>
 800376c:	e130      	b.n	80039d0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2210      	movs	r2, #16
 8003774:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	2240      	movs	r2, #64	; 0x40
 800377e:	4013      	ands	r3, r2
 8003780:	2b40      	cmp	r3, #64	; 0x40
 8003782:	d000      	beq.n	8003786 <HAL_UART_IRQHandler+0x30a>
 8003784:	e0a4      	b.n	80038d0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2280      	movs	r2, #128	; 0x80
 800378a:	589b      	ldr	r3, [r3, r2]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	217e      	movs	r1, #126	; 0x7e
 8003792:	187b      	adds	r3, r7, r1
 8003794:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003796:	187b      	adds	r3, r7, r1
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d100      	bne.n	80037a0 <HAL_UART_IRQHandler+0x324>
 800379e:	e185      	b.n	8003aac <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	225c      	movs	r2, #92	; 0x5c
 80037a4:	5a9b      	ldrh	r3, [r3, r2]
 80037a6:	187a      	adds	r2, r7, r1
 80037a8:	8812      	ldrh	r2, [r2, #0]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d300      	bcc.n	80037b0 <HAL_UART_IRQHandler+0x334>
 80037ae:	e17d      	b.n	8003aac <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	187a      	adds	r2, r7, r1
 80037b4:	215e      	movs	r1, #94	; 0x5e
 80037b6:	8812      	ldrh	r2, [r2, #0]
 80037b8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2280      	movs	r2, #128	; 0x80
 80037be:	589b      	ldr	r3, [r3, r2]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2220      	movs	r2, #32
 80037c6:	4013      	ands	r3, r2
 80037c8:	d170      	bne.n	80038ac <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ca:	f3ef 8310 	mrs	r3, PRIMASK
 80037ce:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80037d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037d2:	67bb      	str	r3, [r7, #120]	; 0x78
 80037d4:	2301      	movs	r3, #1
 80037d6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037da:	f383 8810 	msr	PRIMASK, r3
}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	49b4      	ldr	r1, [pc, #720]	; (8003abc <HAL_UART_IRQHandler+0x640>)
 80037ec:	400a      	ands	r2, r1
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037f6:	f383 8810 	msr	PRIMASK, r3
}
 80037fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003800:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003804:	677b      	str	r3, [r7, #116]	; 0x74
 8003806:	2301      	movs	r3, #1
 8003808:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800380c:	f383 8810 	msr	PRIMASK, r3
}
 8003810:	46c0      	nop			; (mov r8, r8)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2101      	movs	r1, #1
 800381e:	438a      	bics	r2, r1
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003824:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003828:	f383 8810 	msr	PRIMASK, r3
}
 800382c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382e:	f3ef 8310 	mrs	r3, PRIMASK
 8003832:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003834:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003836:	673b      	str	r3, [r7, #112]	; 0x70
 8003838:	2301      	movs	r3, #1
 800383a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800383e:	f383 8810 	msr	PRIMASK, r3
}
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689a      	ldr	r2, [r3, #8]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2140      	movs	r1, #64	; 0x40
 8003850:	438a      	bics	r2, r1
 8003852:	609a      	str	r2, [r3, #8]
 8003854:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003856:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003858:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800385a:	f383 8810 	msr	PRIMASK, r3
}
 800385e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	228c      	movs	r2, #140	; 0x8c
 8003864:	2120      	movs	r1, #32
 8003866:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800386e:	f3ef 8310 	mrs	r3, PRIMASK
 8003872:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003874:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003876:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003878:	2301      	movs	r3, #1
 800387a:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800387e:	f383 8810 	msr	PRIMASK, r3
}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2110      	movs	r1, #16
 8003890:	438a      	bics	r2, r1
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003896:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003898:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800389a:	f383 8810 	msr	PRIMASK, r3
}
 800389e:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2280      	movs	r2, #128	; 0x80
 80038a4:	589b      	ldr	r3, [r3, r2]
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7fe faa4 	bl	8001df4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	225c      	movs	r2, #92	; 0x5c
 80038b6:	5a9a      	ldrh	r2, [r3, r2]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	215e      	movs	r1, #94	; 0x5e
 80038bc:	5a5b      	ldrh	r3, [r3, r1]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	0011      	movs	r1, r2
 80038c8:	0018      	movs	r0, r3
 80038ca:	f000 f915 	bl	8003af8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80038ce:	e0ed      	b.n	8003aac <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	225c      	movs	r2, #92	; 0x5c
 80038d4:	5a99      	ldrh	r1, [r3, r2]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	225e      	movs	r2, #94	; 0x5e
 80038da:	5a9b      	ldrh	r3, [r3, r2]
 80038dc:	b29a      	uxth	r2, r3
 80038de:	208e      	movs	r0, #142	; 0x8e
 80038e0:	183b      	adds	r3, r7, r0
 80038e2:	1a8a      	subs	r2, r1, r2
 80038e4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	225e      	movs	r2, #94	; 0x5e
 80038ea:	5a9b      	ldrh	r3, [r3, r2]
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d100      	bne.n	80038f4 <HAL_UART_IRQHandler+0x478>
 80038f2:	e0dd      	b.n	8003ab0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80038f4:	183b      	adds	r3, r7, r0
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d100      	bne.n	80038fe <HAL_UART_IRQHandler+0x482>
 80038fc:	e0d8      	b.n	8003ab0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003902:	60fb      	str	r3, [r7, #12]
  return(result);
 8003904:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003906:	2488      	movs	r4, #136	; 0x88
 8003908:	193a      	adds	r2, r7, r4
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	2301      	movs	r3, #1
 800390e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	f383 8810 	msr	PRIMASK, r3
}
 8003916:	46c0      	nop			; (mov r8, r8)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4967      	ldr	r1, [pc, #412]	; (8003ac0 <HAL_UART_IRQHandler+0x644>)
 8003924:	400a      	ands	r2, r1
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	193b      	adds	r3, r7, r4
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f383 8810 	msr	PRIMASK, r3
}
 8003934:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003936:	f3ef 8310 	mrs	r3, PRIMASK
 800393a:	61bb      	str	r3, [r7, #24]
  return(result);
 800393c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800393e:	2484      	movs	r4, #132	; 0x84
 8003940:	193a      	adds	r2, r7, r4
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	2301      	movs	r3, #1
 8003946:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	f383 8810 	msr	PRIMASK, r3
}
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	495a      	ldr	r1, [pc, #360]	; (8003ac4 <HAL_UART_IRQHandler+0x648>)
 800395c:	400a      	ands	r2, r1
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	193b      	adds	r3, r7, r4
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	f383 8810 	msr	PRIMASK, r3
}
 800396c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	228c      	movs	r2, #140	; 0x8c
 8003972:	2120      	movs	r1, #32
 8003974:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003982:	f3ef 8310 	mrs	r3, PRIMASK
 8003986:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003988:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800398a:	2480      	movs	r4, #128	; 0x80
 800398c:	193a      	adds	r2, r7, r4
 800398e:	6013      	str	r3, [r2, #0]
 8003990:	2301      	movs	r3, #1
 8003992:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003996:	f383 8810 	msr	PRIMASK, r3
}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2110      	movs	r1, #16
 80039a8:	438a      	bics	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	193b      	adds	r3, r7, r4
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b4:	f383 8810 	msr	PRIMASK, r3
}
 80039b8:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039c0:	183b      	adds	r3, r7, r0
 80039c2:	881a      	ldrh	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	0011      	movs	r1, r2
 80039c8:	0018      	movs	r0, r3
 80039ca:	f000 f895 	bl	8003af8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039ce:	e06f      	b.n	8003ab0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80039d0:	23a4      	movs	r3, #164	; 0xa4
 80039d2:	18fb      	adds	r3, r7, r3
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	2380      	movs	r3, #128	; 0x80
 80039d8:	035b      	lsls	r3, r3, #13
 80039da:	4013      	ands	r3, r2
 80039dc:	d010      	beq.n	8003a00 <HAL_UART_IRQHandler+0x584>
 80039de:	239c      	movs	r3, #156	; 0x9c
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	2380      	movs	r3, #128	; 0x80
 80039e6:	03db      	lsls	r3, r3, #15
 80039e8:	4013      	ands	r3, r2
 80039ea:	d009      	beq.n	8003a00 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2280      	movs	r2, #128	; 0x80
 80039f2:	0352      	lsls	r2, r2, #13
 80039f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	0018      	movs	r0, r3
 80039fa:	f001 fca7 	bl	800534c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80039fe:	e05a      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003a00:	23a4      	movs	r3, #164	; 0xa4
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2280      	movs	r2, #128	; 0x80
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d016      	beq.n	8003a3a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003a0c:	23a0      	movs	r3, #160	; 0xa0
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2280      	movs	r2, #128	; 0x80
 8003a14:	4013      	ands	r3, r2
 8003a16:	d106      	bne.n	8003a26 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003a18:	239c      	movs	r3, #156	; 0x9c
 8003a1a:	18fb      	adds	r3, r7, r3
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	2380      	movs	r3, #128	; 0x80
 8003a20:	041b      	lsls	r3, r3, #16
 8003a22:	4013      	ands	r3, r2
 8003a24:	d009      	beq.n	8003a3a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d042      	beq.n	8003ab4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	0010      	movs	r0, r2
 8003a36:	4798      	blx	r3
    }
    return;
 8003a38:	e03c      	b.n	8003ab4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a3a:	23a4      	movs	r3, #164	; 0xa4
 8003a3c:	18fb      	adds	r3, r7, r3
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2240      	movs	r2, #64	; 0x40
 8003a42:	4013      	ands	r3, r2
 8003a44:	d00a      	beq.n	8003a5c <HAL_UART_IRQHandler+0x5e0>
 8003a46:	23a0      	movs	r3, #160	; 0xa0
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2240      	movs	r2, #64	; 0x40
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d004      	beq.n	8003a5c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	0018      	movs	r0, r3
 8003a56:	f000 ff20 	bl	800489a <UART_EndTransmit_IT>
    return;
 8003a5a:	e02c      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003a5c:	23a4      	movs	r3, #164	; 0xa4
 8003a5e:	18fb      	adds	r3, r7, r3
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	2380      	movs	r3, #128	; 0x80
 8003a64:	041b      	lsls	r3, r3, #16
 8003a66:	4013      	ands	r3, r2
 8003a68:	d00b      	beq.n	8003a82 <HAL_UART_IRQHandler+0x606>
 8003a6a:	23a0      	movs	r3, #160	; 0xa0
 8003a6c:	18fb      	adds	r3, r7, r3
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	2380      	movs	r3, #128	; 0x80
 8003a72:	05db      	lsls	r3, r3, #23
 8003a74:	4013      	ands	r3, r2
 8003a76:	d004      	beq.n	8003a82 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f001 fc76 	bl	800536c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a80:	e019      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003a82:	23a4      	movs	r3, #164	; 0xa4
 8003a84:	18fb      	adds	r3, r7, r3
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	2380      	movs	r3, #128	; 0x80
 8003a8a:	045b      	lsls	r3, r3, #17
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	d012      	beq.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
 8003a90:	23a0      	movs	r3, #160	; 0xa0
 8003a92:	18fb      	adds	r3, r7, r3
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	da0d      	bge.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	f001 fc5d 	bl	800535c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003aa2:	e008      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
      return;
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	e006      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
    return;
 8003aa8:	46c0      	nop			; (mov r8, r8)
 8003aaa:	e004      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
      return;
 8003aac:	46c0      	nop			; (mov r8, r8)
 8003aae:	e002      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
      return;
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	e000      	b.n	8003ab6 <HAL_UART_IRQHandler+0x63a>
    return;
 8003ab4:	46c0      	nop			; (mov r8, r8)
  }
}
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	b02a      	add	sp, #168	; 0xa8
 8003aba:	bdb0      	pop	{r4, r5, r7, pc}
 8003abc:	fffffeff 	.word	0xfffffeff
 8003ac0:	fffffedf 	.word	0xfffffedf
 8003ac4:	effffffe 	.word	0xeffffffe

08003ac8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003ae0:	46c0      	nop			; (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	b002      	add	sp, #8
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003af0:	46c0      	nop			; (mov r8, r8)
 8003af2:	46bd      	mov	sp, r7
 8003af4:	b002      	add	sp, #8
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	000a      	movs	r2, r1
 8003b02:	1cbb      	adds	r3, r7, #2
 8003b04:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b06:	46c0      	nop			; (mov r8, r8)
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	b002      	add	sp, #8
 8003b0c:	bd80      	pop	{r7, pc}
	...

08003b10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b10:	b5b0      	push	{r4, r5, r7, lr}
 8003b12:	b090      	sub	sp, #64	; 0x40
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b18:	231a      	movs	r3, #26
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	189b      	adds	r3, r3, r2
 8003b1e:	19db      	adds	r3, r3, r7
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	431a      	orrs	r2, r3
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4ac1      	ldr	r2, [pc, #772]	; (8003e48 <UART_SetConfig+0x338>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	0019      	movs	r1, r3
 8003b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b4e:	430b      	orrs	r3, r1
 8003b50:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4abc      	ldr	r2, [pc, #752]	; (8003e4c <UART_SetConfig+0x33c>)
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	68d9      	ldr	r1, [r3, #12]
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	0003      	movs	r3, r0
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4ab6      	ldr	r2, [pc, #728]	; (8003e50 <UART_SetConfig+0x340>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d009      	beq.n	8003b90 <UART_SetConfig+0x80>
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4ab4      	ldr	r2, [pc, #720]	; (8003e54 <UART_SetConfig+0x344>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d004      	beq.n	8003b90 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	4ab0      	ldr	r2, [pc, #704]	; (8003e58 <UART_SetConfig+0x348>)
 8003b98:	4013      	ands	r3, r2
 8003b9a:	0019      	movs	r1, r3
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bac:	220f      	movs	r2, #15
 8003bae:	4393      	bics	r3, r2
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	0003      	movs	r3, r0
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4aa5      	ldr	r2, [pc, #660]	; (8003e5c <UART_SetConfig+0x34c>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d131      	bne.n	8003c2e <UART_SetConfig+0x11e>
 8003bca:	4ba5      	ldr	r3, [pc, #660]	; (8003e60 <UART_SetConfig+0x350>)
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bce:	2203      	movs	r2, #3
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d01d      	beq.n	8003c12 <UART_SetConfig+0x102>
 8003bd6:	d823      	bhi.n	8003c20 <UART_SetConfig+0x110>
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d00c      	beq.n	8003bf6 <UART_SetConfig+0xe6>
 8003bdc:	d820      	bhi.n	8003c20 <UART_SetConfig+0x110>
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <UART_SetConfig+0xd8>
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d00e      	beq.n	8003c04 <UART_SetConfig+0xf4>
 8003be6:	e01b      	b.n	8003c20 <UART_SetConfig+0x110>
 8003be8:	231b      	movs	r3, #27
 8003bea:	2220      	movs	r2, #32
 8003bec:	189b      	adds	r3, r3, r2
 8003bee:	19db      	adds	r3, r3, r7
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	701a      	strb	r2, [r3, #0]
 8003bf4:	e154      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003bf6:	231b      	movs	r3, #27
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	189b      	adds	r3, r3, r2
 8003bfc:	19db      	adds	r3, r3, r7
 8003bfe:	2202      	movs	r2, #2
 8003c00:	701a      	strb	r2, [r3, #0]
 8003c02:	e14d      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c04:	231b      	movs	r3, #27
 8003c06:	2220      	movs	r2, #32
 8003c08:	189b      	adds	r3, r3, r2
 8003c0a:	19db      	adds	r3, r3, r7
 8003c0c:	2204      	movs	r2, #4
 8003c0e:	701a      	strb	r2, [r3, #0]
 8003c10:	e146      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c12:	231b      	movs	r3, #27
 8003c14:	2220      	movs	r2, #32
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	19db      	adds	r3, r3, r7
 8003c1a:	2208      	movs	r2, #8
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	e13f      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c20:	231b      	movs	r3, #27
 8003c22:	2220      	movs	r2, #32
 8003c24:	189b      	adds	r3, r3, r2
 8003c26:	19db      	adds	r3, r3, r7
 8003c28:	2210      	movs	r2, #16
 8003c2a:	701a      	strb	r2, [r3, #0]
 8003c2c:	e138      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a8c      	ldr	r2, [pc, #560]	; (8003e64 <UART_SetConfig+0x354>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d131      	bne.n	8003c9c <UART_SetConfig+0x18c>
 8003c38:	4b89      	ldr	r3, [pc, #548]	; (8003e60 <UART_SetConfig+0x350>)
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3c:	220c      	movs	r2, #12
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b0c      	cmp	r3, #12
 8003c42:	d01d      	beq.n	8003c80 <UART_SetConfig+0x170>
 8003c44:	d823      	bhi.n	8003c8e <UART_SetConfig+0x17e>
 8003c46:	2b08      	cmp	r3, #8
 8003c48:	d00c      	beq.n	8003c64 <UART_SetConfig+0x154>
 8003c4a:	d820      	bhi.n	8003c8e <UART_SetConfig+0x17e>
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <UART_SetConfig+0x146>
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d00e      	beq.n	8003c72 <UART_SetConfig+0x162>
 8003c54:	e01b      	b.n	8003c8e <UART_SetConfig+0x17e>
 8003c56:	231b      	movs	r3, #27
 8003c58:	2220      	movs	r2, #32
 8003c5a:	189b      	adds	r3, r3, r2
 8003c5c:	19db      	adds	r3, r3, r7
 8003c5e:	2200      	movs	r2, #0
 8003c60:	701a      	strb	r2, [r3, #0]
 8003c62:	e11d      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c64:	231b      	movs	r3, #27
 8003c66:	2220      	movs	r2, #32
 8003c68:	189b      	adds	r3, r3, r2
 8003c6a:	19db      	adds	r3, r3, r7
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	701a      	strb	r2, [r3, #0]
 8003c70:	e116      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c72:	231b      	movs	r3, #27
 8003c74:	2220      	movs	r2, #32
 8003c76:	189b      	adds	r3, r3, r2
 8003c78:	19db      	adds	r3, r3, r7
 8003c7a:	2204      	movs	r2, #4
 8003c7c:	701a      	strb	r2, [r3, #0]
 8003c7e:	e10f      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c80:	231b      	movs	r3, #27
 8003c82:	2220      	movs	r2, #32
 8003c84:	189b      	adds	r3, r3, r2
 8003c86:	19db      	adds	r3, r3, r7
 8003c88:	2208      	movs	r2, #8
 8003c8a:	701a      	strb	r2, [r3, #0]
 8003c8c:	e108      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c8e:	231b      	movs	r3, #27
 8003c90:	2220      	movs	r2, #32
 8003c92:	189b      	adds	r3, r3, r2
 8003c94:	19db      	adds	r3, r3, r7
 8003c96:	2210      	movs	r2, #16
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	e101      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a71      	ldr	r2, [pc, #452]	; (8003e68 <UART_SetConfig+0x358>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d131      	bne.n	8003d0a <UART_SetConfig+0x1fa>
 8003ca6:	4b6e      	ldr	r3, [pc, #440]	; (8003e60 <UART_SetConfig+0x350>)
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003caa:	2230      	movs	r2, #48	; 0x30
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b30      	cmp	r3, #48	; 0x30
 8003cb0:	d01d      	beq.n	8003cee <UART_SetConfig+0x1de>
 8003cb2:	d823      	bhi.n	8003cfc <UART_SetConfig+0x1ec>
 8003cb4:	2b20      	cmp	r3, #32
 8003cb6:	d00c      	beq.n	8003cd2 <UART_SetConfig+0x1c2>
 8003cb8:	d820      	bhi.n	8003cfc <UART_SetConfig+0x1ec>
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d002      	beq.n	8003cc4 <UART_SetConfig+0x1b4>
 8003cbe:	2b10      	cmp	r3, #16
 8003cc0:	d00e      	beq.n	8003ce0 <UART_SetConfig+0x1d0>
 8003cc2:	e01b      	b.n	8003cfc <UART_SetConfig+0x1ec>
 8003cc4:	231b      	movs	r3, #27
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	189b      	adds	r3, r3, r2
 8003cca:	19db      	adds	r3, r3, r7
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e0e6      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003cd2:	231b      	movs	r3, #27
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	189b      	adds	r3, r3, r2
 8003cd8:	19db      	adds	r3, r3, r7
 8003cda:	2202      	movs	r2, #2
 8003cdc:	701a      	strb	r2, [r3, #0]
 8003cde:	e0df      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003ce0:	231b      	movs	r3, #27
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	189b      	adds	r3, r3, r2
 8003ce6:	19db      	adds	r3, r3, r7
 8003ce8:	2204      	movs	r2, #4
 8003cea:	701a      	strb	r2, [r3, #0]
 8003cec:	e0d8      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003cee:	231b      	movs	r3, #27
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	189b      	adds	r3, r3, r2
 8003cf4:	19db      	adds	r3, r3, r7
 8003cf6:	2208      	movs	r2, #8
 8003cf8:	701a      	strb	r2, [r3, #0]
 8003cfa:	e0d1      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003cfc:	231b      	movs	r3, #27
 8003cfe:	2220      	movs	r2, #32
 8003d00:	189b      	adds	r3, r3, r2
 8003d02:	19db      	adds	r3, r3, r7
 8003d04:	2210      	movs	r2, #16
 8003d06:	701a      	strb	r2, [r3, #0]
 8003d08:	e0ca      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a57      	ldr	r2, [pc, #348]	; (8003e6c <UART_SetConfig+0x35c>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d106      	bne.n	8003d22 <UART_SetConfig+0x212>
 8003d14:	231b      	movs	r3, #27
 8003d16:	2220      	movs	r2, #32
 8003d18:	189b      	adds	r3, r3, r2
 8003d1a:	19db      	adds	r3, r3, r7
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	701a      	strb	r2, [r3, #0]
 8003d20:	e0be      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a52      	ldr	r2, [pc, #328]	; (8003e70 <UART_SetConfig+0x360>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d106      	bne.n	8003d3a <UART_SetConfig+0x22a>
 8003d2c:	231b      	movs	r3, #27
 8003d2e:	2220      	movs	r2, #32
 8003d30:	189b      	adds	r3, r3, r2
 8003d32:	19db      	adds	r3, r3, r7
 8003d34:	2200      	movs	r2, #0
 8003d36:	701a      	strb	r2, [r3, #0]
 8003d38:	e0b2      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a4d      	ldr	r2, [pc, #308]	; (8003e74 <UART_SetConfig+0x364>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d106      	bne.n	8003d52 <UART_SetConfig+0x242>
 8003d44:	231b      	movs	r3, #27
 8003d46:	2220      	movs	r2, #32
 8003d48:	189b      	adds	r3, r3, r2
 8003d4a:	19db      	adds	r3, r3, r7
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	701a      	strb	r2, [r3, #0]
 8003d50:	e0a6      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a3e      	ldr	r2, [pc, #248]	; (8003e50 <UART_SetConfig+0x340>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d13e      	bne.n	8003dda <UART_SetConfig+0x2ca>
 8003d5c:	4b40      	ldr	r3, [pc, #256]	; (8003e60 <UART_SetConfig+0x350>)
 8003d5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d60:	23c0      	movs	r3, #192	; 0xc0
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	4013      	ands	r3, r2
 8003d66:	22c0      	movs	r2, #192	; 0xc0
 8003d68:	0112      	lsls	r2, r2, #4
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d027      	beq.n	8003dbe <UART_SetConfig+0x2ae>
 8003d6e:	22c0      	movs	r2, #192	; 0xc0
 8003d70:	0112      	lsls	r2, r2, #4
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d82a      	bhi.n	8003dcc <UART_SetConfig+0x2bc>
 8003d76:	2280      	movs	r2, #128	; 0x80
 8003d78:	0112      	lsls	r2, r2, #4
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d011      	beq.n	8003da2 <UART_SetConfig+0x292>
 8003d7e:	2280      	movs	r2, #128	; 0x80
 8003d80:	0112      	lsls	r2, r2, #4
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d822      	bhi.n	8003dcc <UART_SetConfig+0x2bc>
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d004      	beq.n	8003d94 <UART_SetConfig+0x284>
 8003d8a:	2280      	movs	r2, #128	; 0x80
 8003d8c:	00d2      	lsls	r2, r2, #3
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00e      	beq.n	8003db0 <UART_SetConfig+0x2a0>
 8003d92:	e01b      	b.n	8003dcc <UART_SetConfig+0x2bc>
 8003d94:	231b      	movs	r3, #27
 8003d96:	2220      	movs	r2, #32
 8003d98:	189b      	adds	r3, r3, r2
 8003d9a:	19db      	adds	r3, r3, r7
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	701a      	strb	r2, [r3, #0]
 8003da0:	e07e      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003da2:	231b      	movs	r3, #27
 8003da4:	2220      	movs	r2, #32
 8003da6:	189b      	adds	r3, r3, r2
 8003da8:	19db      	adds	r3, r3, r7
 8003daa:	2202      	movs	r2, #2
 8003dac:	701a      	strb	r2, [r3, #0]
 8003dae:	e077      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003db0:	231b      	movs	r3, #27
 8003db2:	2220      	movs	r2, #32
 8003db4:	189b      	adds	r3, r3, r2
 8003db6:	19db      	adds	r3, r3, r7
 8003db8:	2204      	movs	r2, #4
 8003dba:	701a      	strb	r2, [r3, #0]
 8003dbc:	e070      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003dbe:	231b      	movs	r3, #27
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	189b      	adds	r3, r3, r2
 8003dc4:	19db      	adds	r3, r3, r7
 8003dc6:	2208      	movs	r2, #8
 8003dc8:	701a      	strb	r2, [r3, #0]
 8003dca:	e069      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003dcc:	231b      	movs	r3, #27
 8003dce:	2220      	movs	r2, #32
 8003dd0:	189b      	adds	r3, r3, r2
 8003dd2:	19db      	adds	r3, r3, r7
 8003dd4:	2210      	movs	r2, #16
 8003dd6:	701a      	strb	r2, [r3, #0]
 8003dd8:	e062      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1d      	ldr	r2, [pc, #116]	; (8003e54 <UART_SetConfig+0x344>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d157      	bne.n	8003e94 <UART_SetConfig+0x384>
 8003de4:	4b1e      	ldr	r3, [pc, #120]	; (8003e60 <UART_SetConfig+0x350>)
 8003de6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003de8:	23c0      	movs	r3, #192	; 0xc0
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	4013      	ands	r3, r2
 8003dee:	22c0      	movs	r2, #192	; 0xc0
 8003df0:	0092      	lsls	r2, r2, #2
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d040      	beq.n	8003e78 <UART_SetConfig+0x368>
 8003df6:	22c0      	movs	r2, #192	; 0xc0
 8003df8:	0092      	lsls	r2, r2, #2
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d843      	bhi.n	8003e86 <UART_SetConfig+0x376>
 8003dfe:	2280      	movs	r2, #128	; 0x80
 8003e00:	0092      	lsls	r2, r2, #2
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d011      	beq.n	8003e2a <UART_SetConfig+0x31a>
 8003e06:	2280      	movs	r2, #128	; 0x80
 8003e08:	0092      	lsls	r2, r2, #2
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d83b      	bhi.n	8003e86 <UART_SetConfig+0x376>
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d004      	beq.n	8003e1c <UART_SetConfig+0x30c>
 8003e12:	2280      	movs	r2, #128	; 0x80
 8003e14:	0052      	lsls	r2, r2, #1
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00e      	beq.n	8003e38 <UART_SetConfig+0x328>
 8003e1a:	e034      	b.n	8003e86 <UART_SetConfig+0x376>
 8003e1c:	231b      	movs	r3, #27
 8003e1e:	2220      	movs	r2, #32
 8003e20:	189b      	adds	r3, r3, r2
 8003e22:	19db      	adds	r3, r3, r7
 8003e24:	2200      	movs	r2, #0
 8003e26:	701a      	strb	r2, [r3, #0]
 8003e28:	e03a      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003e2a:	231b      	movs	r3, #27
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	189b      	adds	r3, r3, r2
 8003e30:	19db      	adds	r3, r3, r7
 8003e32:	2202      	movs	r2, #2
 8003e34:	701a      	strb	r2, [r3, #0]
 8003e36:	e033      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003e38:	231b      	movs	r3, #27
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	189b      	adds	r3, r3, r2
 8003e3e:	19db      	adds	r3, r3, r7
 8003e40:	2204      	movs	r2, #4
 8003e42:	701a      	strb	r2, [r3, #0]
 8003e44:	e02c      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	cfff69f3 	.word	0xcfff69f3
 8003e4c:	ffffcfff 	.word	0xffffcfff
 8003e50:	40008000 	.word	0x40008000
 8003e54:	40008400 	.word	0x40008400
 8003e58:	11fff4ff 	.word	0x11fff4ff
 8003e5c:	40013800 	.word	0x40013800
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40004400 	.word	0x40004400
 8003e68:	40004800 	.word	0x40004800
 8003e6c:	40004c00 	.word	0x40004c00
 8003e70:	40005000 	.word	0x40005000
 8003e74:	40013c00 	.word	0x40013c00
 8003e78:	231b      	movs	r3, #27
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	189b      	adds	r3, r3, r2
 8003e7e:	19db      	adds	r3, r3, r7
 8003e80:	2208      	movs	r2, #8
 8003e82:	701a      	strb	r2, [r3, #0]
 8003e84:	e00c      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003e86:	231b      	movs	r3, #27
 8003e88:	2220      	movs	r2, #32
 8003e8a:	189b      	adds	r3, r3, r2
 8003e8c:	19db      	adds	r3, r3, r7
 8003e8e:	2210      	movs	r2, #16
 8003e90:	701a      	strb	r2, [r3, #0]
 8003e92:	e005      	b.n	8003ea0 <UART_SetConfig+0x390>
 8003e94:	231b      	movs	r3, #27
 8003e96:	2220      	movs	r2, #32
 8003e98:	189b      	adds	r3, r3, r2
 8003e9a:	19db      	adds	r3, r3, r7
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4ac1      	ldr	r2, [pc, #772]	; (80041ac <UART_SetConfig+0x69c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d005      	beq.n	8003eb6 <UART_SetConfig+0x3a6>
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4ac0      	ldr	r2, [pc, #768]	; (80041b0 <UART_SetConfig+0x6a0>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d000      	beq.n	8003eb6 <UART_SetConfig+0x3a6>
 8003eb4:	e093      	b.n	8003fde <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003eb6:	231b      	movs	r3, #27
 8003eb8:	2220      	movs	r2, #32
 8003eba:	189b      	adds	r3, r3, r2
 8003ebc:	19db      	adds	r3, r3, r7
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d015      	beq.n	8003ef0 <UART_SetConfig+0x3e0>
 8003ec4:	dc18      	bgt.n	8003ef8 <UART_SetConfig+0x3e8>
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d00d      	beq.n	8003ee6 <UART_SetConfig+0x3d6>
 8003eca:	dc15      	bgt.n	8003ef8 <UART_SetConfig+0x3e8>
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <UART_SetConfig+0x3c6>
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d005      	beq.n	8003ee0 <UART_SetConfig+0x3d0>
 8003ed4:	e010      	b.n	8003ef8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ed6:	f7fe ff1f 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8003eda:	0003      	movs	r3, r0
 8003edc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ede:	e014      	b.n	8003f0a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ee0:	4bb4      	ldr	r3, [pc, #720]	; (80041b4 <UART_SetConfig+0x6a4>)
 8003ee2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ee4:	e011      	b.n	8003f0a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ee6:	f7fe fe8b 	bl	8002c00 <HAL_RCC_GetSysClockFreq>
 8003eea:	0003      	movs	r3, r0
 8003eec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003eee:	e00c      	b.n	8003f0a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ef0:	2380      	movs	r3, #128	; 0x80
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ef6:	e008      	b.n	8003f0a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003efc:	231a      	movs	r3, #26
 8003efe:	2220      	movs	r2, #32
 8003f00:	189b      	adds	r3, r3, r2
 8003f02:	19db      	adds	r3, r3, r7
 8003f04:	2201      	movs	r2, #1
 8003f06:	701a      	strb	r2, [r3, #0]
        break;
 8003f08:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d100      	bne.n	8003f12 <UART_SetConfig+0x402>
 8003f10:	e135      	b.n	800417e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f16:	4ba8      	ldr	r3, [pc, #672]	; (80041b8 <UART_SetConfig+0x6a8>)
 8003f18:	0052      	lsls	r2, r2, #1
 8003f1a:	5ad3      	ldrh	r3, [r2, r3]
 8003f1c:	0019      	movs	r1, r3
 8003f1e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003f20:	f7fc f902 	bl	8000128 <__udivsi3>
 8003f24:	0003      	movs	r3, r0
 8003f26:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	0013      	movs	r3, r2
 8003f2e:	005b      	lsls	r3, r3, #1
 8003f30:	189b      	adds	r3, r3, r2
 8003f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d305      	bcc.n	8003f44 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d906      	bls.n	8003f52 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8003f44:	231a      	movs	r3, #26
 8003f46:	2220      	movs	r2, #32
 8003f48:	189b      	adds	r3, r3, r2
 8003f4a:	19db      	adds	r3, r3, r7
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	e044      	b.n	8003fdc <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f5e:	4b96      	ldr	r3, [pc, #600]	; (80041b8 <UART_SetConfig+0x6a8>)
 8003f60:	0052      	lsls	r2, r2, #1
 8003f62:	5ad3      	ldrh	r3, [r2, r3]
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	69b8      	ldr	r0, [r7, #24]
 8003f70:	69f9      	ldr	r1, [r7, #28]
 8003f72:	f7fc fa4f 	bl	8000414 <__aeabi_uldivmod>
 8003f76:	0002      	movs	r2, r0
 8003f78:	000b      	movs	r3, r1
 8003f7a:	0e11      	lsrs	r1, r2, #24
 8003f7c:	021d      	lsls	r5, r3, #8
 8003f7e:	430d      	orrs	r5, r1
 8003f80:	0214      	lsls	r4, r2, #8
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	085b      	lsrs	r3, r3, #1
 8003f88:	60bb      	str	r3, [r7, #8]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	68b8      	ldr	r0, [r7, #8]
 8003f90:	68f9      	ldr	r1, [r7, #12]
 8003f92:	1900      	adds	r0, r0, r4
 8003f94:	4169      	adcs	r1, r5
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	607b      	str	r3, [r7, #4]
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f7fc fa36 	bl	8000414 <__aeabi_uldivmod>
 8003fa8:	0002      	movs	r2, r0
 8003faa:	000b      	movs	r3, r1
 8003fac:	0013      	movs	r3, r2
 8003fae:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fb2:	23c0      	movs	r3, #192	; 0xc0
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d309      	bcc.n	8003fce <UART_SetConfig+0x4be>
 8003fba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fbc:	2380      	movs	r3, #128	; 0x80
 8003fbe:	035b      	lsls	r3, r3, #13
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d204      	bcs.n	8003fce <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fca:	60da      	str	r2, [r3, #12]
 8003fcc:	e006      	b.n	8003fdc <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8003fce:	231a      	movs	r3, #26
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	189b      	adds	r3, r3, r2
 8003fd4:	19db      	adds	r3, r3, r7
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8003fda:	e0d0      	b.n	800417e <UART_SetConfig+0x66e>
 8003fdc:	e0cf      	b.n	800417e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe0:	69da      	ldr	r2, [r3, #28]
 8003fe2:	2380      	movs	r3, #128	; 0x80
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d000      	beq.n	8003fec <UART_SetConfig+0x4dc>
 8003fea:	e070      	b.n	80040ce <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8003fec:	231b      	movs	r3, #27
 8003fee:	2220      	movs	r2, #32
 8003ff0:	189b      	adds	r3, r3, r2
 8003ff2:	19db      	adds	r3, r3, r7
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	d015      	beq.n	8004026 <UART_SetConfig+0x516>
 8003ffa:	dc18      	bgt.n	800402e <UART_SetConfig+0x51e>
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d00d      	beq.n	800401c <UART_SetConfig+0x50c>
 8004000:	dc15      	bgt.n	800402e <UART_SetConfig+0x51e>
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <UART_SetConfig+0x4fc>
 8004006:	2b02      	cmp	r3, #2
 8004008:	d005      	beq.n	8004016 <UART_SetConfig+0x506>
 800400a:	e010      	b.n	800402e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800400c:	f7fe fe84 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8004010:	0003      	movs	r3, r0
 8004012:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004014:	e014      	b.n	8004040 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004016:	4b67      	ldr	r3, [pc, #412]	; (80041b4 <UART_SetConfig+0x6a4>)
 8004018:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800401a:	e011      	b.n	8004040 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800401c:	f7fe fdf0 	bl	8002c00 <HAL_RCC_GetSysClockFreq>
 8004020:	0003      	movs	r3, r0
 8004022:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004024:	e00c      	b.n	8004040 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004026:	2380      	movs	r3, #128	; 0x80
 8004028:	021b      	lsls	r3, r3, #8
 800402a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800402c:	e008      	b.n	8004040 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800402e:	2300      	movs	r3, #0
 8004030:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004032:	231a      	movs	r3, #26
 8004034:	2220      	movs	r2, #32
 8004036:	189b      	adds	r3, r3, r2
 8004038:	19db      	adds	r3, r3, r7
 800403a:	2201      	movs	r2, #1
 800403c:	701a      	strb	r2, [r3, #0]
        break;
 800403e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004042:	2b00      	cmp	r3, #0
 8004044:	d100      	bne.n	8004048 <UART_SetConfig+0x538>
 8004046:	e09a      	b.n	800417e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800404c:	4b5a      	ldr	r3, [pc, #360]	; (80041b8 <UART_SetConfig+0x6a8>)
 800404e:	0052      	lsls	r2, r2, #1
 8004050:	5ad3      	ldrh	r3, [r2, r3]
 8004052:	0019      	movs	r1, r3
 8004054:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004056:	f7fc f867 	bl	8000128 <__udivsi3>
 800405a:	0003      	movs	r3, r0
 800405c:	005a      	lsls	r2, r3, #1
 800405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	085b      	lsrs	r3, r3, #1
 8004064:	18d2      	adds	r2, r2, r3
 8004066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	0019      	movs	r1, r3
 800406c:	0010      	movs	r0, r2
 800406e:	f7fc f85b 	bl	8000128 <__udivsi3>
 8004072:	0003      	movs	r3, r0
 8004074:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004078:	2b0f      	cmp	r3, #15
 800407a:	d921      	bls.n	80040c0 <UART_SetConfig+0x5b0>
 800407c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800407e:	2380      	movs	r3, #128	; 0x80
 8004080:	025b      	lsls	r3, r3, #9
 8004082:	429a      	cmp	r2, r3
 8004084:	d21c      	bcs.n	80040c0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004088:	b29a      	uxth	r2, r3
 800408a:	200e      	movs	r0, #14
 800408c:	2420      	movs	r4, #32
 800408e:	1903      	adds	r3, r0, r4
 8004090:	19db      	adds	r3, r3, r7
 8004092:	210f      	movs	r1, #15
 8004094:	438a      	bics	r2, r1
 8004096:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800409a:	085b      	lsrs	r3, r3, #1
 800409c:	b29b      	uxth	r3, r3
 800409e:	2207      	movs	r2, #7
 80040a0:	4013      	ands	r3, r2
 80040a2:	b299      	uxth	r1, r3
 80040a4:	1903      	adds	r3, r0, r4
 80040a6:	19db      	adds	r3, r3, r7
 80040a8:	1902      	adds	r2, r0, r4
 80040aa:	19d2      	adds	r2, r2, r7
 80040ac:	8812      	ldrh	r2, [r2, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80040b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	1902      	adds	r2, r0, r4
 80040b8:	19d2      	adds	r2, r2, r7
 80040ba:	8812      	ldrh	r2, [r2, #0]
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	e05e      	b.n	800417e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80040c0:	231a      	movs	r3, #26
 80040c2:	2220      	movs	r2, #32
 80040c4:	189b      	adds	r3, r3, r2
 80040c6:	19db      	adds	r3, r3, r7
 80040c8:	2201      	movs	r2, #1
 80040ca:	701a      	strb	r2, [r3, #0]
 80040cc:	e057      	b.n	800417e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040ce:	231b      	movs	r3, #27
 80040d0:	2220      	movs	r2, #32
 80040d2:	189b      	adds	r3, r3, r2
 80040d4:	19db      	adds	r3, r3, r7
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d015      	beq.n	8004108 <UART_SetConfig+0x5f8>
 80040dc:	dc18      	bgt.n	8004110 <UART_SetConfig+0x600>
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d00d      	beq.n	80040fe <UART_SetConfig+0x5ee>
 80040e2:	dc15      	bgt.n	8004110 <UART_SetConfig+0x600>
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <UART_SetConfig+0x5de>
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d005      	beq.n	80040f8 <UART_SetConfig+0x5e8>
 80040ec:	e010      	b.n	8004110 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040ee:	f7fe fe13 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 80040f2:	0003      	movs	r3, r0
 80040f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040f6:	e014      	b.n	8004122 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f8:	4b2e      	ldr	r3, [pc, #184]	; (80041b4 <UART_SetConfig+0x6a4>)
 80040fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040fc:	e011      	b.n	8004122 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fe:	f7fe fd7f 	bl	8002c00 <HAL_RCC_GetSysClockFreq>
 8004102:	0003      	movs	r3, r0
 8004104:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004106:	e00c      	b.n	8004122 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004108:	2380      	movs	r3, #128	; 0x80
 800410a:	021b      	lsls	r3, r3, #8
 800410c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800410e:	e008      	b.n	8004122 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8004110:	2300      	movs	r3, #0
 8004112:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004114:	231a      	movs	r3, #26
 8004116:	2220      	movs	r2, #32
 8004118:	189b      	adds	r3, r3, r2
 800411a:	19db      	adds	r3, r3, r7
 800411c:	2201      	movs	r2, #1
 800411e:	701a      	strb	r2, [r3, #0]
        break;
 8004120:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004124:	2b00      	cmp	r3, #0
 8004126:	d02a      	beq.n	800417e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800412c:	4b22      	ldr	r3, [pc, #136]	; (80041b8 <UART_SetConfig+0x6a8>)
 800412e:	0052      	lsls	r2, r2, #1
 8004130:	5ad3      	ldrh	r3, [r2, r3]
 8004132:	0019      	movs	r1, r3
 8004134:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004136:	f7fb fff7 	bl	8000128 <__udivsi3>
 800413a:	0003      	movs	r3, r0
 800413c:	001a      	movs	r2, r3
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	085b      	lsrs	r3, r3, #1
 8004144:	18d2      	adds	r2, r2, r3
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	0019      	movs	r1, r3
 800414c:	0010      	movs	r0, r2
 800414e:	f7fb ffeb 	bl	8000128 <__udivsi3>
 8004152:	0003      	movs	r3, r0
 8004154:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004158:	2b0f      	cmp	r3, #15
 800415a:	d90a      	bls.n	8004172 <UART_SetConfig+0x662>
 800415c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800415e:	2380      	movs	r3, #128	; 0x80
 8004160:	025b      	lsls	r3, r3, #9
 8004162:	429a      	cmp	r2, r3
 8004164:	d205      	bcs.n	8004172 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004168:	b29a      	uxth	r2, r3
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60da      	str	r2, [r3, #12]
 8004170:	e005      	b.n	800417e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8004172:	231a      	movs	r3, #26
 8004174:	2220      	movs	r2, #32
 8004176:	189b      	adds	r3, r3, r2
 8004178:	19db      	adds	r3, r3, r7
 800417a:	2201      	movs	r2, #1
 800417c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	226a      	movs	r2, #106	; 0x6a
 8004182:	2101      	movs	r1, #1
 8004184:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	2268      	movs	r2, #104	; 0x68
 800418a:	2101      	movs	r1, #1
 800418c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800418e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004190:	2200      	movs	r2, #0
 8004192:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	2200      	movs	r2, #0
 8004198:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800419a:	231a      	movs	r3, #26
 800419c:	2220      	movs	r2, #32
 800419e:	189b      	adds	r3, r3, r2
 80041a0:	19db      	adds	r3, r3, r7
 80041a2:	781b      	ldrb	r3, [r3, #0]
}
 80041a4:	0018      	movs	r0, r3
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b010      	add	sp, #64	; 0x40
 80041aa:	bdb0      	pop	{r4, r5, r7, pc}
 80041ac:	40008000 	.word	0x40008000
 80041b0:	40008400 	.word	0x40008400
 80041b4:	00f42400 	.word	0x00f42400
 80041b8:	080061bc 	.word	0x080061bc

080041bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c8:	2208      	movs	r2, #8
 80041ca:	4013      	ands	r3, r2
 80041cc:	d00b      	beq.n	80041e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	4a4a      	ldr	r2, [pc, #296]	; (8004300 <UART_AdvFeatureConfig+0x144>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ea:	2201      	movs	r2, #1
 80041ec:	4013      	ands	r3, r2
 80041ee:	d00b      	beq.n	8004208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	4a43      	ldr	r2, [pc, #268]	; (8004304 <UART_AdvFeatureConfig+0x148>)
 80041f8:	4013      	ands	r3, r2
 80041fa:	0019      	movs	r1, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420c:	2202      	movs	r2, #2
 800420e:	4013      	ands	r3, r2
 8004210:	d00b      	beq.n	800422a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	4a3b      	ldr	r2, [pc, #236]	; (8004308 <UART_AdvFeatureConfig+0x14c>)
 800421a:	4013      	ands	r3, r2
 800421c:	0019      	movs	r1, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	2204      	movs	r2, #4
 8004230:	4013      	ands	r3, r2
 8004232:	d00b      	beq.n	800424c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	4a34      	ldr	r2, [pc, #208]	; (800430c <UART_AdvFeatureConfig+0x150>)
 800423c:	4013      	ands	r3, r2
 800423e:	0019      	movs	r1, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004250:	2210      	movs	r2, #16
 8004252:	4013      	ands	r3, r2
 8004254:	d00b      	beq.n	800426e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	4a2c      	ldr	r2, [pc, #176]	; (8004310 <UART_AdvFeatureConfig+0x154>)
 800425e:	4013      	ands	r3, r2
 8004260:	0019      	movs	r1, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004272:	2220      	movs	r2, #32
 8004274:	4013      	ands	r3, r2
 8004276:	d00b      	beq.n	8004290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	4a25      	ldr	r2, [pc, #148]	; (8004314 <UART_AdvFeatureConfig+0x158>)
 8004280:	4013      	ands	r3, r2
 8004282:	0019      	movs	r1, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004294:	2240      	movs	r2, #64	; 0x40
 8004296:	4013      	ands	r3, r2
 8004298:	d01d      	beq.n	80042d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	4a1d      	ldr	r2, [pc, #116]	; (8004318 <UART_AdvFeatureConfig+0x15c>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	0019      	movs	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042b6:	2380      	movs	r3, #128	; 0x80
 80042b8:	035b      	lsls	r3, r3, #13
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d10b      	bne.n	80042d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	4a15      	ldr	r2, [pc, #84]	; (800431c <UART_AdvFeatureConfig+0x160>)
 80042c6:	4013      	ands	r3, r2
 80042c8:	0019      	movs	r1, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042da:	2280      	movs	r2, #128	; 0x80
 80042dc:	4013      	ands	r3, r2
 80042de:	d00b      	beq.n	80042f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	4a0e      	ldr	r2, [pc, #56]	; (8004320 <UART_AdvFeatureConfig+0x164>)
 80042e8:	4013      	ands	r3, r2
 80042ea:	0019      	movs	r1, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	605a      	str	r2, [r3, #4]
  }
}
 80042f8:	46c0      	nop			; (mov r8, r8)
 80042fa:	46bd      	mov	sp, r7
 80042fc:	b002      	add	sp, #8
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	ffff7fff 	.word	0xffff7fff
 8004304:	fffdffff 	.word	0xfffdffff
 8004308:	fffeffff 	.word	0xfffeffff
 800430c:	fffbffff 	.word	0xfffbffff
 8004310:	ffffefff 	.word	0xffffefff
 8004314:	ffffdfff 	.word	0xffffdfff
 8004318:	ffefffff 	.word	0xffefffff
 800431c:	ff9fffff 	.word	0xff9fffff
 8004320:	fff7ffff 	.word	0xfff7ffff

08004324 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b092      	sub	sp, #72	; 0x48
 8004328:	af02      	add	r7, sp, #8
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2290      	movs	r2, #144	; 0x90
 8004330:	2100      	movs	r1, #0
 8004332:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004334:	f7fd fc52 	bl	8001bdc <HAL_GetTick>
 8004338:	0003      	movs	r3, r0
 800433a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2208      	movs	r2, #8
 8004344:	4013      	ands	r3, r2
 8004346:	2b08      	cmp	r3, #8
 8004348:	d12d      	bne.n	80043a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800434a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800434c:	2280      	movs	r2, #128	; 0x80
 800434e:	0391      	lsls	r1, r2, #14
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	4a47      	ldr	r2, [pc, #284]	; (8004470 <UART_CheckIdleState+0x14c>)
 8004354:	9200      	str	r2, [sp, #0]
 8004356:	2200      	movs	r2, #0
 8004358:	f000 f88e 	bl	8004478 <UART_WaitOnFlagUntilTimeout>
 800435c:	1e03      	subs	r3, r0, #0
 800435e:	d022      	beq.n	80043a6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004360:	f3ef 8310 	mrs	r3, PRIMASK
 8004364:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004368:	63bb      	str	r3, [r7, #56]	; 0x38
 800436a:	2301      	movs	r3, #1
 800436c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800436e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004370:	f383 8810 	msr	PRIMASK, r3
}
 8004374:	46c0      	nop			; (mov r8, r8)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2180      	movs	r1, #128	; 0x80
 8004382:	438a      	bics	r2, r1
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004388:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800438a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800438c:	f383 8810 	msr	PRIMASK, r3
}
 8004390:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2288      	movs	r2, #136	; 0x88
 8004396:	2120      	movs	r1, #32
 8004398:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2284      	movs	r2, #132	; 0x84
 800439e:	2100      	movs	r1, #0
 80043a0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e060      	b.n	8004468 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2204      	movs	r2, #4
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d146      	bne.n	8004442 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043b6:	2280      	movs	r2, #128	; 0x80
 80043b8:	03d1      	lsls	r1, r2, #15
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	4a2c      	ldr	r2, [pc, #176]	; (8004470 <UART_CheckIdleState+0x14c>)
 80043be:	9200      	str	r2, [sp, #0]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f000 f859 	bl	8004478 <UART_WaitOnFlagUntilTimeout>
 80043c6:	1e03      	subs	r3, r0, #0
 80043c8:	d03b      	beq.n	8004442 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043ca:	f3ef 8310 	mrs	r3, PRIMASK
 80043ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80043d0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043d2:	637b      	str	r3, [r7, #52]	; 0x34
 80043d4:	2301      	movs	r3, #1
 80043d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f383 8810 	msr	PRIMASK, r3
}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4922      	ldr	r1, [pc, #136]	; (8004474 <UART_CheckIdleState+0x150>)
 80043ec:	400a      	ands	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f383 8810 	msr	PRIMASK, r3
}
 80043fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004400:	61bb      	str	r3, [r7, #24]
  return(result);
 8004402:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004404:	633b      	str	r3, [r7, #48]	; 0x30
 8004406:	2301      	movs	r3, #1
 8004408:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	f383 8810 	msr	PRIMASK, r3
}
 8004410:	46c0      	nop			; (mov r8, r8)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2101      	movs	r1, #1
 800441e:	438a      	bics	r2, r1
 8004420:	609a      	str	r2, [r3, #8]
 8004422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004424:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	f383 8810 	msr	PRIMASK, r3
}
 800442c:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	228c      	movs	r2, #140	; 0x8c
 8004432:	2120      	movs	r1, #32
 8004434:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2284      	movs	r2, #132	; 0x84
 800443a:	2100      	movs	r1, #0
 800443c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e012      	b.n	8004468 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2288      	movs	r2, #136	; 0x88
 8004446:	2120      	movs	r1, #32
 8004448:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	228c      	movs	r2, #140	; 0x8c
 800444e:	2120      	movs	r1, #32
 8004450:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2284      	movs	r2, #132	; 0x84
 8004462:	2100      	movs	r1, #0
 8004464:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	0018      	movs	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	b010      	add	sp, #64	; 0x40
 800446e:	bd80      	pop	{r7, pc}
 8004470:	01ffffff 	.word	0x01ffffff
 8004474:	fffffedf 	.word	0xfffffedf

08004478 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	1dfb      	adds	r3, r7, #7
 8004486:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004488:	e051      	b.n	800452e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	3301      	adds	r3, #1
 800448e:	d04e      	beq.n	800452e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004490:	f7fd fba4 	bl	8001bdc <HAL_GetTick>
 8004494:	0002      	movs	r2, r0
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	429a      	cmp	r2, r3
 800449e:	d302      	bcc.n	80044a6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e051      	b.n	800454e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2204      	movs	r2, #4
 80044b2:	4013      	ands	r3, r2
 80044b4:	d03b      	beq.n	800452e <UART_WaitOnFlagUntilTimeout+0xb6>
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b80      	cmp	r3, #128	; 0x80
 80044ba:	d038      	beq.n	800452e <UART_WaitOnFlagUntilTimeout+0xb6>
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	2b40      	cmp	r3, #64	; 0x40
 80044c0:	d035      	beq.n	800452e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	2208      	movs	r2, #8
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b08      	cmp	r3, #8
 80044ce:	d111      	bne.n	80044f4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2208      	movs	r2, #8
 80044d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	0018      	movs	r0, r3
 80044dc:	f000 f960 	bl	80047a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2290      	movs	r2, #144	; 0x90
 80044e4:	2108      	movs	r1, #8
 80044e6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2284      	movs	r2, #132	; 0x84
 80044ec:	2100      	movs	r1, #0
 80044ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e02c      	b.n	800454e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	69da      	ldr	r2, [r3, #28]
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	401a      	ands	r2, r3
 8004500:	2380      	movs	r3, #128	; 0x80
 8004502:	011b      	lsls	r3, r3, #4
 8004504:	429a      	cmp	r2, r3
 8004506:	d112      	bne.n	800452e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2280      	movs	r2, #128	; 0x80
 800450e:	0112      	lsls	r2, r2, #4
 8004510:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	0018      	movs	r0, r3
 8004516:	f000 f943 	bl	80047a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2290      	movs	r2, #144	; 0x90
 800451e:	2120      	movs	r1, #32
 8004520:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2284      	movs	r2, #132	; 0x84
 8004526:	2100      	movs	r1, #0
 8004528:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e00f      	b.n	800454e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	4013      	ands	r3, r2
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	425a      	negs	r2, r3
 800453e:	4153      	adcs	r3, r2
 8004540:	b2db      	uxtb	r3, r3
 8004542:	001a      	movs	r2, r3
 8004544:	1dfb      	adds	r3, r7, #7
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d09e      	beq.n	800448a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	0018      	movs	r0, r3
 8004550:	46bd      	mov	sp, r7
 8004552:	b004      	add	sp, #16
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b098      	sub	sp, #96	; 0x60
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	1dbb      	adds	r3, r7, #6
 8004564:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	1dba      	adds	r2, r7, #6
 8004570:	215c      	movs	r1, #92	; 0x5c
 8004572:	8812      	ldrh	r2, [r2, #0]
 8004574:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1dba      	adds	r2, r7, #6
 800457a:	215e      	movs	r1, #94	; 0x5e
 800457c:	8812      	ldrh	r2, [r2, #0]
 800457e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	015b      	lsls	r3, r3, #5
 800458e:	429a      	cmp	r2, r3
 8004590:	d10d      	bne.n	80045ae <UART_Start_Receive_IT+0x56>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d104      	bne.n	80045a4 <UART_Start_Receive_IT+0x4c>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2260      	movs	r2, #96	; 0x60
 800459e:	497b      	ldr	r1, [pc, #492]	; (800478c <UART_Start_Receive_IT+0x234>)
 80045a0:	5299      	strh	r1, [r3, r2]
 80045a2:	e02e      	b.n	8004602 <UART_Start_Receive_IT+0xaa>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2260      	movs	r2, #96	; 0x60
 80045a8:	21ff      	movs	r1, #255	; 0xff
 80045aa:	5299      	strh	r1, [r3, r2]
 80045ac:	e029      	b.n	8004602 <UART_Start_Receive_IT+0xaa>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10d      	bne.n	80045d2 <UART_Start_Receive_IT+0x7a>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d104      	bne.n	80045c8 <UART_Start_Receive_IT+0x70>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2260      	movs	r2, #96	; 0x60
 80045c2:	21ff      	movs	r1, #255	; 0xff
 80045c4:	5299      	strh	r1, [r3, r2]
 80045c6:	e01c      	b.n	8004602 <UART_Start_Receive_IT+0xaa>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2260      	movs	r2, #96	; 0x60
 80045cc:	217f      	movs	r1, #127	; 0x7f
 80045ce:	5299      	strh	r1, [r3, r2]
 80045d0:	e017      	b.n	8004602 <UART_Start_Receive_IT+0xaa>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	689a      	ldr	r2, [r3, #8]
 80045d6:	2380      	movs	r3, #128	; 0x80
 80045d8:	055b      	lsls	r3, r3, #21
 80045da:	429a      	cmp	r2, r3
 80045dc:	d10d      	bne.n	80045fa <UART_Start_Receive_IT+0xa2>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d104      	bne.n	80045f0 <UART_Start_Receive_IT+0x98>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2260      	movs	r2, #96	; 0x60
 80045ea:	217f      	movs	r1, #127	; 0x7f
 80045ec:	5299      	strh	r1, [r3, r2]
 80045ee:	e008      	b.n	8004602 <UART_Start_Receive_IT+0xaa>
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2260      	movs	r2, #96	; 0x60
 80045f4:	213f      	movs	r1, #63	; 0x3f
 80045f6:	5299      	strh	r1, [r3, r2]
 80045f8:	e003      	b.n	8004602 <UART_Start_Receive_IT+0xaa>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2260      	movs	r2, #96	; 0x60
 80045fe:	2100      	movs	r1, #0
 8004600:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2290      	movs	r2, #144	; 0x90
 8004606:	2100      	movs	r1, #0
 8004608:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	228c      	movs	r2, #140	; 0x8c
 800460e:	2122      	movs	r1, #34	; 0x22
 8004610:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004612:	f3ef 8310 	mrs	r3, PRIMASK
 8004616:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8004618:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800461a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800461c:	2301      	movs	r3, #1
 800461e:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004622:	f383 8810 	msr	PRIMASK, r3
}
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689a      	ldr	r2, [r3, #8]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2101      	movs	r1, #1
 8004634:	430a      	orrs	r2, r1
 8004636:	609a      	str	r2, [r3, #8]
 8004638:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800463a:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800463c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800463e:	f383 8810 	msr	PRIMASK, r3
}
 8004642:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	059b      	lsls	r3, r3, #22
 800464c:	429a      	cmp	r2, r3
 800464e:	d150      	bne.n	80046f2 <UART_Start_Receive_IT+0x19a>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2268      	movs	r2, #104	; 0x68
 8004654:	5a9b      	ldrh	r3, [r3, r2]
 8004656:	1dba      	adds	r2, r7, #6
 8004658:	8812      	ldrh	r2, [r2, #0]
 800465a:	429a      	cmp	r2, r3
 800465c:	d349      	bcc.n	80046f2 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689a      	ldr	r2, [r3, #8]
 8004662:	2380      	movs	r3, #128	; 0x80
 8004664:	015b      	lsls	r3, r3, #5
 8004666:	429a      	cmp	r2, r3
 8004668:	d107      	bne.n	800467a <UART_Start_Receive_IT+0x122>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d103      	bne.n	800467a <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	4a46      	ldr	r2, [pc, #280]	; (8004790 <UART_Start_Receive_IT+0x238>)
 8004676:	675a      	str	r2, [r3, #116]	; 0x74
 8004678:	e002      	b.n	8004680 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	4a45      	ldr	r2, [pc, #276]	; (8004794 <UART_Start_Receive_IT+0x23c>)
 800467e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d019      	beq.n	80046bc <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004688:	f3ef 8310 	mrs	r3, PRIMASK
 800468c:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800468e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004690:	65bb      	str	r3, [r7, #88]	; 0x58
 8004692:	2301      	movs	r3, #1
 8004694:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004698:	f383 8810 	msr	PRIMASK, r3
}
 800469c:	46c0      	nop			; (mov r8, r8)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2180      	movs	r1, #128	; 0x80
 80046aa:	0049      	lsls	r1, r1, #1
 80046ac:	430a      	orrs	r2, r1
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80046b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b6:	f383 8810 	msr	PRIMASK, r3
}
 80046ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046bc:	f3ef 8310 	mrs	r3, PRIMASK
 80046c0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80046c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80046c4:	657b      	str	r3, [r7, #84]	; 0x54
 80046c6:	2301      	movs	r3, #1
 80046c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046cc:	f383 8810 	msr	PRIMASK, r3
}
 80046d0:	46c0      	nop			; (mov r8, r8)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2180      	movs	r1, #128	; 0x80
 80046de:	0549      	lsls	r1, r1, #21
 80046e0:	430a      	orrs	r2, r1
 80046e2:	609a      	str	r2, [r3, #8]
 80046e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046e6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ea:	f383 8810 	msr	PRIMASK, r3
}
 80046ee:	46c0      	nop			; (mov r8, r8)
 80046f0:	e047      	b.n	8004782 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	2380      	movs	r3, #128	; 0x80
 80046f8:	015b      	lsls	r3, r3, #5
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d107      	bne.n	800470e <UART_Start_Receive_IT+0x1b6>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d103      	bne.n	800470e <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	4a23      	ldr	r2, [pc, #140]	; (8004798 <UART_Start_Receive_IT+0x240>)
 800470a:	675a      	str	r2, [r3, #116]	; 0x74
 800470c:	e002      	b.n	8004714 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4a22      	ldr	r2, [pc, #136]	; (800479c <UART_Start_Receive_IT+0x244>)
 8004712:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d019      	beq.n	8004750 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800471c:	f3ef 8310 	mrs	r3, PRIMASK
 8004720:	61fb      	str	r3, [r7, #28]
  return(result);
 8004722:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004724:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004726:	2301      	movs	r3, #1
 8004728:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472a:	6a3b      	ldr	r3, [r7, #32]
 800472c:	f383 8810 	msr	PRIMASK, r3
}
 8004730:	46c0      	nop			; (mov r8, r8)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2190      	movs	r1, #144	; 0x90
 800473e:	0049      	lsls	r1, r1, #1
 8004740:	430a      	orrs	r2, r1
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004746:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474a:	f383 8810 	msr	PRIMASK, r3
}
 800474e:	e018      	b.n	8004782 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004750:	f3ef 8310 	mrs	r3, PRIMASK
 8004754:	613b      	str	r3, [r7, #16]
  return(result);
 8004756:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004758:	653b      	str	r3, [r7, #80]	; 0x50
 800475a:	2301      	movs	r3, #1
 800475c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f383 8810 	msr	PRIMASK, r3
}
 8004764:	46c0      	nop			; (mov r8, r8)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2120      	movs	r1, #32
 8004772:	430a      	orrs	r2, r1
 8004774:	601a      	str	r2, [r3, #0]
 8004776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004778:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	f383 8810 	msr	PRIMASK, r3
}
 8004780:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	0018      	movs	r0, r3
 8004786:	46bd      	mov	sp, r7
 8004788:	b018      	add	sp, #96	; 0x60
 800478a:	bd80      	pop	{r7, pc}
 800478c:	000001ff 	.word	0x000001ff
 8004790:	08004fe9 	.word	0x08004fe9
 8004794:	08004c9d 	.word	0x08004c9d
 8004798:	08004ac9 	.word	0x08004ac9
 800479c:	080048f5 	.word	0x080048f5

080047a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08e      	sub	sp, #56	; 0x38
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047a8:	f3ef 8310 	mrs	r3, PRIMASK
 80047ac:	617b      	str	r3, [r7, #20]
  return(result);
 80047ae:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047b0:	637b      	str	r3, [r7, #52]	; 0x34
 80047b2:	2301      	movs	r3, #1
 80047b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	f383 8810 	msr	PRIMASK, r3
}
 80047bc:	46c0      	nop			; (mov r8, r8)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4926      	ldr	r1, [pc, #152]	; (8004864 <UART_EndRxTransfer+0xc4>)
 80047ca:	400a      	ands	r2, r1
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	f383 8810 	msr	PRIMASK, r3
}
 80047d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047da:	f3ef 8310 	mrs	r3, PRIMASK
 80047de:	623b      	str	r3, [r7, #32]
  return(result);
 80047e0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80047e2:	633b      	str	r3, [r7, #48]	; 0x30
 80047e4:	2301      	movs	r3, #1
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	f383 8810 	msr	PRIMASK, r3
}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	491b      	ldr	r1, [pc, #108]	; (8004868 <UART_EndRxTransfer+0xc8>)
 80047fc:	400a      	ands	r2, r1
 80047fe:	609a      	str	r2, [r3, #8]
 8004800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004802:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004806:	f383 8810 	msr	PRIMASK, r3
}
 800480a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004810:	2b01      	cmp	r3, #1
 8004812:	d118      	bne.n	8004846 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004814:	f3ef 8310 	mrs	r3, PRIMASK
 8004818:	60bb      	str	r3, [r7, #8]
  return(result);
 800481a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800481c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800481e:	2301      	movs	r3, #1
 8004820:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f383 8810 	msr	PRIMASK, r3
}
 8004828:	46c0      	nop			; (mov r8, r8)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2110      	movs	r1, #16
 8004836:	438a      	bics	r2, r1
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f383 8810 	msr	PRIMASK, r3
}
 8004844:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	228c      	movs	r2, #140	; 0x8c
 800484a:	2120      	movs	r1, #32
 800484c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	675a      	str	r2, [r3, #116]	; 0x74
}
 800485a:	46c0      	nop			; (mov r8, r8)
 800485c:	46bd      	mov	sp, r7
 800485e:	b00e      	add	sp, #56	; 0x38
 8004860:	bd80      	pop	{r7, pc}
 8004862:	46c0      	nop			; (mov r8, r8)
 8004864:	fffffedf 	.word	0xfffffedf
 8004868:	effffffe 	.word	0xeffffffe

0800486c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004878:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	225e      	movs	r2, #94	; 0x5e
 800487e:	2100      	movs	r1, #0
 8004880:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2256      	movs	r2, #86	; 0x56
 8004886:	2100      	movs	r1, #0
 8004888:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	0018      	movs	r0, r3
 800488e:	f7ff f92b 	bl	8003ae8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004892:	46c0      	nop			; (mov r8, r8)
 8004894:	46bd      	mov	sp, r7
 8004896:	b004      	add	sp, #16
 8004898:	bd80      	pop	{r7, pc}

0800489a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b086      	sub	sp, #24
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a2:	f3ef 8310 	mrs	r3, PRIMASK
 80048a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80048a8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	2301      	movs	r3, #1
 80048ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f383 8810 	msr	PRIMASK, r3
}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2140      	movs	r1, #64	; 0x40
 80048c4:	438a      	bics	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f383 8810 	msr	PRIMASK, r3
}
 80048d2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2288      	movs	r2, #136	; 0x88
 80048d8:	2120      	movs	r1, #32
 80048da:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	0018      	movs	r0, r3
 80048e6:	f7ff f8ef 	bl	8003ac8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	46bd      	mov	sp, r7
 80048ee:	b006      	add	sp, #24
 80048f0:	bd80      	pop	{r7, pc}
	...

080048f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b094      	sub	sp, #80	; 0x50
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80048fc:	204e      	movs	r0, #78	; 0x4e
 80048fe:	183b      	adds	r3, r7, r0
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	2160      	movs	r1, #96	; 0x60
 8004904:	5a52      	ldrh	r2, [r2, r1]
 8004906:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	228c      	movs	r2, #140	; 0x8c
 800490c:	589b      	ldr	r3, [r3, r2]
 800490e:	2b22      	cmp	r3, #34	; 0x22
 8004910:	d000      	beq.n	8004914 <UART_RxISR_8BIT+0x20>
 8004912:	e0c4      	b.n	8004a9e <UART_RxISR_8BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800491a:	214c      	movs	r1, #76	; 0x4c
 800491c:	187b      	adds	r3, r7, r1
 800491e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004920:	187b      	adds	r3, r7, r1
 8004922:	881b      	ldrh	r3, [r3, #0]
 8004924:	b2da      	uxtb	r2, r3
 8004926:	183b      	adds	r3, r7, r0
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	b2d9      	uxtb	r1, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004930:	400a      	ands	r2, r1
 8004932:	b2d2      	uxtb	r2, r2
 8004934:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493a:	1c5a      	adds	r2, r3, #1
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	225e      	movs	r2, #94	; 0x5e
 8004944:	5a9b      	ldrh	r3, [r3, r2]
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	b299      	uxth	r1, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	225e      	movs	r2, #94	; 0x5e
 8004950:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	225e      	movs	r2, #94	; 0x5e
 8004956:	5a9b      	ldrh	r3, [r3, r2]
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d000      	beq.n	8004960 <UART_RxISR_8BIT+0x6c>
 800495e:	e0a6      	b.n	8004aae <UART_RxISR_8BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004960:	f3ef 8310 	mrs	r3, PRIMASK
 8004964:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004968:	64bb      	str	r3, [r7, #72]	; 0x48
 800496a:	2301      	movs	r3, #1
 800496c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004970:	f383 8810 	msr	PRIMASK, r3
}
 8004974:	46c0      	nop			; (mov r8, r8)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	494d      	ldr	r1, [pc, #308]	; (8004ab8 <UART_RxISR_8BIT+0x1c4>)
 8004982:	400a      	ands	r2, r1
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004988:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800498c:	f383 8810 	msr	PRIMASK, r3
}
 8004990:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004992:	f3ef 8310 	mrs	r3, PRIMASK
 8004996:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004998:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499a:	647b      	str	r3, [r7, #68]	; 0x44
 800499c:	2301      	movs	r3, #1
 800499e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049a2:	f383 8810 	msr	PRIMASK, r3
}
 80049a6:	46c0      	nop			; (mov r8, r8)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2101      	movs	r1, #1
 80049b4:	438a      	bics	r2, r1
 80049b6:	609a      	str	r2, [r3, #8]
 80049b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049ba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049be:	f383 8810 	msr	PRIMASK, r3
}
 80049c2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	228c      	movs	r2, #140	; 0x8c
 80049c8:	2120      	movs	r1, #32
 80049ca:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a37      	ldr	r2, [pc, #220]	; (8004abc <UART_RxISR_8BIT+0x1c8>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d024      	beq.n	8004a2c <UART_RxISR_8BIT+0x138>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a36      	ldr	r2, [pc, #216]	; (8004ac0 <UART_RxISR_8BIT+0x1cc>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d01f      	beq.n	8004a2c <UART_RxISR_8BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	2380      	movs	r3, #128	; 0x80
 80049f4:	041b      	lsls	r3, r3, #16
 80049f6:	4013      	ands	r3, r2
 80049f8:	d018      	beq.n	8004a2c <UART_RxISR_8BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049fa:	f3ef 8310 	mrs	r3, PRIMASK
 80049fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a00:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a02:	643b      	str	r3, [r7, #64]	; 0x40
 8004a04:	2301      	movs	r3, #1
 8004a06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	f383 8810 	msr	PRIMASK, r3
}
 8004a0e:	46c0      	nop			; (mov r8, r8)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	492a      	ldr	r1, [pc, #168]	; (8004ac4 <UART_RxISR_8BIT+0x1d0>)
 8004a1c:	400a      	ands	r2, r1
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a22:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	f383 8810 	msr	PRIMASK, r3
}
 8004a2a:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d12f      	bne.n	8004a94 <UART_RxISR_8BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a3e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a40:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a44:	2301      	movs	r3, #1
 8004a46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f383 8810 	msr	PRIMASK, r3
}
 8004a4e:	46c0      	nop			; (mov r8, r8)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2110      	movs	r1, #16
 8004a5c:	438a      	bics	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f383 8810 	msr	PRIMASK, r3
}
 8004a6a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	2210      	movs	r2, #16
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b10      	cmp	r3, #16
 8004a78:	d103      	bne.n	8004a82 <UART_RxISR_8BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2210      	movs	r2, #16
 8004a80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	225c      	movs	r2, #92	; 0x5c
 8004a86:	5a9a      	ldrh	r2, [r3, r2]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	0011      	movs	r1, r2
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	f7ff f833 	bl	8003af8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a92:	e00c      	b.n	8004aae <UART_RxISR_8BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	0018      	movs	r0, r3
 8004a98:	f7ff f81e 	bl	8003ad8 <HAL_UART_RxCpltCallback>
}
 8004a9c:	e007      	b.n	8004aae <UART_RxISR_8BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699a      	ldr	r2, [r3, #24]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2108      	movs	r1, #8
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	619a      	str	r2, [r3, #24]
}
 8004aae:	46c0      	nop			; (mov r8, r8)
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	b014      	add	sp, #80	; 0x50
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	fffffedf 	.word	0xfffffedf
 8004abc:	40008000 	.word	0x40008000
 8004ac0:	40008400 	.word	0x40008400
 8004ac4:	fbffffff 	.word	0xfbffffff

08004ac8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b094      	sub	sp, #80	; 0x50
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004ad0:	204e      	movs	r0, #78	; 0x4e
 8004ad2:	183b      	adds	r3, r7, r0
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	2160      	movs	r1, #96	; 0x60
 8004ad8:	5a52      	ldrh	r2, [r2, r1]
 8004ada:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	228c      	movs	r2, #140	; 0x8c
 8004ae0:	589b      	ldr	r3, [r3, r2]
 8004ae2:	2b22      	cmp	r3, #34	; 0x22
 8004ae4:	d000      	beq.n	8004ae8 <UART_RxISR_16BIT+0x20>
 8004ae6:	e0c4      	b.n	8004c72 <UART_RxISR_16BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004aee:	214c      	movs	r1, #76	; 0x4c
 8004af0:	187b      	adds	r3, r7, r1
 8004af2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af8:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004afa:	187b      	adds	r3, r7, r1
 8004afc:	183a      	adds	r2, r7, r0
 8004afe:	881b      	ldrh	r3, [r3, #0]
 8004b00:	8812      	ldrh	r2, [r2, #0]
 8004b02:	4013      	ands	r3, r2
 8004b04:	b29a      	uxth	r2, r3
 8004b06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b08:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0e:	1c9a      	adds	r2, r3, #2
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	225e      	movs	r2, #94	; 0x5e
 8004b18:	5a9b      	ldrh	r3, [r3, r2]
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b299      	uxth	r1, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	225e      	movs	r2, #94	; 0x5e
 8004b24:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	225e      	movs	r2, #94	; 0x5e
 8004b2a:	5a9b      	ldrh	r3, [r3, r2]
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d000      	beq.n	8004b34 <UART_RxISR_16BIT+0x6c>
 8004b32:	e0a6      	b.n	8004c82 <UART_RxISR_16BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b34:	f3ef 8310 	mrs	r3, PRIMASK
 8004b38:	623b      	str	r3, [r7, #32]
  return(result);
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b3c:	647b      	str	r3, [r7, #68]	; 0x44
 8004b3e:	2301      	movs	r3, #1
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	f383 8810 	msr	PRIMASK, r3
}
 8004b48:	46c0      	nop			; (mov r8, r8)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	494d      	ldr	r1, [pc, #308]	; (8004c8c <UART_RxISR_16BIT+0x1c4>)
 8004b56:	400a      	ands	r2, r1
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b60:	f383 8810 	msr	PRIMASK, r3
}
 8004b64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b66:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6e:	643b      	str	r3, [r7, #64]	; 0x40
 8004b70:	2301      	movs	r3, #1
 8004b72:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b76:	f383 8810 	msr	PRIMASK, r3
}
 8004b7a:	46c0      	nop			; (mov r8, r8)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689a      	ldr	r2, [r3, #8]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2101      	movs	r1, #1
 8004b88:	438a      	bics	r2, r1
 8004b8a:	609a      	str	r2, [r3, #8]
 8004b8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b8e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b92:	f383 8810 	msr	PRIMASK, r3
}
 8004b96:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	228c      	movs	r2, #140	; 0x8c
 8004b9c:	2120      	movs	r1, #32
 8004b9e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a37      	ldr	r2, [pc, #220]	; (8004c90 <UART_RxISR_16BIT+0x1c8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d024      	beq.n	8004c00 <UART_RxISR_16BIT+0x138>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a36      	ldr	r2, [pc, #216]	; (8004c94 <UART_RxISR_16BIT+0x1cc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d01f      	beq.n	8004c00 <UART_RxISR_16BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	2380      	movs	r3, #128	; 0x80
 8004bc8:	041b      	lsls	r3, r3, #16
 8004bca:	4013      	ands	r3, r2
 8004bcc:	d018      	beq.n	8004c00 <UART_RxISR_16BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bce:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd2:	617b      	str	r3, [r7, #20]
  return(result);
 8004bd4:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bd8:	2301      	movs	r3, #1
 8004bda:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	f383 8810 	msr	PRIMASK, r3
}
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	492a      	ldr	r1, [pc, #168]	; (8004c98 <UART_RxISR_16BIT+0x1d0>)
 8004bf0:	400a      	ands	r2, r1
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bf6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	f383 8810 	msr	PRIMASK, r3
}
 8004bfe:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d12f      	bne.n	8004c68 <UART_RxISR_16BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c12:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c14:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c16:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c18:	2301      	movs	r3, #1
 8004c1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f383 8810 	msr	PRIMASK, r3
}
 8004c22:	46c0      	nop			; (mov r8, r8)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2110      	movs	r1, #16
 8004c30:	438a      	bics	r2, r1
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f383 8810 	msr	PRIMASK, r3
}
 8004c3e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	2210      	movs	r2, #16
 8004c48:	4013      	ands	r3, r2
 8004c4a:	2b10      	cmp	r3, #16
 8004c4c:	d103      	bne.n	8004c56 <UART_RxISR_16BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2210      	movs	r2, #16
 8004c54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	225c      	movs	r2, #92	; 0x5c
 8004c5a:	5a9a      	ldrh	r2, [r3, r2]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	0011      	movs	r1, r2
 8004c60:	0018      	movs	r0, r3
 8004c62:	f7fe ff49 	bl	8003af8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c66:	e00c      	b.n	8004c82 <UART_RxISR_16BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	f7fe ff34 	bl	8003ad8 <HAL_UART_RxCpltCallback>
}
 8004c70:	e007      	b.n	8004c82 <UART_RxISR_16BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699a      	ldr	r2, [r3, #24]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2108      	movs	r1, #8
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	619a      	str	r2, [r3, #24]
}
 8004c82:	46c0      	nop			; (mov r8, r8)
 8004c84:	46bd      	mov	sp, r7
 8004c86:	b014      	add	sp, #80	; 0x50
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	46c0      	nop			; (mov r8, r8)
 8004c8c:	fffffedf 	.word	0xfffffedf
 8004c90:	40008000 	.word	0x40008000
 8004c94:	40008400 	.word	0x40008400
 8004c98:	fbffffff 	.word	0xfbffffff

08004c9c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b0a0      	sub	sp, #128	; 0x80
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004ca4:	237a      	movs	r3, #122	; 0x7a
 8004ca6:	18fb      	adds	r3, r7, r3
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	2160      	movs	r1, #96	; 0x60
 8004cac:	5a52      	ldrh	r2, [r2, r1]
 8004cae:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	673b      	str	r3, [r7, #112]	; 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	228c      	movs	r2, #140	; 0x8c
 8004ccc:	589b      	ldr	r3, [r3, r2]
 8004cce:	2b22      	cmp	r3, #34	; 0x22
 8004cd0:	d000      	beq.n	8004cd4 <UART_RxISR_8BIT_FIFOEN+0x38>
 8004cd2:	e16f      	b.n	8004fb4 <UART_RxISR_8BIT_FIFOEN+0x318>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004cd4:	236e      	movs	r3, #110	; 0x6e
 8004cd6:	18fb      	adds	r3, r7, r3
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	2168      	movs	r1, #104	; 0x68
 8004cdc:	5a52      	ldrh	r2, [r2, r1]
 8004cde:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ce0:	e116      	b.n	8004f10 <UART_RxISR_8BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ce8:	216c      	movs	r1, #108	; 0x6c
 8004cea:	187b      	adds	r3, r7, r1
 8004cec:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004cee:	187b      	adds	r3, r7, r1
 8004cf0:	881b      	ldrh	r3, [r3, #0]
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	237a      	movs	r3, #122	; 0x7a
 8004cf6:	18fb      	adds	r3, r7, r3
 8004cf8:	881b      	ldrh	r3, [r3, #0]
 8004cfa:	b2d9      	uxtb	r1, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d00:	400a      	ands	r2, r1
 8004d02:	b2d2      	uxtb	r2, r2
 8004d04:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d0a:	1c5a      	adds	r2, r3, #1
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	225e      	movs	r2, #94	; 0x5e
 8004d14:	5a9b      	ldrh	r3, [r3, r2]
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b299      	uxth	r1, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	225e      	movs	r2, #94	; 0x5e
 8004d20:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	67fb      	str	r3, [r7, #124]	; 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004d2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d2c:	2207      	movs	r2, #7
 8004d2e:	4013      	ands	r3, r2
 8004d30:	d049      	beq.n	8004dc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d34:	2201      	movs	r2, #1
 8004d36:	4013      	ands	r3, r2
 8004d38:	d010      	beq.n	8004d5c <UART_RxISR_8BIT_FIFOEN+0xc0>
 8004d3a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004d3c:	2380      	movs	r3, #128	; 0x80
 8004d3e:	005b      	lsls	r3, r3, #1
 8004d40:	4013      	ands	r3, r2
 8004d42:	d00b      	beq.n	8004d5c <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2290      	movs	r2, #144	; 0x90
 8004d50:	589b      	ldr	r3, [r3, r2]
 8004d52:	2201      	movs	r2, #1
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2190      	movs	r1, #144	; 0x90
 8004d5a:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d5c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d5e:	2202      	movs	r2, #2
 8004d60:	4013      	ands	r3, r2
 8004d62:	d00f      	beq.n	8004d84 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8004d64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d66:	2201      	movs	r2, #1
 8004d68:	4013      	ands	r3, r2
 8004d6a:	d00b      	beq.n	8004d84 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2202      	movs	r2, #2
 8004d72:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2290      	movs	r2, #144	; 0x90
 8004d78:	589b      	ldr	r3, [r3, r2]
 8004d7a:	2204      	movs	r2, #4
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2190      	movs	r1, #144	; 0x90
 8004d82:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d84:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d86:	2204      	movs	r2, #4
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d00f      	beq.n	8004dac <UART_RxISR_8BIT_FIFOEN+0x110>
 8004d8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d8e:	2201      	movs	r2, #1
 8004d90:	4013      	ands	r3, r2
 8004d92:	d00b      	beq.n	8004dac <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2204      	movs	r2, #4
 8004d9a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2290      	movs	r2, #144	; 0x90
 8004da0:	589b      	ldr	r3, [r3, r2]
 8004da2:	2202      	movs	r2, #2
 8004da4:	431a      	orrs	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2190      	movs	r1, #144	; 0x90
 8004daa:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2290      	movs	r2, #144	; 0x90
 8004db0:	589b      	ldr	r3, [r3, r2]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d007      	beq.n	8004dc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	0018      	movs	r0, r3
 8004dba:	f7fe fe95 	bl	8003ae8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2290      	movs	r2, #144	; 0x90
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	225e      	movs	r2, #94	; 0x5e
 8004dca:	5a9b      	ldrh	r3, [r3, r2]
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d000      	beq.n	8004dd4 <UART_RxISR_8BIT_FIFOEN+0x138>
 8004dd2:	e09d      	b.n	8004f10 <UART_RxISR_8BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd8:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8004dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ddc:	66bb      	str	r3, [r7, #104]	; 0x68
 8004dde:	2301      	movs	r3, #1
 8004de0:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004de4:	f383 8810 	msr	PRIMASK, r3
}
 8004de8:	46c0      	nop			; (mov r8, r8)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4975      	ldr	r1, [pc, #468]	; (8004fcc <UART_RxISR_8BIT_FIFOEN+0x330>)
 8004df6:	400a      	ands	r2, r1
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dfc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e00:	f383 8810 	msr	PRIMASK, r3
}
 8004e04:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e06:	f3ef 8310 	mrs	r3, PRIMASK
 8004e0a:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8004e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e0e:	667b      	str	r3, [r7, #100]	; 0x64
 8004e10:	2301      	movs	r3, #1
 8004e12:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e16:	f383 8810 	msr	PRIMASK, r3
}
 8004e1a:	46c0      	nop			; (mov r8, r8)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	496a      	ldr	r1, [pc, #424]	; (8004fd0 <UART_RxISR_8BIT_FIFOEN+0x334>)
 8004e28:	400a      	ands	r2, r1
 8004e2a:	609a      	str	r2, [r3, #8]
 8004e2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e32:	f383 8810 	msr	PRIMASK, r3
}
 8004e36:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	228c      	movs	r2, #140	; 0x8c
 8004e3c:	2120      	movs	r1, #32
 8004e3e:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a60      	ldr	r2, [pc, #384]	; (8004fd4 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d024      	beq.n	8004ea0 <UART_RxISR_8BIT_FIFOEN+0x204>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a5f      	ldr	r2, [pc, #380]	; (8004fd8 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d01f      	beq.n	8004ea0 <UART_RxISR_8BIT_FIFOEN+0x204>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	2380      	movs	r3, #128	; 0x80
 8004e68:	041b      	lsls	r3, r3, #16
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d018      	beq.n	8004ea0 <UART_RxISR_8BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e6e:	f3ef 8310 	mrs	r3, PRIMASK
 8004e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e76:	663b      	str	r3, [r7, #96]	; 0x60
 8004e78:	2301      	movs	r3, #1
 8004e7a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7e:	f383 8810 	msr	PRIMASK, r3
}
 8004e82:	46c0      	nop			; (mov r8, r8)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4953      	ldr	r1, [pc, #332]	; (8004fdc <UART_RxISR_8BIT_FIFOEN+0x340>)
 8004e90:	400a      	ands	r2, r1
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e96:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9a:	f383 8810 	msr	PRIMASK, r3
}
 8004e9e:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d12f      	bne.n	8004f08 <UART_RxISR_8BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eae:	f3ef 8310 	mrs	r3, PRIMASK
 8004eb2:	623b      	str	r3, [r7, #32]
  return(result);
 8004eb4:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004eb8:	2301      	movs	r3, #1
 8004eba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	f383 8810 	msr	PRIMASK, r3
}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2110      	movs	r1, #16
 8004ed0:	438a      	bics	r2, r1
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ed6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eda:	f383 8810 	msr	PRIMASK, r3
}
 8004ede:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	2210      	movs	r2, #16
 8004ee8:	4013      	ands	r3, r2
 8004eea:	2b10      	cmp	r3, #16
 8004eec:	d103      	bne.n	8004ef6 <UART_RxISR_8BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2210      	movs	r2, #16
 8004ef4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	225c      	movs	r2, #92	; 0x5c
 8004efa:	5a9a      	ldrh	r2, [r3, r2]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	0011      	movs	r1, r2
 8004f00:	0018      	movs	r0, r3
 8004f02:	f7fe fdf9 	bl	8003af8 <HAL_UARTEx_RxEventCallback>
 8004f06:	e003      	b.n	8004f10 <UART_RxISR_8BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	0018      	movs	r0, r3
 8004f0c:	f7fe fde4 	bl	8003ad8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004f10:	236e      	movs	r3, #110	; 0x6e
 8004f12:	18fb      	adds	r3, r7, r3
 8004f14:	881b      	ldrh	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d004      	beq.n	8004f24 <UART_RxISR_8BIT_FIFOEN+0x288>
 8004f1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	4013      	ands	r3, r2
 8004f20:	d000      	beq.n	8004f24 <UART_RxISR_8BIT_FIFOEN+0x288>
 8004f22:	e6de      	b.n	8004ce2 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004f24:	205a      	movs	r0, #90	; 0x5a
 8004f26:	183b      	adds	r3, r7, r0
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	215e      	movs	r1, #94	; 0x5e
 8004f2c:	5a52      	ldrh	r2, [r2, r1]
 8004f2e:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004f30:	0001      	movs	r1, r0
 8004f32:	187b      	adds	r3, r7, r1
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d044      	beq.n	8004fc4 <UART_RxISR_8BIT_FIFOEN+0x328>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2268      	movs	r2, #104	; 0x68
 8004f3e:	5a9b      	ldrh	r3, [r3, r2]
 8004f40:	187a      	adds	r2, r7, r1
 8004f42:	8812      	ldrh	r2, [r2, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d23d      	bcs.n	8004fc4 <UART_RxISR_8BIT_FIFOEN+0x328>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f48:	f3ef 8310 	mrs	r3, PRIMASK
 8004f4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f4e:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f50:	657b      	str	r3, [r7, #84]	; 0x54
 8004f52:	2301      	movs	r3, #1
 8004f54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f383 8810 	msr	PRIMASK, r3
}
 8004f5c:	46c0      	nop			; (mov r8, r8)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	491d      	ldr	r1, [pc, #116]	; (8004fe0 <UART_RxISR_8BIT_FIFOEN+0x344>)
 8004f6a:	400a      	ands	r2, r1
 8004f6c:	609a      	str	r2, [r3, #8]
 8004f6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	f383 8810 	msr	PRIMASK, r3
}
 8004f78:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a19      	ldr	r2, [pc, #100]	; (8004fe4 <UART_RxISR_8BIT_FIFOEN+0x348>)
 8004f7e:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f80:	f3ef 8310 	mrs	r3, PRIMASK
 8004f84:	617b      	str	r3, [r7, #20]
  return(result);
 8004f86:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f88:	653b      	str	r3, [r7, #80]	; 0x50
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	f383 8810 	msr	PRIMASK, r3
}
 8004f94:	46c0      	nop			; (mov r8, r8)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2120      	movs	r1, #32
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	601a      	str	r2, [r3, #0]
 8004fa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fa8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	f383 8810 	msr	PRIMASK, r3
}
 8004fb0:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004fb2:	e007      	b.n	8004fc4 <UART_RxISR_8BIT_FIFOEN+0x328>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699a      	ldr	r2, [r3, #24]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2108      	movs	r1, #8
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	619a      	str	r2, [r3, #24]
}
 8004fc4:	46c0      	nop			; (mov r8, r8)
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b020      	add	sp, #128	; 0x80
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	fffffeff 	.word	0xfffffeff
 8004fd0:	effffffe 	.word	0xeffffffe
 8004fd4:	40008000 	.word	0x40008000
 8004fd8:	40008400 	.word	0x40008400
 8004fdc:	fbffffff 	.word	0xfbffffff
 8004fe0:	efffffff 	.word	0xefffffff
 8004fe4:	080048f5 	.word	0x080048f5

08004fe8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b0a2      	sub	sp, #136	; 0x88
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004ff0:	2382      	movs	r3, #130	; 0x82
 8004ff2:	18fb      	adds	r3, r7, r3
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	2160      	movs	r1, #96	; 0x60
 8004ff8:	5a52      	ldrh	r2, [r2, r1]
 8004ffa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	2284      	movs	r2, #132	; 0x84
 8005004:	18ba      	adds	r2, r7, r2
 8005006:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	228c      	movs	r2, #140	; 0x8c
 800501c:	589b      	ldr	r3, [r3, r2]
 800501e:	2b22      	cmp	r3, #34	; 0x22
 8005020:	d000      	beq.n	8005024 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8005022:	e179      	b.n	8005318 <UART_RxISR_16BIT_FIFOEN+0x330>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005024:	2376      	movs	r3, #118	; 0x76
 8005026:	18fb      	adds	r3, r7, r3
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	2168      	movs	r1, #104	; 0x68
 800502c:	5a52      	ldrh	r2, [r2, r1]
 800502e:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005030:	e11e      	b.n	8005270 <UART_RxISR_16BIT_FIFOEN+0x288>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005038:	2174      	movs	r1, #116	; 0x74
 800503a:	187b      	adds	r3, r7, r1
 800503c:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005042:	673b      	str	r3, [r7, #112]	; 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8005044:	187b      	adds	r3, r7, r1
 8005046:	2282      	movs	r2, #130	; 0x82
 8005048:	18ba      	adds	r2, r7, r2
 800504a:	881b      	ldrh	r3, [r3, #0]
 800504c:	8812      	ldrh	r2, [r2, #0]
 800504e:	4013      	ands	r3, r2
 8005050:	b29a      	uxth	r2, r3
 8005052:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005054:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505a:	1c9a      	adds	r2, r3, #2
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	225e      	movs	r2, #94	; 0x5e
 8005064:	5a9b      	ldrh	r3, [r3, r2]
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b299      	uxth	r1, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	225e      	movs	r2, #94	; 0x5e
 8005070:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	69db      	ldr	r3, [r3, #28]
 8005078:	2184      	movs	r1, #132	; 0x84
 800507a:	187a      	adds	r2, r7, r1
 800507c:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800507e:	187b      	adds	r3, r7, r1
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2207      	movs	r2, #7
 8005084:	4013      	ands	r3, r2
 8005086:	d04e      	beq.n	8005126 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005088:	187b      	adds	r3, r7, r1
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2201      	movs	r2, #1
 800508e:	4013      	ands	r3, r2
 8005090:	d010      	beq.n	80050b4 <UART_RxISR_16BIT_FIFOEN+0xcc>
 8005092:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005094:	2380      	movs	r3, #128	; 0x80
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	4013      	ands	r3, r2
 800509a:	d00b      	beq.n	80050b4 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2201      	movs	r2, #1
 80050a2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2290      	movs	r2, #144	; 0x90
 80050a8:	589b      	ldr	r3, [r3, r2]
 80050aa:	2201      	movs	r2, #1
 80050ac:	431a      	orrs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2190      	movs	r1, #144	; 0x90
 80050b2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050b4:	2384      	movs	r3, #132	; 0x84
 80050b6:	18fb      	adds	r3, r7, r3
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2202      	movs	r2, #2
 80050bc:	4013      	ands	r3, r2
 80050be:	d00f      	beq.n	80050e0 <UART_RxISR_16BIT_FIFOEN+0xf8>
 80050c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050c2:	2201      	movs	r2, #1
 80050c4:	4013      	ands	r3, r2
 80050c6:	d00b      	beq.n	80050e0 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2202      	movs	r2, #2
 80050ce:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2290      	movs	r2, #144	; 0x90
 80050d4:	589b      	ldr	r3, [r3, r2]
 80050d6:	2204      	movs	r2, #4
 80050d8:	431a      	orrs	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2190      	movs	r1, #144	; 0x90
 80050de:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050e0:	2384      	movs	r3, #132	; 0x84
 80050e2:	18fb      	adds	r3, r7, r3
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2204      	movs	r2, #4
 80050e8:	4013      	ands	r3, r2
 80050ea:	d00f      	beq.n	800510c <UART_RxISR_16BIT_FIFOEN+0x124>
 80050ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050ee:	2201      	movs	r2, #1
 80050f0:	4013      	ands	r3, r2
 80050f2:	d00b      	beq.n	800510c <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2204      	movs	r2, #4
 80050fa:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2290      	movs	r2, #144	; 0x90
 8005100:	589b      	ldr	r3, [r3, r2]
 8005102:	2202      	movs	r2, #2
 8005104:	431a      	orrs	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2190      	movs	r1, #144	; 0x90
 800510a:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2290      	movs	r2, #144	; 0x90
 8005110:	589b      	ldr	r3, [r3, r2]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d007      	beq.n	8005126 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	0018      	movs	r0, r3
 800511a:	f7fe fce5 	bl	8003ae8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2290      	movs	r2, #144	; 0x90
 8005122:	2100      	movs	r1, #0
 8005124:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	225e      	movs	r2, #94	; 0x5e
 800512a:	5a9b      	ldrh	r3, [r3, r2]
 800512c:	b29b      	uxth	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d000      	beq.n	8005134 <UART_RxISR_16BIT_FIFOEN+0x14c>
 8005132:	e09d      	b.n	8005270 <UART_RxISR_16BIT_FIFOEN+0x288>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005134:	f3ef 8310 	mrs	r3, PRIMASK
 8005138:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800513a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800513c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800513e:	2301      	movs	r3, #1
 8005140:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005142:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005144:	f383 8810 	msr	PRIMASK, r3
}
 8005148:	46c0      	nop			; (mov r8, r8)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4976      	ldr	r1, [pc, #472]	; (8005330 <UART_RxISR_16BIT_FIFOEN+0x348>)
 8005156:	400a      	ands	r2, r1
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800515c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005160:	f383 8810 	msr	PRIMASK, r3
}
 8005164:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005166:	f3ef 8310 	mrs	r3, PRIMASK
 800516a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800516c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800516e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005170:	2301      	movs	r3, #1
 8005172:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005176:	f383 8810 	msr	PRIMASK, r3
}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	496b      	ldr	r1, [pc, #428]	; (8005334 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8005188:	400a      	ands	r2, r1
 800518a:	609a      	str	r2, [r3, #8]
 800518c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800518e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005192:	f383 8810 	msr	PRIMASK, r3
}
 8005196:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	228c      	movs	r2, #140	; 0x8c
 800519c:	2120      	movs	r1, #32
 800519e:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a61      	ldr	r2, [pc, #388]	; (8005338 <UART_RxISR_16BIT_FIFOEN+0x350>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d024      	beq.n	8005200 <UART_RxISR_16BIT_FIFOEN+0x218>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a60      	ldr	r2, [pc, #384]	; (800533c <UART_RxISR_16BIT_FIFOEN+0x354>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d01f      	beq.n	8005200 <UART_RxISR_16BIT_FIFOEN+0x218>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	2380      	movs	r3, #128	; 0x80
 80051c8:	041b      	lsls	r3, r3, #16
 80051ca:	4013      	ands	r3, r2
 80051cc:	d018      	beq.n	8005200 <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051ce:	f3ef 8310 	mrs	r3, PRIMASK
 80051d2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80051d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80051d6:	667b      	str	r3, [r7, #100]	; 0x64
 80051d8:	2301      	movs	r3, #1
 80051da:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051de:	f383 8810 	msr	PRIMASK, r3
}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4954      	ldr	r1, [pc, #336]	; (8005340 <UART_RxISR_16BIT_FIFOEN+0x358>)
 80051f0:	400a      	ands	r2, r1
 80051f2:	601a      	str	r2, [r3, #0]
 80051f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051f6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051fa:	f383 8810 	msr	PRIMASK, r3
}
 80051fe:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005204:	2b01      	cmp	r3, #1
 8005206:	d12f      	bne.n	8005268 <UART_RxISR_16BIT_FIFOEN+0x280>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800520e:	f3ef 8310 	mrs	r3, PRIMASK
 8005212:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005216:	663b      	str	r3, [r7, #96]	; 0x60
 8005218:	2301      	movs	r3, #1
 800521a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	f383 8810 	msr	PRIMASK, r3
}
 8005222:	46c0      	nop			; (mov r8, r8)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2110      	movs	r1, #16
 8005230:	438a      	bics	r2, r1
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005236:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523a:	f383 8810 	msr	PRIMASK, r3
}
 800523e:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	2210      	movs	r2, #16
 8005248:	4013      	ands	r3, r2
 800524a:	2b10      	cmp	r3, #16
 800524c:	d103      	bne.n	8005256 <UART_RxISR_16BIT_FIFOEN+0x26e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2210      	movs	r2, #16
 8005254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	225c      	movs	r2, #92	; 0x5c
 800525a:	5a9a      	ldrh	r2, [r3, r2]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	0011      	movs	r1, r2
 8005260:	0018      	movs	r0, r3
 8005262:	f7fe fc49 	bl	8003af8 <HAL_UARTEx_RxEventCallback>
 8005266:	e003      	b.n	8005270 <UART_RxISR_16BIT_FIFOEN+0x288>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	0018      	movs	r0, r3
 800526c:	f7fe fc34 	bl	8003ad8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005270:	2376      	movs	r3, #118	; 0x76
 8005272:	18fb      	adds	r3, r7, r3
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d006      	beq.n	8005288 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 800527a:	2384      	movs	r3, #132	; 0x84
 800527c:	18fb      	adds	r3, r7, r3
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2220      	movs	r2, #32
 8005282:	4013      	ands	r3, r2
 8005284:	d000      	beq.n	8005288 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8005286:	e6d4      	b.n	8005032 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005288:	205e      	movs	r0, #94	; 0x5e
 800528a:	183b      	adds	r3, r7, r0
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	215e      	movs	r1, #94	; 0x5e
 8005290:	5a52      	ldrh	r2, [r2, r1]
 8005292:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005294:	0001      	movs	r1, r0
 8005296:	187b      	adds	r3, r7, r1
 8005298:	881b      	ldrh	r3, [r3, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d044      	beq.n	8005328 <UART_RxISR_16BIT_FIFOEN+0x340>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2268      	movs	r2, #104	; 0x68
 80052a2:	5a9b      	ldrh	r3, [r3, r2]
 80052a4:	187a      	adds	r2, r7, r1
 80052a6:	8812      	ldrh	r2, [r2, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d23d      	bcs.n	8005328 <UART_RxISR_16BIT_FIFOEN+0x340>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052ac:	f3ef 8310 	mrs	r3, PRIMASK
 80052b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80052b2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80052b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80052b6:	2301      	movs	r3, #1
 80052b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	f383 8810 	msr	PRIMASK, r3
}
 80052c0:	46c0      	nop			; (mov r8, r8)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	491d      	ldr	r1, [pc, #116]	; (8005344 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 80052ce:	400a      	ands	r2, r1
 80052d0:	609a      	str	r2, [r3, #8]
 80052d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f383 8810 	msr	PRIMASK, r3
}
 80052dc:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a19      	ldr	r2, [pc, #100]	; (8005348 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80052e2:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052e4:	f3ef 8310 	mrs	r3, PRIMASK
 80052e8:	61bb      	str	r3, [r7, #24]
  return(result);
 80052ea:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80052ec:	657b      	str	r3, [r7, #84]	; 0x54
 80052ee:	2301      	movs	r3, #1
 80052f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	f383 8810 	msr	PRIMASK, r3
}
 80052f8:	46c0      	nop			; (mov r8, r8)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2120      	movs	r1, #32
 8005306:	430a      	orrs	r2, r1
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800530c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	f383 8810 	msr	PRIMASK, r3
}
 8005314:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005316:	e007      	b.n	8005328 <UART_RxISR_16BIT_FIFOEN+0x340>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699a      	ldr	r2, [r3, #24]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2108      	movs	r1, #8
 8005324:	430a      	orrs	r2, r1
 8005326:	619a      	str	r2, [r3, #24]
}
 8005328:	46c0      	nop			; (mov r8, r8)
 800532a:	46bd      	mov	sp, r7
 800532c:	b022      	add	sp, #136	; 0x88
 800532e:	bd80      	pop	{r7, pc}
 8005330:	fffffeff 	.word	0xfffffeff
 8005334:	effffffe 	.word	0xeffffffe
 8005338:	40008000 	.word	0x40008000
 800533c:	40008400 	.word	0x40008400
 8005340:	fbffffff 	.word	0xfbffffff
 8005344:	efffffff 	.word	0xefffffff
 8005348:	08004ac9 	.word	0x08004ac9

0800534c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005354:	46c0      	nop			; (mov r8, r8)
 8005356:	46bd      	mov	sp, r7
 8005358:	b002      	add	sp, #8
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005364:	46c0      	nop			; (mov r8, r8)
 8005366:	46bd      	mov	sp, r7
 8005368:	b002      	add	sp, #8
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005374:	46c0      	nop			; (mov r8, r8)
 8005376:	46bd      	mov	sp, r7
 8005378:	b002      	add	sp, #8
 800537a:	bd80      	pop	{r7, pc}

0800537c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2284      	movs	r2, #132	; 0x84
 8005388:	5c9b      	ldrb	r3, [r3, r2]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d101      	bne.n	8005392 <HAL_UARTEx_DisableFifoMode+0x16>
 800538e:	2302      	movs	r3, #2
 8005390:	e027      	b.n	80053e2 <HAL_UARTEx_DisableFifoMode+0x66>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2284      	movs	r2, #132	; 0x84
 8005396:	2101      	movs	r1, #1
 8005398:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2288      	movs	r2, #136	; 0x88
 800539e:	2124      	movs	r1, #36	; 0x24
 80053a0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2101      	movs	r1, #1
 80053b6:	438a      	bics	r2, r1
 80053b8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	4a0b      	ldr	r2, [pc, #44]	; (80053ec <HAL_UARTEx_DisableFifoMode+0x70>)
 80053be:	4013      	ands	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2288      	movs	r2, #136	; 0x88
 80053d4:	2120      	movs	r1, #32
 80053d6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2284      	movs	r2, #132	; 0x84
 80053dc:	2100      	movs	r1, #0
 80053de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	0018      	movs	r0, r3
 80053e4:	46bd      	mov	sp, r7
 80053e6:	b004      	add	sp, #16
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	dfffffff 	.word	0xdfffffff

080053f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2284      	movs	r2, #132	; 0x84
 80053fe:	5c9b      	ldrb	r3, [r3, r2]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d101      	bne.n	8005408 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005404:	2302      	movs	r3, #2
 8005406:	e02e      	b.n	8005466 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2284      	movs	r2, #132	; 0x84
 800540c:	2101      	movs	r1, #1
 800540e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2288      	movs	r2, #136	; 0x88
 8005414:	2124      	movs	r1, #36	; 0x24
 8005416:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2101      	movs	r1, #1
 800542c:	438a      	bics	r2, r1
 800542e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	08d9      	lsrs	r1, r3, #3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	0018      	movs	r0, r3
 8005448:	f000 f854 	bl	80054f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2288      	movs	r2, #136	; 0x88
 8005458:	2120      	movs	r1, #32
 800545a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2284      	movs	r2, #132	; 0x84
 8005460:	2100      	movs	r1, #0
 8005462:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	0018      	movs	r0, r3
 8005468:	46bd      	mov	sp, r7
 800546a:	b004      	add	sp, #16
 800546c:	bd80      	pop	{r7, pc}
	...

08005470 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2284      	movs	r2, #132	; 0x84
 800547e:	5c9b      	ldrb	r3, [r3, r2]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005484:	2302      	movs	r3, #2
 8005486:	e02f      	b.n	80054e8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2284      	movs	r2, #132	; 0x84
 800548c:	2101      	movs	r1, #1
 800548e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2288      	movs	r2, #136	; 0x88
 8005494:	2124      	movs	r1, #36	; 0x24
 8005496:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2101      	movs	r1, #1
 80054ac:	438a      	bics	r2, r1
 80054ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	4a0e      	ldr	r2, [pc, #56]	; (80054f0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80054b8:	4013      	ands	r3, r2
 80054ba:	0019      	movs	r1, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	0018      	movs	r0, r3
 80054ca:	f000 f813 	bl	80054f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2288      	movs	r2, #136	; 0x88
 80054da:	2120      	movs	r1, #32
 80054dc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2284      	movs	r2, #132	; 0x84
 80054e2:	2100      	movs	r1, #0
 80054e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	0018      	movs	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	b004      	add	sp, #16
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	f1ffffff 	.word	0xf1ffffff

080054f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80054f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005500:	2b00      	cmp	r3, #0
 8005502:	d108      	bne.n	8005516 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	226a      	movs	r2, #106	; 0x6a
 8005508:	2101      	movs	r1, #1
 800550a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2268      	movs	r2, #104	; 0x68
 8005510:	2101      	movs	r1, #1
 8005512:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005514:	e043      	b.n	800559e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005516:	260f      	movs	r6, #15
 8005518:	19bb      	adds	r3, r7, r6
 800551a:	2208      	movs	r2, #8
 800551c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800551e:	200e      	movs	r0, #14
 8005520:	183b      	adds	r3, r7, r0
 8005522:	2208      	movs	r2, #8
 8005524:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	0e5b      	lsrs	r3, r3, #25
 800552e:	b2da      	uxtb	r2, r3
 8005530:	240d      	movs	r4, #13
 8005532:	193b      	adds	r3, r7, r4
 8005534:	2107      	movs	r1, #7
 8005536:	400a      	ands	r2, r1
 8005538:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	0f5b      	lsrs	r3, r3, #29
 8005542:	b2da      	uxtb	r2, r3
 8005544:	250c      	movs	r5, #12
 8005546:	197b      	adds	r3, r7, r5
 8005548:	2107      	movs	r1, #7
 800554a:	400a      	ands	r2, r1
 800554c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800554e:	183b      	adds	r3, r7, r0
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	197a      	adds	r2, r7, r5
 8005554:	7812      	ldrb	r2, [r2, #0]
 8005556:	4914      	ldr	r1, [pc, #80]	; (80055a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8005558:	5c8a      	ldrb	r2, [r1, r2]
 800555a:	435a      	muls	r2, r3
 800555c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800555e:	197b      	adds	r3, r7, r5
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	4a12      	ldr	r2, [pc, #72]	; (80055ac <UARTEx_SetNbDataToProcess+0xb8>)
 8005564:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005566:	0019      	movs	r1, r3
 8005568:	f7fa fe68 	bl	800023c <__divsi3>
 800556c:	0003      	movs	r3, r0
 800556e:	b299      	uxth	r1, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	226a      	movs	r2, #106	; 0x6a
 8005574:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005576:	19bb      	adds	r3, r7, r6
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	193a      	adds	r2, r7, r4
 800557c:	7812      	ldrb	r2, [r2, #0]
 800557e:	490a      	ldr	r1, [pc, #40]	; (80055a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8005580:	5c8a      	ldrb	r2, [r1, r2]
 8005582:	435a      	muls	r2, r3
 8005584:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005586:	193b      	adds	r3, r7, r4
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	4a08      	ldr	r2, [pc, #32]	; (80055ac <UARTEx_SetNbDataToProcess+0xb8>)
 800558c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800558e:	0019      	movs	r1, r3
 8005590:	f7fa fe54 	bl	800023c <__divsi3>
 8005594:	0003      	movs	r3, r0
 8005596:	b299      	uxth	r1, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2268      	movs	r2, #104	; 0x68
 800559c:	5299      	strh	r1, [r3, r2]
}
 800559e:	46c0      	nop			; (mov r8, r8)
 80055a0:	46bd      	mov	sp, r7
 80055a2:	b005      	add	sp, #20
 80055a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055a6:	46c0      	nop			; (mov r8, r8)
 80055a8:	080061d4 	.word	0x080061d4
 80055ac:	080061dc 	.word	0x080061dc

080055b0 <sniprintf>:
 80055b0:	b40c      	push	{r2, r3}
 80055b2:	b530      	push	{r4, r5, lr}
 80055b4:	4b17      	ldr	r3, [pc, #92]	; (8005614 <sniprintf+0x64>)
 80055b6:	000c      	movs	r4, r1
 80055b8:	681d      	ldr	r5, [r3, #0]
 80055ba:	b09d      	sub	sp, #116	; 0x74
 80055bc:	2900      	cmp	r1, #0
 80055be:	da08      	bge.n	80055d2 <sniprintf+0x22>
 80055c0:	238b      	movs	r3, #139	; 0x8b
 80055c2:	2001      	movs	r0, #1
 80055c4:	602b      	str	r3, [r5, #0]
 80055c6:	4240      	negs	r0, r0
 80055c8:	b01d      	add	sp, #116	; 0x74
 80055ca:	bc30      	pop	{r4, r5}
 80055cc:	bc08      	pop	{r3}
 80055ce:	b002      	add	sp, #8
 80055d0:	4718      	bx	r3
 80055d2:	2382      	movs	r3, #130	; 0x82
 80055d4:	466a      	mov	r2, sp
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	8293      	strh	r3, [r2, #20]
 80055da:	2300      	movs	r3, #0
 80055dc:	9002      	str	r0, [sp, #8]
 80055de:	9006      	str	r0, [sp, #24]
 80055e0:	4299      	cmp	r1, r3
 80055e2:	d000      	beq.n	80055e6 <sniprintf+0x36>
 80055e4:	1e4b      	subs	r3, r1, #1
 80055e6:	9304      	str	r3, [sp, #16]
 80055e8:	9307      	str	r3, [sp, #28]
 80055ea:	2301      	movs	r3, #1
 80055ec:	466a      	mov	r2, sp
 80055ee:	425b      	negs	r3, r3
 80055f0:	82d3      	strh	r3, [r2, #22]
 80055f2:	0028      	movs	r0, r5
 80055f4:	ab21      	add	r3, sp, #132	; 0x84
 80055f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80055f8:	a902      	add	r1, sp, #8
 80055fa:	9301      	str	r3, [sp, #4]
 80055fc:	f000 f9c4 	bl	8005988 <_svfiprintf_r>
 8005600:	1c43      	adds	r3, r0, #1
 8005602:	da01      	bge.n	8005608 <sniprintf+0x58>
 8005604:	238b      	movs	r3, #139	; 0x8b
 8005606:	602b      	str	r3, [r5, #0]
 8005608:	2c00      	cmp	r4, #0
 800560a:	d0dd      	beq.n	80055c8 <sniprintf+0x18>
 800560c:	2200      	movs	r2, #0
 800560e:	9b02      	ldr	r3, [sp, #8]
 8005610:	701a      	strb	r2, [r3, #0]
 8005612:	e7d9      	b.n	80055c8 <sniprintf+0x18>
 8005614:	20000078 	.word	0x20000078

08005618 <memset>:
 8005618:	0003      	movs	r3, r0
 800561a:	1882      	adds	r2, r0, r2
 800561c:	4293      	cmp	r3, r2
 800561e:	d100      	bne.n	8005622 <memset+0xa>
 8005620:	4770      	bx	lr
 8005622:	7019      	strb	r1, [r3, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	e7f9      	b.n	800561c <memset+0x4>

08005628 <strchr>:
 8005628:	b2c9      	uxtb	r1, r1
 800562a:	7803      	ldrb	r3, [r0, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d004      	beq.n	800563a <strchr+0x12>
 8005630:	428b      	cmp	r3, r1
 8005632:	d100      	bne.n	8005636 <strchr+0xe>
 8005634:	4770      	bx	lr
 8005636:	3001      	adds	r0, #1
 8005638:	e7f7      	b.n	800562a <strchr+0x2>
 800563a:	424b      	negs	r3, r1
 800563c:	4159      	adcs	r1, r3
 800563e:	4249      	negs	r1, r1
 8005640:	4008      	ands	r0, r1
 8005642:	e7f7      	b.n	8005634 <strchr+0xc>

08005644 <strstr>:
 8005644:	780a      	ldrb	r2, [r1, #0]
 8005646:	b530      	push	{r4, r5, lr}
 8005648:	2a00      	cmp	r2, #0
 800564a:	d10c      	bne.n	8005666 <strstr+0x22>
 800564c:	bd30      	pop	{r4, r5, pc}
 800564e:	429a      	cmp	r2, r3
 8005650:	d108      	bne.n	8005664 <strstr+0x20>
 8005652:	2301      	movs	r3, #1
 8005654:	5ccc      	ldrb	r4, [r1, r3]
 8005656:	2c00      	cmp	r4, #0
 8005658:	d0f8      	beq.n	800564c <strstr+0x8>
 800565a:	5cc5      	ldrb	r5, [r0, r3]
 800565c:	42a5      	cmp	r5, r4
 800565e:	d101      	bne.n	8005664 <strstr+0x20>
 8005660:	3301      	adds	r3, #1
 8005662:	e7f7      	b.n	8005654 <strstr+0x10>
 8005664:	3001      	adds	r0, #1
 8005666:	7803      	ldrb	r3, [r0, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1f0      	bne.n	800564e <strstr+0xa>
 800566c:	0018      	movs	r0, r3
 800566e:	e7ed      	b.n	800564c <strstr+0x8>

08005670 <__errno>:
 8005670:	4b01      	ldr	r3, [pc, #4]	; (8005678 <__errno+0x8>)
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	4770      	bx	lr
 8005676:	46c0      	nop			; (mov r8, r8)
 8005678:	20000078 	.word	0x20000078

0800567c <__libc_init_array>:
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	2600      	movs	r6, #0
 8005680:	4c0c      	ldr	r4, [pc, #48]	; (80056b4 <__libc_init_array+0x38>)
 8005682:	4d0d      	ldr	r5, [pc, #52]	; (80056b8 <__libc_init_array+0x3c>)
 8005684:	1b64      	subs	r4, r4, r5
 8005686:	10a4      	asrs	r4, r4, #2
 8005688:	42a6      	cmp	r6, r4
 800568a:	d109      	bne.n	80056a0 <__libc_init_array+0x24>
 800568c:	2600      	movs	r6, #0
 800568e:	f000 fc6d 	bl	8005f6c <_init>
 8005692:	4c0a      	ldr	r4, [pc, #40]	; (80056bc <__libc_init_array+0x40>)
 8005694:	4d0a      	ldr	r5, [pc, #40]	; (80056c0 <__libc_init_array+0x44>)
 8005696:	1b64      	subs	r4, r4, r5
 8005698:	10a4      	asrs	r4, r4, #2
 800569a:	42a6      	cmp	r6, r4
 800569c:	d105      	bne.n	80056aa <__libc_init_array+0x2e>
 800569e:	bd70      	pop	{r4, r5, r6, pc}
 80056a0:	00b3      	lsls	r3, r6, #2
 80056a2:	58eb      	ldr	r3, [r5, r3]
 80056a4:	4798      	blx	r3
 80056a6:	3601      	adds	r6, #1
 80056a8:	e7ee      	b.n	8005688 <__libc_init_array+0xc>
 80056aa:	00b3      	lsls	r3, r6, #2
 80056ac:	58eb      	ldr	r3, [r5, r3]
 80056ae:	4798      	blx	r3
 80056b0:	3601      	adds	r6, #1
 80056b2:	e7f2      	b.n	800569a <__libc_init_array+0x1e>
 80056b4:	08006220 	.word	0x08006220
 80056b8:	08006220 	.word	0x08006220
 80056bc:	08006224 	.word	0x08006224
 80056c0:	08006220 	.word	0x08006220

080056c4 <__retarget_lock_acquire_recursive>:
 80056c4:	4770      	bx	lr

080056c6 <__retarget_lock_release_recursive>:
 80056c6:	4770      	bx	lr

080056c8 <_free_r>:
 80056c8:	b570      	push	{r4, r5, r6, lr}
 80056ca:	0005      	movs	r5, r0
 80056cc:	2900      	cmp	r1, #0
 80056ce:	d010      	beq.n	80056f2 <_free_r+0x2a>
 80056d0:	1f0c      	subs	r4, r1, #4
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	da00      	bge.n	80056da <_free_r+0x12>
 80056d8:	18e4      	adds	r4, r4, r3
 80056da:	0028      	movs	r0, r5
 80056dc:	f000 f8e2 	bl	80058a4 <__malloc_lock>
 80056e0:	4a1d      	ldr	r2, [pc, #116]	; (8005758 <_free_r+0x90>)
 80056e2:	6813      	ldr	r3, [r2, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d105      	bne.n	80056f4 <_free_r+0x2c>
 80056e8:	6063      	str	r3, [r4, #4]
 80056ea:	6014      	str	r4, [r2, #0]
 80056ec:	0028      	movs	r0, r5
 80056ee:	f000 f8e1 	bl	80058b4 <__malloc_unlock>
 80056f2:	bd70      	pop	{r4, r5, r6, pc}
 80056f4:	42a3      	cmp	r3, r4
 80056f6:	d908      	bls.n	800570a <_free_r+0x42>
 80056f8:	6820      	ldr	r0, [r4, #0]
 80056fa:	1821      	adds	r1, r4, r0
 80056fc:	428b      	cmp	r3, r1
 80056fe:	d1f3      	bne.n	80056e8 <_free_r+0x20>
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	1809      	adds	r1, r1, r0
 8005706:	6021      	str	r1, [r4, #0]
 8005708:	e7ee      	b.n	80056e8 <_free_r+0x20>
 800570a:	001a      	movs	r2, r3
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <_free_r+0x4e>
 8005712:	42a3      	cmp	r3, r4
 8005714:	d9f9      	bls.n	800570a <_free_r+0x42>
 8005716:	6811      	ldr	r1, [r2, #0]
 8005718:	1850      	adds	r0, r2, r1
 800571a:	42a0      	cmp	r0, r4
 800571c:	d10b      	bne.n	8005736 <_free_r+0x6e>
 800571e:	6820      	ldr	r0, [r4, #0]
 8005720:	1809      	adds	r1, r1, r0
 8005722:	1850      	adds	r0, r2, r1
 8005724:	6011      	str	r1, [r2, #0]
 8005726:	4283      	cmp	r3, r0
 8005728:	d1e0      	bne.n	80056ec <_free_r+0x24>
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	1841      	adds	r1, r0, r1
 8005730:	6011      	str	r1, [r2, #0]
 8005732:	6053      	str	r3, [r2, #4]
 8005734:	e7da      	b.n	80056ec <_free_r+0x24>
 8005736:	42a0      	cmp	r0, r4
 8005738:	d902      	bls.n	8005740 <_free_r+0x78>
 800573a:	230c      	movs	r3, #12
 800573c:	602b      	str	r3, [r5, #0]
 800573e:	e7d5      	b.n	80056ec <_free_r+0x24>
 8005740:	6820      	ldr	r0, [r4, #0]
 8005742:	1821      	adds	r1, r4, r0
 8005744:	428b      	cmp	r3, r1
 8005746:	d103      	bne.n	8005750 <_free_r+0x88>
 8005748:	6819      	ldr	r1, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	1809      	adds	r1, r1, r0
 800574e:	6021      	str	r1, [r4, #0]
 8005750:	6063      	str	r3, [r4, #4]
 8005752:	6054      	str	r4, [r2, #4]
 8005754:	e7ca      	b.n	80056ec <_free_r+0x24>
 8005756:	46c0      	nop			; (mov r8, r8)
 8005758:	20000bd8 	.word	0x20000bd8

0800575c <sbrk_aligned>:
 800575c:	b570      	push	{r4, r5, r6, lr}
 800575e:	4e0f      	ldr	r6, [pc, #60]	; (800579c <sbrk_aligned+0x40>)
 8005760:	000d      	movs	r5, r1
 8005762:	6831      	ldr	r1, [r6, #0]
 8005764:	0004      	movs	r4, r0
 8005766:	2900      	cmp	r1, #0
 8005768:	d102      	bne.n	8005770 <sbrk_aligned+0x14>
 800576a:	f000 fba1 	bl	8005eb0 <_sbrk_r>
 800576e:	6030      	str	r0, [r6, #0]
 8005770:	0029      	movs	r1, r5
 8005772:	0020      	movs	r0, r4
 8005774:	f000 fb9c 	bl	8005eb0 <_sbrk_r>
 8005778:	1c43      	adds	r3, r0, #1
 800577a:	d00a      	beq.n	8005792 <sbrk_aligned+0x36>
 800577c:	2303      	movs	r3, #3
 800577e:	1cc5      	adds	r5, r0, #3
 8005780:	439d      	bics	r5, r3
 8005782:	42a8      	cmp	r0, r5
 8005784:	d007      	beq.n	8005796 <sbrk_aligned+0x3a>
 8005786:	1a29      	subs	r1, r5, r0
 8005788:	0020      	movs	r0, r4
 800578a:	f000 fb91 	bl	8005eb0 <_sbrk_r>
 800578e:	3001      	adds	r0, #1
 8005790:	d101      	bne.n	8005796 <sbrk_aligned+0x3a>
 8005792:	2501      	movs	r5, #1
 8005794:	426d      	negs	r5, r5
 8005796:	0028      	movs	r0, r5
 8005798:	bd70      	pop	{r4, r5, r6, pc}
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	20000bdc 	.word	0x20000bdc

080057a0 <_malloc_r>:
 80057a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057a2:	2203      	movs	r2, #3
 80057a4:	1ccb      	adds	r3, r1, #3
 80057a6:	4393      	bics	r3, r2
 80057a8:	3308      	adds	r3, #8
 80057aa:	0006      	movs	r6, r0
 80057ac:	001f      	movs	r7, r3
 80057ae:	2b0c      	cmp	r3, #12
 80057b0:	d238      	bcs.n	8005824 <_malloc_r+0x84>
 80057b2:	270c      	movs	r7, #12
 80057b4:	42b9      	cmp	r1, r7
 80057b6:	d837      	bhi.n	8005828 <_malloc_r+0x88>
 80057b8:	0030      	movs	r0, r6
 80057ba:	f000 f873 	bl	80058a4 <__malloc_lock>
 80057be:	4b38      	ldr	r3, [pc, #224]	; (80058a0 <_malloc_r+0x100>)
 80057c0:	9300      	str	r3, [sp, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	001c      	movs	r4, r3
 80057c6:	2c00      	cmp	r4, #0
 80057c8:	d133      	bne.n	8005832 <_malloc_r+0x92>
 80057ca:	0039      	movs	r1, r7
 80057cc:	0030      	movs	r0, r6
 80057ce:	f7ff ffc5 	bl	800575c <sbrk_aligned>
 80057d2:	0004      	movs	r4, r0
 80057d4:	1c43      	adds	r3, r0, #1
 80057d6:	d15e      	bne.n	8005896 <_malloc_r+0xf6>
 80057d8:	9b00      	ldr	r3, [sp, #0]
 80057da:	681c      	ldr	r4, [r3, #0]
 80057dc:	0025      	movs	r5, r4
 80057de:	2d00      	cmp	r5, #0
 80057e0:	d14e      	bne.n	8005880 <_malloc_r+0xe0>
 80057e2:	2c00      	cmp	r4, #0
 80057e4:	d051      	beq.n	800588a <_malloc_r+0xea>
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	0029      	movs	r1, r5
 80057ea:	18e3      	adds	r3, r4, r3
 80057ec:	0030      	movs	r0, r6
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	f000 fb5e 	bl	8005eb0 <_sbrk_r>
 80057f4:	9b01      	ldr	r3, [sp, #4]
 80057f6:	4283      	cmp	r3, r0
 80057f8:	d147      	bne.n	800588a <_malloc_r+0xea>
 80057fa:	6823      	ldr	r3, [r4, #0]
 80057fc:	0030      	movs	r0, r6
 80057fe:	1aff      	subs	r7, r7, r3
 8005800:	0039      	movs	r1, r7
 8005802:	f7ff ffab 	bl	800575c <sbrk_aligned>
 8005806:	3001      	adds	r0, #1
 8005808:	d03f      	beq.n	800588a <_malloc_r+0xea>
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	19db      	adds	r3, r3, r7
 800580e:	6023      	str	r3, [r4, #0]
 8005810:	9b00      	ldr	r3, [sp, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d040      	beq.n	800589a <_malloc_r+0xfa>
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	42a2      	cmp	r2, r4
 800581c:	d133      	bne.n	8005886 <_malloc_r+0xe6>
 800581e:	2200      	movs	r2, #0
 8005820:	605a      	str	r2, [r3, #4]
 8005822:	e014      	b.n	800584e <_malloc_r+0xae>
 8005824:	2b00      	cmp	r3, #0
 8005826:	dac5      	bge.n	80057b4 <_malloc_r+0x14>
 8005828:	230c      	movs	r3, #12
 800582a:	2500      	movs	r5, #0
 800582c:	6033      	str	r3, [r6, #0]
 800582e:	0028      	movs	r0, r5
 8005830:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005832:	6821      	ldr	r1, [r4, #0]
 8005834:	1bc9      	subs	r1, r1, r7
 8005836:	d420      	bmi.n	800587a <_malloc_r+0xda>
 8005838:	290b      	cmp	r1, #11
 800583a:	d918      	bls.n	800586e <_malloc_r+0xce>
 800583c:	19e2      	adds	r2, r4, r7
 800583e:	6027      	str	r7, [r4, #0]
 8005840:	42a3      	cmp	r3, r4
 8005842:	d112      	bne.n	800586a <_malloc_r+0xca>
 8005844:	9b00      	ldr	r3, [sp, #0]
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	6863      	ldr	r3, [r4, #4]
 800584a:	6011      	str	r1, [r2, #0]
 800584c:	6053      	str	r3, [r2, #4]
 800584e:	0030      	movs	r0, r6
 8005850:	0025      	movs	r5, r4
 8005852:	f000 f82f 	bl	80058b4 <__malloc_unlock>
 8005856:	2207      	movs	r2, #7
 8005858:	350b      	adds	r5, #11
 800585a:	1d23      	adds	r3, r4, #4
 800585c:	4395      	bics	r5, r2
 800585e:	1aea      	subs	r2, r5, r3
 8005860:	429d      	cmp	r5, r3
 8005862:	d0e4      	beq.n	800582e <_malloc_r+0x8e>
 8005864:	1b5b      	subs	r3, r3, r5
 8005866:	50a3      	str	r3, [r4, r2]
 8005868:	e7e1      	b.n	800582e <_malloc_r+0x8e>
 800586a:	605a      	str	r2, [r3, #4]
 800586c:	e7ec      	b.n	8005848 <_malloc_r+0xa8>
 800586e:	6862      	ldr	r2, [r4, #4]
 8005870:	42a3      	cmp	r3, r4
 8005872:	d1d5      	bne.n	8005820 <_malloc_r+0x80>
 8005874:	9b00      	ldr	r3, [sp, #0]
 8005876:	601a      	str	r2, [r3, #0]
 8005878:	e7e9      	b.n	800584e <_malloc_r+0xae>
 800587a:	0023      	movs	r3, r4
 800587c:	6864      	ldr	r4, [r4, #4]
 800587e:	e7a2      	b.n	80057c6 <_malloc_r+0x26>
 8005880:	002c      	movs	r4, r5
 8005882:	686d      	ldr	r5, [r5, #4]
 8005884:	e7ab      	b.n	80057de <_malloc_r+0x3e>
 8005886:	0013      	movs	r3, r2
 8005888:	e7c4      	b.n	8005814 <_malloc_r+0x74>
 800588a:	230c      	movs	r3, #12
 800588c:	0030      	movs	r0, r6
 800588e:	6033      	str	r3, [r6, #0]
 8005890:	f000 f810 	bl	80058b4 <__malloc_unlock>
 8005894:	e7cb      	b.n	800582e <_malloc_r+0x8e>
 8005896:	6027      	str	r7, [r4, #0]
 8005898:	e7d9      	b.n	800584e <_malloc_r+0xae>
 800589a:	605b      	str	r3, [r3, #4]
 800589c:	deff      	udf	#255	; 0xff
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	20000bd8 	.word	0x20000bd8

080058a4 <__malloc_lock>:
 80058a4:	b510      	push	{r4, lr}
 80058a6:	4802      	ldr	r0, [pc, #8]	; (80058b0 <__malloc_lock+0xc>)
 80058a8:	f7ff ff0c 	bl	80056c4 <__retarget_lock_acquire_recursive>
 80058ac:	bd10      	pop	{r4, pc}
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	20000bd4 	.word	0x20000bd4

080058b4 <__malloc_unlock>:
 80058b4:	b510      	push	{r4, lr}
 80058b6:	4802      	ldr	r0, [pc, #8]	; (80058c0 <__malloc_unlock+0xc>)
 80058b8:	f7ff ff05 	bl	80056c6 <__retarget_lock_release_recursive>
 80058bc:	bd10      	pop	{r4, pc}
 80058be:	46c0      	nop			; (mov r8, r8)
 80058c0:	20000bd4 	.word	0x20000bd4

080058c4 <__ssputs_r>:
 80058c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c6:	b085      	sub	sp, #20
 80058c8:	9301      	str	r3, [sp, #4]
 80058ca:	9203      	str	r2, [sp, #12]
 80058cc:	688e      	ldr	r6, [r1, #8]
 80058ce:	9a01      	ldr	r2, [sp, #4]
 80058d0:	0007      	movs	r7, r0
 80058d2:	000c      	movs	r4, r1
 80058d4:	680b      	ldr	r3, [r1, #0]
 80058d6:	4296      	cmp	r6, r2
 80058d8:	d831      	bhi.n	800593e <__ssputs_r+0x7a>
 80058da:	898a      	ldrh	r2, [r1, #12]
 80058dc:	2190      	movs	r1, #144	; 0x90
 80058de:	00c9      	lsls	r1, r1, #3
 80058e0:	420a      	tst	r2, r1
 80058e2:	d029      	beq.n	8005938 <__ssputs_r+0x74>
 80058e4:	2003      	movs	r0, #3
 80058e6:	6921      	ldr	r1, [r4, #16]
 80058e8:	1a5b      	subs	r3, r3, r1
 80058ea:	9302      	str	r3, [sp, #8]
 80058ec:	6963      	ldr	r3, [r4, #20]
 80058ee:	4343      	muls	r3, r0
 80058f0:	0fdd      	lsrs	r5, r3, #31
 80058f2:	18ed      	adds	r5, r5, r3
 80058f4:	9b01      	ldr	r3, [sp, #4]
 80058f6:	9802      	ldr	r0, [sp, #8]
 80058f8:	3301      	adds	r3, #1
 80058fa:	181b      	adds	r3, r3, r0
 80058fc:	106d      	asrs	r5, r5, #1
 80058fe:	42ab      	cmp	r3, r5
 8005900:	d900      	bls.n	8005904 <__ssputs_r+0x40>
 8005902:	001d      	movs	r5, r3
 8005904:	0552      	lsls	r2, r2, #21
 8005906:	d529      	bpl.n	800595c <__ssputs_r+0x98>
 8005908:	0029      	movs	r1, r5
 800590a:	0038      	movs	r0, r7
 800590c:	f7ff ff48 	bl	80057a0 <_malloc_r>
 8005910:	1e06      	subs	r6, r0, #0
 8005912:	d02d      	beq.n	8005970 <__ssputs_r+0xac>
 8005914:	9a02      	ldr	r2, [sp, #8]
 8005916:	6921      	ldr	r1, [r4, #16]
 8005918:	f000 fae7 	bl	8005eea <memcpy>
 800591c:	89a2      	ldrh	r2, [r4, #12]
 800591e:	4b19      	ldr	r3, [pc, #100]	; (8005984 <__ssputs_r+0xc0>)
 8005920:	401a      	ands	r2, r3
 8005922:	2380      	movs	r3, #128	; 0x80
 8005924:	4313      	orrs	r3, r2
 8005926:	81a3      	strh	r3, [r4, #12]
 8005928:	9b02      	ldr	r3, [sp, #8]
 800592a:	6126      	str	r6, [r4, #16]
 800592c:	18f6      	adds	r6, r6, r3
 800592e:	6026      	str	r6, [r4, #0]
 8005930:	6165      	str	r5, [r4, #20]
 8005932:	9e01      	ldr	r6, [sp, #4]
 8005934:	1aed      	subs	r5, r5, r3
 8005936:	60a5      	str	r5, [r4, #8]
 8005938:	9b01      	ldr	r3, [sp, #4]
 800593a:	429e      	cmp	r6, r3
 800593c:	d900      	bls.n	8005940 <__ssputs_r+0x7c>
 800593e:	9e01      	ldr	r6, [sp, #4]
 8005940:	0032      	movs	r2, r6
 8005942:	9903      	ldr	r1, [sp, #12]
 8005944:	6820      	ldr	r0, [r4, #0]
 8005946:	f000 fa9f 	bl	8005e88 <memmove>
 800594a:	2000      	movs	r0, #0
 800594c:	68a3      	ldr	r3, [r4, #8]
 800594e:	1b9b      	subs	r3, r3, r6
 8005950:	60a3      	str	r3, [r4, #8]
 8005952:	6823      	ldr	r3, [r4, #0]
 8005954:	199b      	adds	r3, r3, r6
 8005956:	6023      	str	r3, [r4, #0]
 8005958:	b005      	add	sp, #20
 800595a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800595c:	002a      	movs	r2, r5
 800595e:	0038      	movs	r0, r7
 8005960:	f000 facc 	bl	8005efc <_realloc_r>
 8005964:	1e06      	subs	r6, r0, #0
 8005966:	d1df      	bne.n	8005928 <__ssputs_r+0x64>
 8005968:	0038      	movs	r0, r7
 800596a:	6921      	ldr	r1, [r4, #16]
 800596c:	f7ff feac 	bl	80056c8 <_free_r>
 8005970:	230c      	movs	r3, #12
 8005972:	2001      	movs	r0, #1
 8005974:	603b      	str	r3, [r7, #0]
 8005976:	89a2      	ldrh	r2, [r4, #12]
 8005978:	3334      	adds	r3, #52	; 0x34
 800597a:	4313      	orrs	r3, r2
 800597c:	81a3      	strh	r3, [r4, #12]
 800597e:	4240      	negs	r0, r0
 8005980:	e7ea      	b.n	8005958 <__ssputs_r+0x94>
 8005982:	46c0      	nop			; (mov r8, r8)
 8005984:	fffffb7f 	.word	0xfffffb7f

08005988 <_svfiprintf_r>:
 8005988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800598a:	b0a1      	sub	sp, #132	; 0x84
 800598c:	9003      	str	r0, [sp, #12]
 800598e:	001d      	movs	r5, r3
 8005990:	898b      	ldrh	r3, [r1, #12]
 8005992:	000f      	movs	r7, r1
 8005994:	0016      	movs	r6, r2
 8005996:	061b      	lsls	r3, r3, #24
 8005998:	d511      	bpl.n	80059be <_svfiprintf_r+0x36>
 800599a:	690b      	ldr	r3, [r1, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10e      	bne.n	80059be <_svfiprintf_r+0x36>
 80059a0:	2140      	movs	r1, #64	; 0x40
 80059a2:	f7ff fefd 	bl	80057a0 <_malloc_r>
 80059a6:	6038      	str	r0, [r7, #0]
 80059a8:	6138      	str	r0, [r7, #16]
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d105      	bne.n	80059ba <_svfiprintf_r+0x32>
 80059ae:	230c      	movs	r3, #12
 80059b0:	9a03      	ldr	r2, [sp, #12]
 80059b2:	3801      	subs	r0, #1
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	b021      	add	sp, #132	; 0x84
 80059b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ba:	2340      	movs	r3, #64	; 0x40
 80059bc:	617b      	str	r3, [r7, #20]
 80059be:	2300      	movs	r3, #0
 80059c0:	ac08      	add	r4, sp, #32
 80059c2:	6163      	str	r3, [r4, #20]
 80059c4:	3320      	adds	r3, #32
 80059c6:	7663      	strb	r3, [r4, #25]
 80059c8:	3310      	adds	r3, #16
 80059ca:	76a3      	strb	r3, [r4, #26]
 80059cc:	9507      	str	r5, [sp, #28]
 80059ce:	0035      	movs	r5, r6
 80059d0:	782b      	ldrb	r3, [r5, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <_svfiprintf_r+0x52>
 80059d6:	2b25      	cmp	r3, #37	; 0x25
 80059d8:	d148      	bne.n	8005a6c <_svfiprintf_r+0xe4>
 80059da:	1bab      	subs	r3, r5, r6
 80059dc:	9305      	str	r3, [sp, #20]
 80059de:	42b5      	cmp	r5, r6
 80059e0:	d00b      	beq.n	80059fa <_svfiprintf_r+0x72>
 80059e2:	0032      	movs	r2, r6
 80059e4:	0039      	movs	r1, r7
 80059e6:	9803      	ldr	r0, [sp, #12]
 80059e8:	f7ff ff6c 	bl	80058c4 <__ssputs_r>
 80059ec:	3001      	adds	r0, #1
 80059ee:	d100      	bne.n	80059f2 <_svfiprintf_r+0x6a>
 80059f0:	e0af      	b.n	8005b52 <_svfiprintf_r+0x1ca>
 80059f2:	6963      	ldr	r3, [r4, #20]
 80059f4:	9a05      	ldr	r2, [sp, #20]
 80059f6:	189b      	adds	r3, r3, r2
 80059f8:	6163      	str	r3, [r4, #20]
 80059fa:	782b      	ldrb	r3, [r5, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d100      	bne.n	8005a02 <_svfiprintf_r+0x7a>
 8005a00:	e0a7      	b.n	8005b52 <_svfiprintf_r+0x1ca>
 8005a02:	2201      	movs	r2, #1
 8005a04:	2300      	movs	r3, #0
 8005a06:	4252      	negs	r2, r2
 8005a08:	6062      	str	r2, [r4, #4]
 8005a0a:	a904      	add	r1, sp, #16
 8005a0c:	3254      	adds	r2, #84	; 0x54
 8005a0e:	1852      	adds	r2, r2, r1
 8005a10:	1c6e      	adds	r6, r5, #1
 8005a12:	6023      	str	r3, [r4, #0]
 8005a14:	60e3      	str	r3, [r4, #12]
 8005a16:	60a3      	str	r3, [r4, #8]
 8005a18:	7013      	strb	r3, [r2, #0]
 8005a1a:	65a3      	str	r3, [r4, #88]	; 0x58
 8005a1c:	4b55      	ldr	r3, [pc, #340]	; (8005b74 <_svfiprintf_r+0x1ec>)
 8005a1e:	2205      	movs	r2, #5
 8005a20:	0018      	movs	r0, r3
 8005a22:	7831      	ldrb	r1, [r6, #0]
 8005a24:	9305      	str	r3, [sp, #20]
 8005a26:	f000 fa55 	bl	8005ed4 <memchr>
 8005a2a:	1c75      	adds	r5, r6, #1
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	d11f      	bne.n	8005a70 <_svfiprintf_r+0xe8>
 8005a30:	6822      	ldr	r2, [r4, #0]
 8005a32:	06d3      	lsls	r3, r2, #27
 8005a34:	d504      	bpl.n	8005a40 <_svfiprintf_r+0xb8>
 8005a36:	2353      	movs	r3, #83	; 0x53
 8005a38:	a904      	add	r1, sp, #16
 8005a3a:	185b      	adds	r3, r3, r1
 8005a3c:	2120      	movs	r1, #32
 8005a3e:	7019      	strb	r1, [r3, #0]
 8005a40:	0713      	lsls	r3, r2, #28
 8005a42:	d504      	bpl.n	8005a4e <_svfiprintf_r+0xc6>
 8005a44:	2353      	movs	r3, #83	; 0x53
 8005a46:	a904      	add	r1, sp, #16
 8005a48:	185b      	adds	r3, r3, r1
 8005a4a:	212b      	movs	r1, #43	; 0x2b
 8005a4c:	7019      	strb	r1, [r3, #0]
 8005a4e:	7833      	ldrb	r3, [r6, #0]
 8005a50:	2b2a      	cmp	r3, #42	; 0x2a
 8005a52:	d016      	beq.n	8005a82 <_svfiprintf_r+0xfa>
 8005a54:	0035      	movs	r5, r6
 8005a56:	2100      	movs	r1, #0
 8005a58:	200a      	movs	r0, #10
 8005a5a:	68e3      	ldr	r3, [r4, #12]
 8005a5c:	782a      	ldrb	r2, [r5, #0]
 8005a5e:	1c6e      	adds	r6, r5, #1
 8005a60:	3a30      	subs	r2, #48	; 0x30
 8005a62:	2a09      	cmp	r2, #9
 8005a64:	d94e      	bls.n	8005b04 <_svfiprintf_r+0x17c>
 8005a66:	2900      	cmp	r1, #0
 8005a68:	d111      	bne.n	8005a8e <_svfiprintf_r+0x106>
 8005a6a:	e017      	b.n	8005a9c <_svfiprintf_r+0x114>
 8005a6c:	3501      	adds	r5, #1
 8005a6e:	e7af      	b.n	80059d0 <_svfiprintf_r+0x48>
 8005a70:	9b05      	ldr	r3, [sp, #20]
 8005a72:	6822      	ldr	r2, [r4, #0]
 8005a74:	1ac0      	subs	r0, r0, r3
 8005a76:	2301      	movs	r3, #1
 8005a78:	4083      	lsls	r3, r0
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	002e      	movs	r6, r5
 8005a7e:	6023      	str	r3, [r4, #0]
 8005a80:	e7cc      	b.n	8005a1c <_svfiprintf_r+0x94>
 8005a82:	9b07      	ldr	r3, [sp, #28]
 8005a84:	1d19      	adds	r1, r3, #4
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	9107      	str	r1, [sp, #28]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	db01      	blt.n	8005a92 <_svfiprintf_r+0x10a>
 8005a8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a90:	e004      	b.n	8005a9c <_svfiprintf_r+0x114>
 8005a92:	425b      	negs	r3, r3
 8005a94:	60e3      	str	r3, [r4, #12]
 8005a96:	2302      	movs	r3, #2
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	6023      	str	r3, [r4, #0]
 8005a9c:	782b      	ldrb	r3, [r5, #0]
 8005a9e:	2b2e      	cmp	r3, #46	; 0x2e
 8005aa0:	d10a      	bne.n	8005ab8 <_svfiprintf_r+0x130>
 8005aa2:	786b      	ldrb	r3, [r5, #1]
 8005aa4:	2b2a      	cmp	r3, #42	; 0x2a
 8005aa6:	d135      	bne.n	8005b14 <_svfiprintf_r+0x18c>
 8005aa8:	9b07      	ldr	r3, [sp, #28]
 8005aaa:	3502      	adds	r5, #2
 8005aac:	1d1a      	adds	r2, r3, #4
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	9207      	str	r2, [sp, #28]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	db2b      	blt.n	8005b0e <_svfiprintf_r+0x186>
 8005ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ab8:	4e2f      	ldr	r6, [pc, #188]	; (8005b78 <_svfiprintf_r+0x1f0>)
 8005aba:	2203      	movs	r2, #3
 8005abc:	0030      	movs	r0, r6
 8005abe:	7829      	ldrb	r1, [r5, #0]
 8005ac0:	f000 fa08 	bl	8005ed4 <memchr>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	d006      	beq.n	8005ad6 <_svfiprintf_r+0x14e>
 8005ac8:	2340      	movs	r3, #64	; 0x40
 8005aca:	1b80      	subs	r0, r0, r6
 8005acc:	4083      	lsls	r3, r0
 8005ace:	6822      	ldr	r2, [r4, #0]
 8005ad0:	3501      	adds	r5, #1
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	7829      	ldrb	r1, [r5, #0]
 8005ad8:	2206      	movs	r2, #6
 8005ada:	4828      	ldr	r0, [pc, #160]	; (8005b7c <_svfiprintf_r+0x1f4>)
 8005adc:	1c6e      	adds	r6, r5, #1
 8005ade:	7621      	strb	r1, [r4, #24]
 8005ae0:	f000 f9f8 	bl	8005ed4 <memchr>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d03c      	beq.n	8005b62 <_svfiprintf_r+0x1da>
 8005ae8:	4b25      	ldr	r3, [pc, #148]	; (8005b80 <_svfiprintf_r+0x1f8>)
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d125      	bne.n	8005b3a <_svfiprintf_r+0x1b2>
 8005aee:	2207      	movs	r2, #7
 8005af0:	9b07      	ldr	r3, [sp, #28]
 8005af2:	3307      	adds	r3, #7
 8005af4:	4393      	bics	r3, r2
 8005af6:	3308      	adds	r3, #8
 8005af8:	9307      	str	r3, [sp, #28]
 8005afa:	6963      	ldr	r3, [r4, #20]
 8005afc:	9a04      	ldr	r2, [sp, #16]
 8005afe:	189b      	adds	r3, r3, r2
 8005b00:	6163      	str	r3, [r4, #20]
 8005b02:	e764      	b.n	80059ce <_svfiprintf_r+0x46>
 8005b04:	4343      	muls	r3, r0
 8005b06:	0035      	movs	r5, r6
 8005b08:	2101      	movs	r1, #1
 8005b0a:	189b      	adds	r3, r3, r2
 8005b0c:	e7a6      	b.n	8005a5c <_svfiprintf_r+0xd4>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	425b      	negs	r3, r3
 8005b12:	e7d0      	b.n	8005ab6 <_svfiprintf_r+0x12e>
 8005b14:	2300      	movs	r3, #0
 8005b16:	200a      	movs	r0, #10
 8005b18:	001a      	movs	r2, r3
 8005b1a:	3501      	adds	r5, #1
 8005b1c:	6063      	str	r3, [r4, #4]
 8005b1e:	7829      	ldrb	r1, [r5, #0]
 8005b20:	1c6e      	adds	r6, r5, #1
 8005b22:	3930      	subs	r1, #48	; 0x30
 8005b24:	2909      	cmp	r1, #9
 8005b26:	d903      	bls.n	8005b30 <_svfiprintf_r+0x1a8>
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0c5      	beq.n	8005ab8 <_svfiprintf_r+0x130>
 8005b2c:	9209      	str	r2, [sp, #36]	; 0x24
 8005b2e:	e7c3      	b.n	8005ab8 <_svfiprintf_r+0x130>
 8005b30:	4342      	muls	r2, r0
 8005b32:	0035      	movs	r5, r6
 8005b34:	2301      	movs	r3, #1
 8005b36:	1852      	adds	r2, r2, r1
 8005b38:	e7f1      	b.n	8005b1e <_svfiprintf_r+0x196>
 8005b3a:	aa07      	add	r2, sp, #28
 8005b3c:	9200      	str	r2, [sp, #0]
 8005b3e:	0021      	movs	r1, r4
 8005b40:	003a      	movs	r2, r7
 8005b42:	4b10      	ldr	r3, [pc, #64]	; (8005b84 <_svfiprintf_r+0x1fc>)
 8005b44:	9803      	ldr	r0, [sp, #12]
 8005b46:	e000      	b.n	8005b4a <_svfiprintf_r+0x1c2>
 8005b48:	bf00      	nop
 8005b4a:	9004      	str	r0, [sp, #16]
 8005b4c:	9b04      	ldr	r3, [sp, #16]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	d1d3      	bne.n	8005afa <_svfiprintf_r+0x172>
 8005b52:	89bb      	ldrh	r3, [r7, #12]
 8005b54:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005b56:	065b      	lsls	r3, r3, #25
 8005b58:	d400      	bmi.n	8005b5c <_svfiprintf_r+0x1d4>
 8005b5a:	e72c      	b.n	80059b6 <_svfiprintf_r+0x2e>
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	4240      	negs	r0, r0
 8005b60:	e729      	b.n	80059b6 <_svfiprintf_r+0x2e>
 8005b62:	aa07      	add	r2, sp, #28
 8005b64:	9200      	str	r2, [sp, #0]
 8005b66:	0021      	movs	r1, r4
 8005b68:	003a      	movs	r2, r7
 8005b6a:	4b06      	ldr	r3, [pc, #24]	; (8005b84 <_svfiprintf_r+0x1fc>)
 8005b6c:	9803      	ldr	r0, [sp, #12]
 8005b6e:	f000 f87b 	bl	8005c68 <_printf_i>
 8005b72:	e7ea      	b.n	8005b4a <_svfiprintf_r+0x1c2>
 8005b74:	080061e4 	.word	0x080061e4
 8005b78:	080061ea 	.word	0x080061ea
 8005b7c:	080061ee 	.word	0x080061ee
 8005b80:	00000000 	.word	0x00000000
 8005b84:	080058c5 	.word	0x080058c5

08005b88 <_printf_common>:
 8005b88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b8a:	0016      	movs	r6, r2
 8005b8c:	9301      	str	r3, [sp, #4]
 8005b8e:	688a      	ldr	r2, [r1, #8]
 8005b90:	690b      	ldr	r3, [r1, #16]
 8005b92:	000c      	movs	r4, r1
 8005b94:	9000      	str	r0, [sp, #0]
 8005b96:	4293      	cmp	r3, r2
 8005b98:	da00      	bge.n	8005b9c <_printf_common+0x14>
 8005b9a:	0013      	movs	r3, r2
 8005b9c:	0022      	movs	r2, r4
 8005b9e:	6033      	str	r3, [r6, #0]
 8005ba0:	3243      	adds	r2, #67	; 0x43
 8005ba2:	7812      	ldrb	r2, [r2, #0]
 8005ba4:	2a00      	cmp	r2, #0
 8005ba6:	d001      	beq.n	8005bac <_printf_common+0x24>
 8005ba8:	3301      	adds	r3, #1
 8005baa:	6033      	str	r3, [r6, #0]
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	069b      	lsls	r3, r3, #26
 8005bb0:	d502      	bpl.n	8005bb8 <_printf_common+0x30>
 8005bb2:	6833      	ldr	r3, [r6, #0]
 8005bb4:	3302      	adds	r3, #2
 8005bb6:	6033      	str	r3, [r6, #0]
 8005bb8:	6822      	ldr	r2, [r4, #0]
 8005bba:	2306      	movs	r3, #6
 8005bbc:	0015      	movs	r5, r2
 8005bbe:	401d      	ands	r5, r3
 8005bc0:	421a      	tst	r2, r3
 8005bc2:	d027      	beq.n	8005c14 <_printf_common+0x8c>
 8005bc4:	0023      	movs	r3, r4
 8005bc6:	3343      	adds	r3, #67	; 0x43
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	1e5a      	subs	r2, r3, #1
 8005bcc:	4193      	sbcs	r3, r2
 8005bce:	6822      	ldr	r2, [r4, #0]
 8005bd0:	0692      	lsls	r2, r2, #26
 8005bd2:	d430      	bmi.n	8005c36 <_printf_common+0xae>
 8005bd4:	0022      	movs	r2, r4
 8005bd6:	9901      	ldr	r1, [sp, #4]
 8005bd8:	9800      	ldr	r0, [sp, #0]
 8005bda:	9d08      	ldr	r5, [sp, #32]
 8005bdc:	3243      	adds	r2, #67	; 0x43
 8005bde:	47a8      	blx	r5
 8005be0:	3001      	adds	r0, #1
 8005be2:	d025      	beq.n	8005c30 <_printf_common+0xa8>
 8005be4:	2206      	movs	r2, #6
 8005be6:	6823      	ldr	r3, [r4, #0]
 8005be8:	2500      	movs	r5, #0
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b04      	cmp	r3, #4
 8005bee:	d105      	bne.n	8005bfc <_printf_common+0x74>
 8005bf0:	6833      	ldr	r3, [r6, #0]
 8005bf2:	68e5      	ldr	r5, [r4, #12]
 8005bf4:	1aed      	subs	r5, r5, r3
 8005bf6:	43eb      	mvns	r3, r5
 8005bf8:	17db      	asrs	r3, r3, #31
 8005bfa:	401d      	ands	r5, r3
 8005bfc:	68a3      	ldr	r3, [r4, #8]
 8005bfe:	6922      	ldr	r2, [r4, #16]
 8005c00:	4293      	cmp	r3, r2
 8005c02:	dd01      	ble.n	8005c08 <_printf_common+0x80>
 8005c04:	1a9b      	subs	r3, r3, r2
 8005c06:	18ed      	adds	r5, r5, r3
 8005c08:	2600      	movs	r6, #0
 8005c0a:	42b5      	cmp	r5, r6
 8005c0c:	d120      	bne.n	8005c50 <_printf_common+0xc8>
 8005c0e:	2000      	movs	r0, #0
 8005c10:	e010      	b.n	8005c34 <_printf_common+0xac>
 8005c12:	3501      	adds	r5, #1
 8005c14:	68e3      	ldr	r3, [r4, #12]
 8005c16:	6832      	ldr	r2, [r6, #0]
 8005c18:	1a9b      	subs	r3, r3, r2
 8005c1a:	42ab      	cmp	r3, r5
 8005c1c:	ddd2      	ble.n	8005bc4 <_printf_common+0x3c>
 8005c1e:	0022      	movs	r2, r4
 8005c20:	2301      	movs	r3, #1
 8005c22:	9901      	ldr	r1, [sp, #4]
 8005c24:	9800      	ldr	r0, [sp, #0]
 8005c26:	9f08      	ldr	r7, [sp, #32]
 8005c28:	3219      	adds	r2, #25
 8005c2a:	47b8      	blx	r7
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d1f0      	bne.n	8005c12 <_printf_common+0x8a>
 8005c30:	2001      	movs	r0, #1
 8005c32:	4240      	negs	r0, r0
 8005c34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c36:	2030      	movs	r0, #48	; 0x30
 8005c38:	18e1      	adds	r1, r4, r3
 8005c3a:	3143      	adds	r1, #67	; 0x43
 8005c3c:	7008      	strb	r0, [r1, #0]
 8005c3e:	0021      	movs	r1, r4
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	3145      	adds	r1, #69	; 0x45
 8005c44:	7809      	ldrb	r1, [r1, #0]
 8005c46:	18a2      	adds	r2, r4, r2
 8005c48:	3243      	adds	r2, #67	; 0x43
 8005c4a:	3302      	adds	r3, #2
 8005c4c:	7011      	strb	r1, [r2, #0]
 8005c4e:	e7c1      	b.n	8005bd4 <_printf_common+0x4c>
 8005c50:	0022      	movs	r2, r4
 8005c52:	2301      	movs	r3, #1
 8005c54:	9901      	ldr	r1, [sp, #4]
 8005c56:	9800      	ldr	r0, [sp, #0]
 8005c58:	9f08      	ldr	r7, [sp, #32]
 8005c5a:	321a      	adds	r2, #26
 8005c5c:	47b8      	blx	r7
 8005c5e:	3001      	adds	r0, #1
 8005c60:	d0e6      	beq.n	8005c30 <_printf_common+0xa8>
 8005c62:	3601      	adds	r6, #1
 8005c64:	e7d1      	b.n	8005c0a <_printf_common+0x82>
	...

08005c68 <_printf_i>:
 8005c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c6a:	b08b      	sub	sp, #44	; 0x2c
 8005c6c:	9206      	str	r2, [sp, #24]
 8005c6e:	000a      	movs	r2, r1
 8005c70:	3243      	adds	r2, #67	; 0x43
 8005c72:	9307      	str	r3, [sp, #28]
 8005c74:	9005      	str	r0, [sp, #20]
 8005c76:	9204      	str	r2, [sp, #16]
 8005c78:	7e0a      	ldrb	r2, [r1, #24]
 8005c7a:	000c      	movs	r4, r1
 8005c7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c7e:	2a78      	cmp	r2, #120	; 0x78
 8005c80:	d809      	bhi.n	8005c96 <_printf_i+0x2e>
 8005c82:	2a62      	cmp	r2, #98	; 0x62
 8005c84:	d80b      	bhi.n	8005c9e <_printf_i+0x36>
 8005c86:	2a00      	cmp	r2, #0
 8005c88:	d100      	bne.n	8005c8c <_printf_i+0x24>
 8005c8a:	e0be      	b.n	8005e0a <_printf_i+0x1a2>
 8005c8c:	497c      	ldr	r1, [pc, #496]	; (8005e80 <_printf_i+0x218>)
 8005c8e:	9103      	str	r1, [sp, #12]
 8005c90:	2a58      	cmp	r2, #88	; 0x58
 8005c92:	d100      	bne.n	8005c96 <_printf_i+0x2e>
 8005c94:	e093      	b.n	8005dbe <_printf_i+0x156>
 8005c96:	0026      	movs	r6, r4
 8005c98:	3642      	adds	r6, #66	; 0x42
 8005c9a:	7032      	strb	r2, [r6, #0]
 8005c9c:	e022      	b.n	8005ce4 <_printf_i+0x7c>
 8005c9e:	0010      	movs	r0, r2
 8005ca0:	3863      	subs	r0, #99	; 0x63
 8005ca2:	2815      	cmp	r0, #21
 8005ca4:	d8f7      	bhi.n	8005c96 <_printf_i+0x2e>
 8005ca6:	f7fa fa35 	bl	8000114 <__gnu_thumb1_case_shi>
 8005caa:	0016      	.short	0x0016
 8005cac:	fff6001f 	.word	0xfff6001f
 8005cb0:	fff6fff6 	.word	0xfff6fff6
 8005cb4:	001ffff6 	.word	0x001ffff6
 8005cb8:	fff6fff6 	.word	0xfff6fff6
 8005cbc:	fff6fff6 	.word	0xfff6fff6
 8005cc0:	003600a3 	.word	0x003600a3
 8005cc4:	fff60083 	.word	0xfff60083
 8005cc8:	00b4fff6 	.word	0x00b4fff6
 8005ccc:	0036fff6 	.word	0x0036fff6
 8005cd0:	fff6fff6 	.word	0xfff6fff6
 8005cd4:	0087      	.short	0x0087
 8005cd6:	0026      	movs	r6, r4
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	3642      	adds	r6, #66	; 0x42
 8005cdc:	1d11      	adds	r1, r2, #4
 8005cde:	6019      	str	r1, [r3, #0]
 8005ce0:	6813      	ldr	r3, [r2, #0]
 8005ce2:	7033      	strb	r3, [r6, #0]
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e0a2      	b.n	8005e2e <_printf_i+0x1c6>
 8005ce8:	6818      	ldr	r0, [r3, #0]
 8005cea:	6809      	ldr	r1, [r1, #0]
 8005cec:	1d02      	adds	r2, r0, #4
 8005cee:	060d      	lsls	r5, r1, #24
 8005cf0:	d50b      	bpl.n	8005d0a <_printf_i+0xa2>
 8005cf2:	6805      	ldr	r5, [r0, #0]
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	2d00      	cmp	r5, #0
 8005cf8:	da03      	bge.n	8005d02 <_printf_i+0x9a>
 8005cfa:	232d      	movs	r3, #45	; 0x2d
 8005cfc:	9a04      	ldr	r2, [sp, #16]
 8005cfe:	426d      	negs	r5, r5
 8005d00:	7013      	strb	r3, [r2, #0]
 8005d02:	4b5f      	ldr	r3, [pc, #380]	; (8005e80 <_printf_i+0x218>)
 8005d04:	270a      	movs	r7, #10
 8005d06:	9303      	str	r3, [sp, #12]
 8005d08:	e01b      	b.n	8005d42 <_printf_i+0xda>
 8005d0a:	6805      	ldr	r5, [r0, #0]
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	0649      	lsls	r1, r1, #25
 8005d10:	d5f1      	bpl.n	8005cf6 <_printf_i+0x8e>
 8005d12:	b22d      	sxth	r5, r5
 8005d14:	e7ef      	b.n	8005cf6 <_printf_i+0x8e>
 8005d16:	680d      	ldr	r5, [r1, #0]
 8005d18:	6819      	ldr	r1, [r3, #0]
 8005d1a:	1d08      	adds	r0, r1, #4
 8005d1c:	6018      	str	r0, [r3, #0]
 8005d1e:	062e      	lsls	r6, r5, #24
 8005d20:	d501      	bpl.n	8005d26 <_printf_i+0xbe>
 8005d22:	680d      	ldr	r5, [r1, #0]
 8005d24:	e003      	b.n	8005d2e <_printf_i+0xc6>
 8005d26:	066d      	lsls	r5, r5, #25
 8005d28:	d5fb      	bpl.n	8005d22 <_printf_i+0xba>
 8005d2a:	680d      	ldr	r5, [r1, #0]
 8005d2c:	b2ad      	uxth	r5, r5
 8005d2e:	4b54      	ldr	r3, [pc, #336]	; (8005e80 <_printf_i+0x218>)
 8005d30:	2708      	movs	r7, #8
 8005d32:	9303      	str	r3, [sp, #12]
 8005d34:	2a6f      	cmp	r2, #111	; 0x6f
 8005d36:	d000      	beq.n	8005d3a <_printf_i+0xd2>
 8005d38:	3702      	adds	r7, #2
 8005d3a:	0023      	movs	r3, r4
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	3343      	adds	r3, #67	; 0x43
 8005d40:	701a      	strb	r2, [r3, #0]
 8005d42:	6863      	ldr	r3, [r4, #4]
 8005d44:	60a3      	str	r3, [r4, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	db03      	blt.n	8005d52 <_printf_i+0xea>
 8005d4a:	2104      	movs	r1, #4
 8005d4c:	6822      	ldr	r2, [r4, #0]
 8005d4e:	438a      	bics	r2, r1
 8005d50:	6022      	str	r2, [r4, #0]
 8005d52:	2d00      	cmp	r5, #0
 8005d54:	d102      	bne.n	8005d5c <_printf_i+0xf4>
 8005d56:	9e04      	ldr	r6, [sp, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00c      	beq.n	8005d76 <_printf_i+0x10e>
 8005d5c:	9e04      	ldr	r6, [sp, #16]
 8005d5e:	0028      	movs	r0, r5
 8005d60:	0039      	movs	r1, r7
 8005d62:	f7fa fa67 	bl	8000234 <__aeabi_uidivmod>
 8005d66:	9b03      	ldr	r3, [sp, #12]
 8005d68:	3e01      	subs	r6, #1
 8005d6a:	5c5b      	ldrb	r3, [r3, r1]
 8005d6c:	7033      	strb	r3, [r6, #0]
 8005d6e:	002b      	movs	r3, r5
 8005d70:	0005      	movs	r5, r0
 8005d72:	429f      	cmp	r7, r3
 8005d74:	d9f3      	bls.n	8005d5e <_printf_i+0xf6>
 8005d76:	2f08      	cmp	r7, #8
 8005d78:	d109      	bne.n	8005d8e <_printf_i+0x126>
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	07db      	lsls	r3, r3, #31
 8005d7e:	d506      	bpl.n	8005d8e <_printf_i+0x126>
 8005d80:	6862      	ldr	r2, [r4, #4]
 8005d82:	6923      	ldr	r3, [r4, #16]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	dc02      	bgt.n	8005d8e <_printf_i+0x126>
 8005d88:	2330      	movs	r3, #48	; 0x30
 8005d8a:	3e01      	subs	r6, #1
 8005d8c:	7033      	strb	r3, [r6, #0]
 8005d8e:	9b04      	ldr	r3, [sp, #16]
 8005d90:	1b9b      	subs	r3, r3, r6
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	9b07      	ldr	r3, [sp, #28]
 8005d96:	0021      	movs	r1, r4
 8005d98:	9300      	str	r3, [sp, #0]
 8005d9a:	9805      	ldr	r0, [sp, #20]
 8005d9c:	9b06      	ldr	r3, [sp, #24]
 8005d9e:	aa09      	add	r2, sp, #36	; 0x24
 8005da0:	f7ff fef2 	bl	8005b88 <_printf_common>
 8005da4:	3001      	adds	r0, #1
 8005da6:	d147      	bne.n	8005e38 <_printf_i+0x1d0>
 8005da8:	2001      	movs	r0, #1
 8005daa:	4240      	negs	r0, r0
 8005dac:	b00b      	add	sp, #44	; 0x2c
 8005dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005db0:	2220      	movs	r2, #32
 8005db2:	6809      	ldr	r1, [r1, #0]
 8005db4:	430a      	orrs	r2, r1
 8005db6:	6022      	str	r2, [r4, #0]
 8005db8:	2278      	movs	r2, #120	; 0x78
 8005dba:	4932      	ldr	r1, [pc, #200]	; (8005e84 <_printf_i+0x21c>)
 8005dbc:	9103      	str	r1, [sp, #12]
 8005dbe:	0021      	movs	r1, r4
 8005dc0:	3145      	adds	r1, #69	; 0x45
 8005dc2:	700a      	strb	r2, [r1, #0]
 8005dc4:	6819      	ldr	r1, [r3, #0]
 8005dc6:	6822      	ldr	r2, [r4, #0]
 8005dc8:	c920      	ldmia	r1!, {r5}
 8005dca:	0610      	lsls	r0, r2, #24
 8005dcc:	d402      	bmi.n	8005dd4 <_printf_i+0x16c>
 8005dce:	0650      	lsls	r0, r2, #25
 8005dd0:	d500      	bpl.n	8005dd4 <_printf_i+0x16c>
 8005dd2:	b2ad      	uxth	r5, r5
 8005dd4:	6019      	str	r1, [r3, #0]
 8005dd6:	07d3      	lsls	r3, r2, #31
 8005dd8:	d502      	bpl.n	8005de0 <_printf_i+0x178>
 8005dda:	2320      	movs	r3, #32
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	6023      	str	r3, [r4, #0]
 8005de0:	2710      	movs	r7, #16
 8005de2:	2d00      	cmp	r5, #0
 8005de4:	d1a9      	bne.n	8005d3a <_printf_i+0xd2>
 8005de6:	2220      	movs	r2, #32
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	4393      	bics	r3, r2
 8005dec:	6023      	str	r3, [r4, #0]
 8005dee:	e7a4      	b.n	8005d3a <_printf_i+0xd2>
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	680d      	ldr	r5, [r1, #0]
 8005df4:	1d10      	adds	r0, r2, #4
 8005df6:	6949      	ldr	r1, [r1, #20]
 8005df8:	6018      	str	r0, [r3, #0]
 8005dfa:	6813      	ldr	r3, [r2, #0]
 8005dfc:	062e      	lsls	r6, r5, #24
 8005dfe:	d501      	bpl.n	8005e04 <_printf_i+0x19c>
 8005e00:	6019      	str	r1, [r3, #0]
 8005e02:	e002      	b.n	8005e0a <_printf_i+0x1a2>
 8005e04:	066d      	lsls	r5, r5, #25
 8005e06:	d5fb      	bpl.n	8005e00 <_printf_i+0x198>
 8005e08:	8019      	strh	r1, [r3, #0]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9e04      	ldr	r6, [sp, #16]
 8005e0e:	6123      	str	r3, [r4, #16]
 8005e10:	e7c0      	b.n	8005d94 <_printf_i+0x12c>
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	1d11      	adds	r1, r2, #4
 8005e16:	6019      	str	r1, [r3, #0]
 8005e18:	6816      	ldr	r6, [r2, #0]
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	0030      	movs	r0, r6
 8005e1e:	6862      	ldr	r2, [r4, #4]
 8005e20:	f000 f858 	bl	8005ed4 <memchr>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d001      	beq.n	8005e2c <_printf_i+0x1c4>
 8005e28:	1b80      	subs	r0, r0, r6
 8005e2a:	6060      	str	r0, [r4, #4]
 8005e2c:	6863      	ldr	r3, [r4, #4]
 8005e2e:	6123      	str	r3, [r4, #16]
 8005e30:	2300      	movs	r3, #0
 8005e32:	9a04      	ldr	r2, [sp, #16]
 8005e34:	7013      	strb	r3, [r2, #0]
 8005e36:	e7ad      	b.n	8005d94 <_printf_i+0x12c>
 8005e38:	0032      	movs	r2, r6
 8005e3a:	6923      	ldr	r3, [r4, #16]
 8005e3c:	9906      	ldr	r1, [sp, #24]
 8005e3e:	9805      	ldr	r0, [sp, #20]
 8005e40:	9d07      	ldr	r5, [sp, #28]
 8005e42:	47a8      	blx	r5
 8005e44:	3001      	adds	r0, #1
 8005e46:	d0af      	beq.n	8005da8 <_printf_i+0x140>
 8005e48:	6823      	ldr	r3, [r4, #0]
 8005e4a:	079b      	lsls	r3, r3, #30
 8005e4c:	d415      	bmi.n	8005e7a <_printf_i+0x212>
 8005e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e50:	68e0      	ldr	r0, [r4, #12]
 8005e52:	4298      	cmp	r0, r3
 8005e54:	daaa      	bge.n	8005dac <_printf_i+0x144>
 8005e56:	0018      	movs	r0, r3
 8005e58:	e7a8      	b.n	8005dac <_printf_i+0x144>
 8005e5a:	0022      	movs	r2, r4
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	9906      	ldr	r1, [sp, #24]
 8005e60:	9805      	ldr	r0, [sp, #20]
 8005e62:	9e07      	ldr	r6, [sp, #28]
 8005e64:	3219      	adds	r2, #25
 8005e66:	47b0      	blx	r6
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d09d      	beq.n	8005da8 <_printf_i+0x140>
 8005e6c:	3501      	adds	r5, #1
 8005e6e:	68e3      	ldr	r3, [r4, #12]
 8005e70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e72:	1a9b      	subs	r3, r3, r2
 8005e74:	42ab      	cmp	r3, r5
 8005e76:	dcf0      	bgt.n	8005e5a <_printf_i+0x1f2>
 8005e78:	e7e9      	b.n	8005e4e <_printf_i+0x1e6>
 8005e7a:	2500      	movs	r5, #0
 8005e7c:	e7f7      	b.n	8005e6e <_printf_i+0x206>
 8005e7e:	46c0      	nop			; (mov r8, r8)
 8005e80:	080061f5 	.word	0x080061f5
 8005e84:	08006206 	.word	0x08006206

08005e88 <memmove>:
 8005e88:	b510      	push	{r4, lr}
 8005e8a:	4288      	cmp	r0, r1
 8005e8c:	d902      	bls.n	8005e94 <memmove+0xc>
 8005e8e:	188b      	adds	r3, r1, r2
 8005e90:	4298      	cmp	r0, r3
 8005e92:	d303      	bcc.n	8005e9c <memmove+0x14>
 8005e94:	2300      	movs	r3, #0
 8005e96:	e007      	b.n	8005ea8 <memmove+0x20>
 8005e98:	5c8b      	ldrb	r3, [r1, r2]
 8005e9a:	5483      	strb	r3, [r0, r2]
 8005e9c:	3a01      	subs	r2, #1
 8005e9e:	d2fb      	bcs.n	8005e98 <memmove+0x10>
 8005ea0:	bd10      	pop	{r4, pc}
 8005ea2:	5ccc      	ldrb	r4, [r1, r3]
 8005ea4:	54c4      	strb	r4, [r0, r3]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d1fa      	bne.n	8005ea2 <memmove+0x1a>
 8005eac:	e7f8      	b.n	8005ea0 <memmove+0x18>
	...

08005eb0 <_sbrk_r>:
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	b570      	push	{r4, r5, r6, lr}
 8005eb4:	4d06      	ldr	r5, [pc, #24]	; (8005ed0 <_sbrk_r+0x20>)
 8005eb6:	0004      	movs	r4, r0
 8005eb8:	0008      	movs	r0, r1
 8005eba:	602b      	str	r3, [r5, #0]
 8005ebc:	f7fa fca2 	bl	8000804 <_sbrk>
 8005ec0:	1c43      	adds	r3, r0, #1
 8005ec2:	d103      	bne.n	8005ecc <_sbrk_r+0x1c>
 8005ec4:	682b      	ldr	r3, [r5, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d000      	beq.n	8005ecc <_sbrk_r+0x1c>
 8005eca:	6023      	str	r3, [r4, #0]
 8005ecc:	bd70      	pop	{r4, r5, r6, pc}
 8005ece:	46c0      	nop			; (mov r8, r8)
 8005ed0:	20000bd0 	.word	0x20000bd0

08005ed4 <memchr>:
 8005ed4:	b2c9      	uxtb	r1, r1
 8005ed6:	1882      	adds	r2, r0, r2
 8005ed8:	4290      	cmp	r0, r2
 8005eda:	d101      	bne.n	8005ee0 <memchr+0xc>
 8005edc:	2000      	movs	r0, #0
 8005ede:	4770      	bx	lr
 8005ee0:	7803      	ldrb	r3, [r0, #0]
 8005ee2:	428b      	cmp	r3, r1
 8005ee4:	d0fb      	beq.n	8005ede <memchr+0xa>
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	e7f6      	b.n	8005ed8 <memchr+0x4>

08005eea <memcpy>:
 8005eea:	2300      	movs	r3, #0
 8005eec:	b510      	push	{r4, lr}
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d100      	bne.n	8005ef4 <memcpy+0xa>
 8005ef2:	bd10      	pop	{r4, pc}
 8005ef4:	5ccc      	ldrb	r4, [r1, r3]
 8005ef6:	54c4      	strb	r4, [r0, r3]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	e7f8      	b.n	8005eee <memcpy+0x4>

08005efc <_realloc_r>:
 8005efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005efe:	0007      	movs	r7, r0
 8005f00:	000e      	movs	r6, r1
 8005f02:	0014      	movs	r4, r2
 8005f04:	2900      	cmp	r1, #0
 8005f06:	d105      	bne.n	8005f14 <_realloc_r+0x18>
 8005f08:	0011      	movs	r1, r2
 8005f0a:	f7ff fc49 	bl	80057a0 <_malloc_r>
 8005f0e:	0005      	movs	r5, r0
 8005f10:	0028      	movs	r0, r5
 8005f12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f14:	2a00      	cmp	r2, #0
 8005f16:	d103      	bne.n	8005f20 <_realloc_r+0x24>
 8005f18:	f7ff fbd6 	bl	80056c8 <_free_r>
 8005f1c:	0025      	movs	r5, r4
 8005f1e:	e7f7      	b.n	8005f10 <_realloc_r+0x14>
 8005f20:	f000 f81b 	bl	8005f5a <_malloc_usable_size_r>
 8005f24:	9001      	str	r0, [sp, #4]
 8005f26:	4284      	cmp	r4, r0
 8005f28:	d803      	bhi.n	8005f32 <_realloc_r+0x36>
 8005f2a:	0035      	movs	r5, r6
 8005f2c:	0843      	lsrs	r3, r0, #1
 8005f2e:	42a3      	cmp	r3, r4
 8005f30:	d3ee      	bcc.n	8005f10 <_realloc_r+0x14>
 8005f32:	0021      	movs	r1, r4
 8005f34:	0038      	movs	r0, r7
 8005f36:	f7ff fc33 	bl	80057a0 <_malloc_r>
 8005f3a:	1e05      	subs	r5, r0, #0
 8005f3c:	d0e8      	beq.n	8005f10 <_realloc_r+0x14>
 8005f3e:	9b01      	ldr	r3, [sp, #4]
 8005f40:	0022      	movs	r2, r4
 8005f42:	429c      	cmp	r4, r3
 8005f44:	d900      	bls.n	8005f48 <_realloc_r+0x4c>
 8005f46:	001a      	movs	r2, r3
 8005f48:	0031      	movs	r1, r6
 8005f4a:	0028      	movs	r0, r5
 8005f4c:	f7ff ffcd 	bl	8005eea <memcpy>
 8005f50:	0031      	movs	r1, r6
 8005f52:	0038      	movs	r0, r7
 8005f54:	f7ff fbb8 	bl	80056c8 <_free_r>
 8005f58:	e7da      	b.n	8005f10 <_realloc_r+0x14>

08005f5a <_malloc_usable_size_r>:
 8005f5a:	1f0b      	subs	r3, r1, #4
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	1f18      	subs	r0, r3, #4
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	da01      	bge.n	8005f68 <_malloc_usable_size_r+0xe>
 8005f64:	580b      	ldr	r3, [r1, r0]
 8005f66:	18c0      	adds	r0, r0, r3
 8005f68:	4770      	bx	lr
	...

08005f6c <_init>:
 8005f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f6e:	46c0      	nop			; (mov r8, r8)
 8005f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f72:	bc08      	pop	{r3}
 8005f74:	469e      	mov	lr, r3
 8005f76:	4770      	bx	lr

08005f78 <_fini>:
 8005f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7a:	46c0      	nop			; (mov r8, r8)
 8005f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f7e:	bc08      	pop	{r3}
 8005f80:	469e      	mov	lr, r3
 8005f82:	4770      	bx	lr
