==39346== Cachegrind, a cache and branch-prediction profiler
==39346== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39346== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39346== Command: ./sift .
==39346== 
--39346-- warning: L3 cache found, using its data for the LL simulation.
--39346-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39346-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39346== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39346== (see section Limitations in user manual)
==39346== NOTE: further instances of this message will not be shown
==39346== 
==39346== I   refs:      3,167,698,658
==39346== I1  misses:            1,831
==39346== LLi misses:            1,820
==39346== I1  miss rate:          0.00%
==39346== LLi miss rate:          0.00%
==39346== 
==39346== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39346== D1  misses:        6,686,677  (  4,385,011 rd   +   2,301,666 wr)
==39346== LLd misses:        4,467,807  (  2,441,958 rd   +   2,025,849 wr)
==39346== D1  miss rate:           0.7% (        0.6%     +         0.8%  )
==39346== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39346== 
==39346== LL refs:           6,688,508  (  4,386,842 rd   +   2,301,666 wr)
==39346== LL misses:         4,469,627  (  2,443,778 rd   +   2,025,849 wr)
==39346== LL miss rate:            0.1% (        0.1%     +         0.7%  )
