============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Mon Mar  6 17:38:30 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(110)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(111)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 13 trigger nets, 13 data nets.
KIT-1004 : Chipwatcher code = 1100110101100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb011010,32'sb0100000,32'sb0100110,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1884/22 useful/useless nets, 1068/17 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1673/10 useful/useless nets, 1366/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1657/16 useful/useless nets, 1354/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 286 better
SYN-1014 : Optimize round 2
SYN-1032 : 1482/15 useful/useless nets, 1179/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1494/81 useful/useless nets, 1202/18 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1818/5 useful/useless nets, 1526/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 146 (3.94), #lev = 5 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 146 (4.08), #lev = 4 (2.01)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 415 instances into 146 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 255 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.102297s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (72.3%)

RUN-1004 : used memory is 176 MB, reserved memory is 141 MB, peak memory is 177 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (160 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1016 instances
RUN-0007 : 403 luts, 436 seqs, 83 mslices, 50 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1332 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 802 nets have 2 pins
RUN-1001 : 382 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     220     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     208     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1014 instances, 403 luts, 436 seqs, 133 slices, 20 macros(133 instances: 83 mslices 50 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 379639
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1014.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 247287, overlap = 63
PHY-3002 : Step(2): len = 163504, overlap = 63
PHY-3002 : Step(3): len = 106147, overlap = 58.5
PHY-3002 : Step(4): len = 83452.3, overlap = 63
PHY-3002 : Step(5): len = 64936.1, overlap = 63
PHY-3002 : Step(6): len = 56724.8, overlap = 63
PHY-3002 : Step(7): len = 48515.9, overlap = 63
PHY-3002 : Step(8): len = 45896.4, overlap = 63
PHY-3002 : Step(9): len = 40516.2, overlap = 63
PHY-3002 : Step(10): len = 37177.6, overlap = 63
PHY-3002 : Step(11): len = 36214.2, overlap = 63
PHY-3002 : Step(12): len = 33644.8, overlap = 63
PHY-3002 : Step(13): len = 32120.7, overlap = 65.3125
PHY-3002 : Step(14): len = 31498.5, overlap = 64.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.30596e-06
PHY-3002 : Step(15): len = 33762.1, overlap = 61.7188
PHY-3002 : Step(16): len = 35388, overlap = 60.75
PHY-3002 : Step(17): len = 36796.9, overlap = 56.25
PHY-3002 : Step(18): len = 37866.2, overlap = 56.25
PHY-3002 : Step(19): len = 36436.5, overlap = 47.25
PHY-3002 : Step(20): len = 34049.5, overlap = 51.75
PHY-3002 : Step(21): len = 33586.1, overlap = 51.75
PHY-3002 : Step(22): len = 33739.3, overlap = 51.75
PHY-3002 : Step(23): len = 34488.1, overlap = 54
PHY-3002 : Step(24): len = 34856.5, overlap = 56.25
PHY-3002 : Step(25): len = 33395.5, overlap = 51.75
PHY-3002 : Step(26): len = 32374.4, overlap = 51.75
PHY-3002 : Step(27): len = 32425.2, overlap = 47.25
PHY-3002 : Step(28): len = 32920.1, overlap = 51.75
PHY-3002 : Step(29): len = 33007.4, overlap = 51.75
PHY-3002 : Step(30): len = 32015.4, overlap = 51.75
PHY-3002 : Step(31): len = 31218, overlap = 45
PHY-3002 : Step(32): len = 31133.3, overlap = 47.25
PHY-3002 : Step(33): len = 31558.3, overlap = 49.5
PHY-3002 : Step(34): len = 31627.3, overlap = 49.5
PHY-3002 : Step(35): len = 30474.2, overlap = 45
PHY-3002 : Step(36): len = 29749.4, overlap = 45
PHY-3002 : Step(37): len = 29434.6, overlap = 51.75
PHY-3002 : Step(38): len = 29918, overlap = 51.75
PHY-3002 : Step(39): len = 29597.8, overlap = 51.75
PHY-3002 : Step(40): len = 28872.1, overlap = 51.75
PHY-3002 : Step(41): len = 28955, overlap = 52.0938
PHY-3002 : Step(42): len = 29051.3, overlap = 53.0938
PHY-3002 : Step(43): len = 28994, overlap = 53.0938
PHY-3002 : Step(44): len = 28199, overlap = 51.0938
PHY-3002 : Step(45): len = 27959.1, overlap = 52.0312
PHY-3002 : Step(46): len = 27817.7, overlap = 52.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.61193e-06
PHY-3002 : Step(47): len = 29158.7, overlap = 52.0938
PHY-3002 : Step(48): len = 29464.9, overlap = 47.5938
PHY-3002 : Step(49): len = 29943.4, overlap = 52.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32239e-05
PHY-3002 : Step(50): len = 31069, overlap = 52.2188
PHY-3002 : Step(51): len = 31200.3, overlap = 52.2188
PHY-3002 : Step(52): len = 31539.9, overlap = 52.2188
PHY-3002 : Step(53): len = 31648, overlap = 52.2188
PHY-3002 : Step(54): len = 31680.5, overlap = 52.2188
PHY-3002 : Step(55): len = 31660, overlap = 54.0938
PHY-3002 : Step(56): len = 31517.6, overlap = 54.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.64477e-05
PHY-3002 : Step(57): len = 32348.5, overlap = 54.0938
PHY-3002 : Step(58): len = 32422, overlap = 54.5312
PHY-3002 : Step(59): len = 32519.6, overlap = 54.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.28954e-05
PHY-3002 : Step(60): len = 32805.1, overlap = 54.5938
PHY-3002 : Step(61): len = 33323.1, overlap = 50
PHY-3002 : Step(62): len = 33699.2, overlap = 50.0625
PHY-3002 : Step(63): len = 33763.6, overlap = 54.625
PHY-3002 : Step(64): len = 33759.3, overlap = 54.625
PHY-3002 : Step(65): len = 33605.2, overlap = 54.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.00969e-05
PHY-3002 : Step(66): len = 33984.9, overlap = 59.1875
PHY-3002 : Step(67): len = 34251.9, overlap = 54.7812
PHY-3002 : Step(68): len = 34400.6, overlap = 59.3438
PHY-3002 : Step(69): len = 34325.4, overlap = 59.3438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180194
PHY-3002 : Step(70): len = 34439.2, overlap = 59.3438
PHY-3002 : Step(71): len = 34608.3, overlap = 59.3438
PHY-3002 : Step(72): len = 34560.1, overlap = 59.3438
PHY-3002 : Step(73): len = 34538.5, overlap = 59.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016224s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (96.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.97148e-05
PHY-3002 : Step(74): len = 45013, overlap = 17.6562
PHY-3002 : Step(75): len = 45154.5, overlap = 17.625
PHY-3002 : Step(76): len = 44070, overlap = 22.75
PHY-3002 : Step(77): len = 44200.2, overlap = 24.375
PHY-3002 : Step(78): len = 43665.3, overlap = 13.9375
PHY-3002 : Step(79): len = 43941.4, overlap = 13.875
PHY-3002 : Step(80): len = 43176.7, overlap = 14.875
PHY-3002 : Step(81): len = 42931.2, overlap = 15.75
PHY-3002 : Step(82): len = 42463, overlap = 17.1562
PHY-3002 : Step(83): len = 42592.1, overlap = 17.2812
PHY-3002 : Step(84): len = 42412.8, overlap = 16.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011943
PHY-3002 : Step(85): len = 41873.9, overlap = 17.9062
PHY-3002 : Step(86): len = 41873.9, overlap = 17.9062
PHY-3002 : Step(87): len = 41920.7, overlap = 18.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000238859
PHY-3002 : Step(88): len = 41807.8, overlap = 20.1875
PHY-3002 : Step(89): len = 41807.8, overlap = 20.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13762e-05
PHY-3002 : Step(90): len = 43322.3, overlap = 42
PHY-3002 : Step(91): len = 43322.3, overlap = 42
PHY-3002 : Step(92): len = 42591.9, overlap = 41.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27523e-05
PHY-3002 : Step(93): len = 44344.3, overlap = 35.6562
PHY-3002 : Step(94): len = 44549.5, overlap = 35.5312
PHY-3002 : Step(95): len = 44331.3, overlap = 32.4375
PHY-3002 : Step(96): len = 44301.6, overlap = 31.5938
PHY-3002 : Step(97): len = 44478.7, overlap = 29.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55046e-05
PHY-3002 : Step(98): len = 44502.8, overlap = 27.625
PHY-3002 : Step(99): len = 44502.8, overlap = 27.625
PHY-3002 : Step(100): len = 43960.6, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.10092e-05
PHY-3002 : Step(101): len = 44832.3, overlap = 23.2812
PHY-3002 : Step(102): len = 45193, overlap = 21.6562
PHY-3002 : Step(103): len = 45377.9, overlap = 19.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 51.50 peak overflow 4.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1332.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56120, over cnt = 164(0%), over = 675, worst = 15
PHY-1001 : End global iterations;  0.109365s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.3%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 20.34, top10 = 13.20, top15 = 9.69.
PHY-1001 : End incremental global routing;  0.184597s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5552, tnet num: 1330, tinst num: 1014, tnode num: 7319, tedge num: 9346.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.182168s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (85.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390822s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (56.0%)

OPT-1001 : Current memory(MB): used = 228, reserve = 193, peak = 228.
OPT-1001 : End physical optimization;  0.406497s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (53.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 403 LUT to BLE ...
SYN-4008 : Packed 403 LUT and 180 SEQ to BLE.
SYN-4003 : Packing 256 remaining SEQ's ...
SYN-4005 : Packed 134 SEQ with LUT/SLICE
SYN-4006 : 114 single LUT's are left
SYN-4006 : 122 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 525/814 primitive instances ...
PHY-3001 : End packing;  0.044608s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 475 instances
RUN-1001 : 216 mslices, 215 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1157 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 586 nets have 2 pins
RUN-1001 : 421 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 473 instances, 431 slices, 20 macros(133 instances: 83 mslices 50 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 45422, Over = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29075e-05
PHY-3002 : Step(104): len = 44334.6, overlap = 30
PHY-3002 : Step(105): len = 44383.4, overlap = 29.75
PHY-3002 : Step(106): len = 43949.9, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5815e-05
PHY-3002 : Step(107): len = 44389.4, overlap = 28.5
PHY-3002 : Step(108): len = 44542.3, overlap = 28
PHY-3002 : Step(109): len = 44832.4, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.16301e-05
PHY-3002 : Step(110): len = 44864.9, overlap = 27
PHY-3002 : Step(111): len = 44864.9, overlap = 27
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.195290s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.0%)

PHY-3001 : Trial Legalized: Len = 54522.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000514383
PHY-3002 : Step(112): len = 50954.2, overlap = 5
PHY-3002 : Step(113): len = 49422, overlap = 10
PHY-3002 : Step(114): len = 48673.5, overlap = 12
PHY-3002 : Step(115): len = 47682.5, overlap = 12.25
PHY-3002 : Step(116): len = 47511.9, overlap = 11.5
PHY-3002 : Step(117): len = 47358.7, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00102877
PHY-3002 : Step(118): len = 47434.1, overlap = 12
PHY-3002 : Step(119): len = 47431.4, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00205753
PHY-3002 : Step(120): len = 47383.5, overlap = 11.5
PHY-3002 : Step(121): len = 47383.5, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005170s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 51445.3, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 51579.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/1157.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63096, over cnt = 153(0%), over = 247, worst = 4
PHY-1002 : len = 64376, over cnt = 65(0%), over = 99, worst = 4
PHY-1002 : len = 65256, over cnt = 7(0%), over = 14, worst = 4
PHY-1002 : len = 65032, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 65048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.197454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.10, top5 = 20.08, top10 = 14.58, top15 = 11.09.
PHY-1001 : End incremental global routing;  0.267189s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (11.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4860, tnet num: 1155, tinst num: 473, tnode num: 6182, tedge num: 8508.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203526s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (76.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.494366s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.2%)

OPT-1001 : Current memory(MB): used = 232, reserve = 197, peak = 232.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 980/1157.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 65048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.10, top5 = 20.08, top10 = 14.58, top15 = 11.09.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002254s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (693.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.582910s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (50.9%)

RUN-1003 : finish command "place" in  5.844941s wall, 0.937500s user + 0.250000s system = 1.187500s CPU (20.3%)

RUN-1004 : used memory is 214 MB, reserved memory is 180 MB, peak memory is 233 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 475 instances
RUN-1001 : 216 mslices, 215 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1157 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 586 nets have 2 pins
RUN-1001 : 421 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4860, tnet num: 1155, tinst num: 473, tnode num: 6182, tedge num: 8508.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 216 mslices, 215 lslices, 19 pads, 20 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 630 clock pins, and constraint 1322 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62520, over cnt = 147(0%), over = 239, worst = 5
PHY-1002 : len = 63536, over cnt = 86(0%), over = 117, worst = 4
PHY-1002 : len = 64800, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 64872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.205035s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 27.20, top5 = 19.90, top10 = 14.52, top15 = 11.07.
PHY-1001 : End global routing;  0.282796s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 260, reserve = 226, peak = 303.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 527, reserve = 497, peak = 527.
PHY-1001 : End build detailed router design. 4.216425s wall, 3.187500s user + 0.062500s system = 3.250000s CPU (77.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.403561s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (71.2%)

PHY-1001 : Current memory(MB): used = 559, reserve = 531, peak = 559.
PHY-1001 : End phase 1; 1.417069s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (70.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 207368, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 560, reserve = 531, peak = 560.
PHY-1001 : End initial routed; 7.568515s wall, 5.421875s user + 0.015625s system = 5.437500s CPU (71.8%)

PHY-1001 : Current memory(MB): used = 560, reserve = 531, peak = 560.
PHY-1001 : End phase 2; 7.568585s wall, 5.421875s user + 0.015625s system = 5.437500s CPU (71.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 207240, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.045917s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 207248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.036744s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.179468s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (78.4%)

PHY-1001 : Current memory(MB): used = 573, reserve = 544, peak = 573.
PHY-1001 : End phase 3; 0.405074s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (61.7%)

PHY-1003 : Routed, final wirelength = 207248
PHY-1001 : Current memory(MB): used = 573, reserve = 544, peak = 573.
PHY-1001 : End export database. 0.017130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  13.901891s wall, 9.968750s user + 0.125000s system = 10.093750s CPU (72.6%)

RUN-1003 : finish command "route" in  14.522966s wall, 10.265625s user + 0.140625s system = 10.406250s CPU (71.7%)

RUN-1004 : used memory is 501 MB, reserved memory is 473 MB, peak memory is 573 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      696   out of  19600    3.55%
#reg                      458   out of  19600    2.34%
#le                       818
  #lut only               360   out of    818   44.01%
  #reg only               122   out of    818   14.91%
  #lut&reg                336   out of    818   41.08%
#dsp                        0   out of     29    0.00%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            214
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        93
#3        adc/clk_adc          GCLK               mslice             type/b_b[7]_syn_7.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |818    |563     |133     |473     |20      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |117    |67      |36      |55      |8       |0       |
|    fifo_list                       |fifo           |111    |61      |36      |50      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |58     |52      |6       |32      |0       |0       |
|  tx                                |uart_tx        |110    |90      |8       |38      |0       |0       |
|  type                              |type_choice    |114    |106     |8       |68      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |408    |237     |75      |255     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |408    |237     |75      |255     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |165    |83      |0       |154     |0       |0       |
|        reg_inst                    |register       |162    |80      |0       |151     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |243    |154     |75      |101     |0       |0       |
|        bus_inst                    |bus_top        |35     |25      |10      |19      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |27     |17      |10      |11      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |118    |84      |33      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       567   
    #2          2       304   
    #3          3        76   
    #4          4        41   
    #5        5-10       56   
    #6        11-50      74   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 9d0d2628f16580bca5fceab6b0d012f05f641aa7f0ae4503ee189fd90a19b039 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 473
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1157, pip num: 12509
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1623 valid insts, and 32554 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111111100110101100110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.982961s wall, 15.093750s user + 0.140625s system = 15.234375s CPU (510.7%)

RUN-1004 : used memory is 522 MB, reserved memory is 494 MB, peak memory is 704 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230306_173830.log"
