Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot int_top_tb_behav xil_defaultlib.int_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'an' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'b' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.digit_selector
Compiling module xil_defaultlib.segment_display
Compiling module xil_defaultlib.sseg_x4_top
Compiling module xil_defaultlib.integrator_default
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.create_pulse_from_step
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.int_top
Compiling module xil_defaultlib.int_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot int_top_tb_behav
