INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020_Code/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kalud/Desktop/Studium/Studium_ab_2020_Code/VHDL/Labor/__Versuch_1/vivado/intro1/intro1.srcs/sim_1/imports/vorlagen_v1/sttb_counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sttb'
