

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Tue Dec 31 16:01:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3929|  3929|  3929|  3929|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3927|  3927|        13|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      9|       -|      -|    -|
|Expression       |        -|      -|       0|    874|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      30|      3|    -|
|Multiplexer      |        -|      -|       -|    278|    -|
|Register         |        0|      -|     915|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     945|   1187|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U6   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U7   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U8   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U9   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U10  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U11  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U12  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U13  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U14  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_w_s_U  |depthwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  30|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  30|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_500_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln32_3_fu_989_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln40_10_fu_1073_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln40_11_fu_1078_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln40_3_fu_735_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_4_fu_876_p2       |     +    |      0|  0|  15|           5|           2|
    |add_ln40_5_fu_885_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_6_fu_890_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_7_fu_894_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_8_fu_898_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_9_fu_1068_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln40_fu_720_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln48_1_fu_1123_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln48_2_fu_1165_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_3_fu_1171_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_4_fu_1208_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln48_5_fu_1248_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_6_fu_1253_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_7_fu_1258_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_8_fu_1262_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_fu_903_p2         |     +    |      0|  0|  13|          11|          11|
    |out_h_fu_559_p2            |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_726_p2            |     +    |      0|  0|  15|           5|           1|
    |tmp11_fu_458_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp11_mid1_fu_712_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_1_0_fu_390_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_1_0_mid1_fu_670_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_fu_426_p2          |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_mid1_fu_930_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp10_0_0_fu_384_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp10_0_0_mid1_fu_657_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp10_1_0_fu_420_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp10_1_0_mid1_fu_699_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp10_2_0_fu_452_p2        |     -    |      0|  0|  14|          10|          10|
    |tmp10_2_0_mid1_fu_955_p2   |     -    |      0|  0|  14|          10|          10|
    |tmp12_fu_488_p2            |     -    |      0|  0|  13|          11|          11|
    |tmp12_mid176_fu_809_p2     |     -    |      0|  0|  15|           7|           7|
    |tmp12_mid1_fu_847_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln24_fu_553_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_494_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln32_fu_506_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln33_fu_547_p2        |   icmp   |      0|  0|  11|           5|           4|
    |empty_63_fu_565_p2         |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_570_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln24_15_fu_519_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln24_16_fu_525_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln24_17_fu_593_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln24_18_fu_605_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln24_19_fu_756_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_20_fu_776_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_21_fu_916_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_22_fu_1023_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln24_23_fu_613_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln24_24_fu_623_p3   |  select  |      0|  0|  11|           1|           1|
    |select_ln24_25_fu_629_p3   |  select  |      0|  0|  11|           1|           5|
    |select_ln24_26_fu_924_p3   |  select  |      0|  0|  10|           1|           6|
    |select_ln24_27_fu_819_p3   |  select  |      0|  0|  11|           1|          11|
    |select_ln24_fu_512_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln27_1_fu_768_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln27_fu_348_p3      |  select  |      0|  0|   3|           1|           3|
    |select_ln32_15_fu_995_p3   |  select  |      0|  0|  10|           1|           1|
    |select_ln32_fu_968_p3      |  select  |      0|  0|   5|           1|           5|
    |tmp10_0_0_mid2_fu_663_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp10_1_0_mid2_fu_705_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp10_2_0_mid2_fu_961_p3   |  select  |      0|  0|  10|           1|          10|
    |tmp12_mid2_fu_853_p3       |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |out_d_fu_338_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_1_fu_531_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_2_fu_536_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln24_fu_542_p2         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 874|         448|         610|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_0_w_s_address0             |  33|          6|    4|         24|
    |SeparableConv2D_0_w_s_address1             |  27|          5|    4|         20|
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten80_phi_fu_269_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_292_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_280_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_304_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_316_p4           |   9|          2|    5|         10|
    |indvar_flatten80_reg_265                   |   9|          2|   10|         20|
    |indvar_flatten_reg_288                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_276                            |   9|          2|    1|          2|
    |out_h_0_reg_300                            |   9|          2|    5|         10|
    |out_w_0_reg_312                            |   9|          2|    5|         10|
    |reg_324                                    |   9|          2|   16|         32|
    |reg_329                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 278|         56|  132|        396|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_w_10_reg_1588  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_12_reg_1593  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_14_reg_1635  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_16_reg_1640  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_18_reg_1685  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_2_reg_1453   |  15|   0|   15|          0|
    |SeparableConv2D_0_w_4_reg_1458   |  15|   0|   15|          0|
    |SeparableConv2D_0_w_6_reg_1528   |  15|   0|   15|          0|
    |SeparableConv2D_0_w_8_reg_1533   |  15|   0|   15|          0|
    |add_ln24_reg_1380                |  10|   0|   10|          0|
    |add_ln40_10_reg_1675             |  10|   0|   10|          0|
    |add_ln40_11_reg_1680             |  10|   0|   10|          0|
    |add_ln40_3_reg_1523              |  11|   0|   11|          0|
    |add_ln40_4_reg_1558              |   5|   0|    5|          0|
    |add_ln40_5_reg_1563              |  11|   0|   11|          0|
    |add_ln40_6_reg_1568              |  11|   0|   11|          0|
    |add_ln40_7_reg_1573              |  11|   0|   11|          0|
    |add_ln40_8_reg_1578              |  11|   0|   11|          0|
    |add_ln40_9_reg_1670              |  10|   0|   10|          0|
    |add_ln40_reg_1507                |  11|   0|   11|          0|
    |add_ln48_1_reg_1710              |  16|   0|   16|          0|
    |add_ln48_3_reg_1730              |  16|   0|   16|          0|
    |add_ln48_4_reg_1745              |  16|   0|   16|          0|
    |add_ln48_6_reg_1765              |  16|   0|   16|          0|
    |add_ln48_8_reg_1770              |  16|   0|   16|          0|
    |add_ln48_reg_1583                |  11|   0|   11|          0|
    |add_ln48_reg_1583_pp0_iter1_reg  |  11|   0|   11|          0|
    |and_ln24_reg_1428                |   1|   0|    1|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln24_reg_1376               |   1|   0|    1|          0|
    |icmp_ln32_reg_1385               |   1|   0|    1|          0|
    |indvar_flatten80_reg_265         |  10|   0|   10|          0|
    |indvar_flatten_reg_288           |  10|   0|   10|          0|
    |mul_ln40_1_reg_1655              |  30|   0|   30|          0|
    |mul_ln40_2_reg_1690              |  30|   0|   30|          0|
    |mul_ln40_3_reg_1695              |  30|   0|   30|          0|
    |mul_ln40_4_reg_1715              |  30|   0|   30|          0|
    |mul_ln40_5_reg_1720              |  30|   0|   30|          0|
    |mul_ln40_6_reg_1735              |  30|   0|   30|          0|
    |mul_ln40_7_reg_1740              |  30|   0|   30|          0|
    |mul_ln40_8_reg_1760              |  30|   0|   30|          0|
    |mul_ln40_reg_1650                |  30|   0|   30|          0|
    |out_d_0_reg_276                  |   1|   0|    1|          0|
    |out_d_reg_1335                   |   1|   0|    1|          0|
    |out_h_0_reg_300                  |   5|   0|    5|          0|
    |out_h_reg_1437                   |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1445            |   5|   0|    5|          0|
    |out_w_0_reg_312                  |   5|   0|    5|          0|
    |out_w_reg_1512                   |   5|   0|    5|          0|
    |reg_324                          |  16|   0|   16|          0|
    |reg_329                          |  16|   0|   16|          0|
    |select_ln24_17_reg_1463          |   1|   0|    2|          1|
    |select_ln24_23_reg_1478          |   1|   0|    1|          0|
    |select_ln24_reg_1405             |   5|   0|    5|          0|
    |select_ln27_reg_1351             |   2|   0|    3|          1|
    |select_ln32_15_reg_1630          |  10|   0|   10|          0|
    |select_ln32_reg_1615             |   5|   0|    5|          0|
    |tmp10_0_0_mid2_reg_1483          |  10|   0|   11|          1|
    |tmp10_0_0_reg_1356               |  10|   0|   11|          1|
    |tmp10_1_0_mid2_reg_1488          |  10|   0|   11|          1|
    |tmp10_1_0_reg_1361               |  10|   0|   11|          1|
    |tmp10_2_0_mid2_reg_1608          |   9|   0|   10|          1|
    |tmp10_2_0_reg_1366               |   9|   0|   10|          1|
    |tmp11_mid1_reg_1495              |   5|   0|    5|          0|
    |tmp12_reg_1371                   |   9|   0|   11|          2|
    |trunc_ln48_6_reg_1750            |  16|   0|   16|          0|
    |trunc_ln48_7_reg_1755            |  16|   0|   16|          0|
    |xor_ln24_2_reg_1422              |   1|   0|    1|          0|
    |zext_ln27_1_reg_1329             |   1|   0|   64|         63|
    |zext_ln27_2_reg_1345             |   1|   0|   64|         63|
    |zext_ln40_12_reg_1518            |   5|   0|   11|          6|
    |zext_ln40_1_reg_1501             |   5|   0|   11|          6|
    |icmp_ln24_reg_1376               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 915|  32| 1000|        148|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 15 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i10 [ 0, %0 ], [ %add_ln24, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 17 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %select_ln24_23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 18 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_15, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 20 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 21 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i1 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 23 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.97ns)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 24 'xor' 'out_d' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i1 %out_d to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 25 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln27 = select i1 %out_d_0, i3 -2, i3 -3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 26 'select' 'select_ln27' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i1 %out_d_0 to i5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 27 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i10 %p_shl to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 29 'zext' 'p_shl19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 30 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i6 %p_shl1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 31 'zext' 'p_shl20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%tmp10_0_0 = sub i11 %p_shl19_cast, %p_shl20_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'sub' 'tmp10_0_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%tmp_1_0 = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'add' 'tmp_1_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i10 %p_shl2 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 35 'zext' 'p_shl17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 36 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i6 %p_shl3 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 37 'zext' 'p_shl18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%tmp10_1_0 = sub i11 %p_shl17_cast, %p_shl18_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 38 'sub' 'tmp10_1_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%tmp_2_0 = add i5 %out_h_0, 2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 39 'add' 'tmp_2_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 40 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 41 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i6 %p_shl5 to i10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 42 'zext' 'p_shl16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%tmp10_2_0 = sub i10 %p_shl4, %p_shl16_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 43 'sub' 'tmp10_2_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%tmp11 = add i5 %out_h_0, %zext_ln48_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'add' 'tmp11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp11, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 45 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 46 'zext' 'p_shl13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp11, i2 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 47 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i7 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 48 'zext' 'p_shl14_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%tmp12 = sub i11 %p_shl13_cast, %p_shl14_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 49 'sub' 'tmp12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %indvar_flatten80, -240" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 50 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %indvar_flatten80, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'add' 'add_ln24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, -240" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 53 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln24)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln24_15 = select i1 %icmp_ln32, i64 %zext_ln27_2, i64 %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 55 'select' 'select_ln24_15' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_3 : Operation 58 [1/1] (0.99ns)   --->   "%select_ln24_16 = select i1 %icmp_ln32, i64 %zext_ln27_1, i64 %zext_ln27_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 58 'select' 'select_ln24_16' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_3 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 59 'getelementptr' 'SeparableConv2D_0_w_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 60 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_2)   --->   "%xor_ln24_1 = xor i1 %icmp_ln32, true" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln24_2 = xor i1 %out_d_0, %xor_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'xor' 'xor_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln32, true" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 64 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln33, %xor_ln24" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln24, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 66 'add' 'out_h' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_63 = or i1 %and_ln24, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'or' 'empty_63' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_63, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln27_mid1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'bitconcatenate' 'or_ln27_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln24_17 = select i1 %icmp_ln32, i2 %or_ln27_mid1, i2 %or_ln" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'select' 'select_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %select_ln24_17 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_5 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'getelementptr' 'SeparableConv2D_0_w_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'load' 'SeparableConv2D_0_w_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 77 [1/1] (0.98ns)   --->   "%select_ln24_18 = select i1 %xor_ln24_2, i64 3, i64 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'select' 'select_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_7 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_18" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'SeparableConv2D_0_w_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'load' 'SeparableConv2D_0_w_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 80 [1/1] (0.99ns)   --->   "%select_ln24_23 = select i1 %icmp_ln32, i1 %out_d, i1 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'select' 'select_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln24_23 = zext i1 %select_ln24_23 to i5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 81 'zext' 'zext_ln24_23' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2)   --->   "%select_ln24_24 = select i1 %icmp_ln32, i11 0, i11 %tmp10_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'select' 'select_ln24_24' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp10_1_0_mid2)   --->   "%select_ln24_25 = select i1 %icmp_ln32, i11 30, i11 %tmp10_1_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 83 'select' 'select_ln24_25' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl19_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 84 'bitconcatenate' 'p_shl19_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl19_cast_mid1 = zext i10 %p_shl19_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 85 'zext' 'p_shl19_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl20_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 86 'bitconcatenate' 'p_shl20_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl20_cast_mid1 = zext i6 %p_shl20_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 87 'zext' 'p_shl20_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.73ns)   --->   "%tmp10_0_0_mid1 = sub i11 %p_shl19_cast_mid1, %p_shl20_cast_mid1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 88 'sub' 'tmp10_0_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2 = select i1 %and_ln24, i11 %tmp10_0_0_mid1, i11 %select_ln24_24" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 89 'select' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.78ns)   --->   "%tmp_1_0_mid1 = add i5 %select_ln24, 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'add' 'tmp_1_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl17_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'bitconcatenate' 'p_shl17_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl17_cast_mid1 = zext i10 %p_shl17_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 92 'zext' 'p_shl17_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl18_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'bitconcatenate' 'p_shl18_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl18_cast_mid1 = zext i6 %p_shl18_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'zext' 'p_shl18_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.73ns)   --->   "%tmp10_1_0_mid1 = sub i11 %p_shl17_cast_mid1, %p_shl18_cast_mid1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 95 'sub' 'tmp10_1_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp10_1_0_mid2 = select i1 %and_ln24, i11 %tmp10_1_0_mid1, i11 %select_ln24_25" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'select' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.78ns)   --->   "%tmp11_mid1 = add i5 %out_h, %zext_ln24_23" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 97 'add' 'tmp11_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 98 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %zext_ln40_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 99 'add' 'add_ln40' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0_mid2, 1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 100 'add' 'out_w' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i5 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 101 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln40_3 = add i11 %tmp10_0_0_mid2, %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 102 'add' 'add_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.23>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 103 'load' 'SeparableConv2D_0_w_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 104 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 104 'load' 'SeparableConv2D_0_w_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln27_1_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 105 'bitconcatenate' 'or_ln27_1_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln27_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 106 'bitconcatenate' 'or_ln27_s' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.98ns)   --->   "%select_ln24_19 = select i1 %icmp_ln32, i3 %or_ln27_1_mid1, i3 %or_ln27_s" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 107 'select' 'select_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i3 %select_ln24_19 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 108 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_9 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 109 'getelementptr' 'SeparableConv2D_0_w_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'load' 'SeparableConv2D_0_w_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_20)   --->   "%select_ln27_1 = select i1 %out_d_0, i3 -3, i3 -2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 111 'select' 'select_ln27_1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln24_20 = select i1 %icmp_ln32, i3 %select_ln27_1, i3 %select_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'select' 'select_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln24_22 = zext i3 %select_ln24_20 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 113 'zext' 'zext_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_11 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_22" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 114 'getelementptr' 'SeparableConv2D_0_w_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'load' 'SeparableConv2D_0_w_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %out_d, i5 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 116 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl13_cast_mid170_c = zext i6 %tmp to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'zext' 'p_shl13_cast_mid170_c' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %out_d, i2 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 118 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl14_cast_mid174_c = zext i3 %tmp_3 to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 119 'zext' 'p_shl14_cast_mid174_c' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.82ns)   --->   "%tmp12_mid176 = sub i7 %p_shl13_cast_mid170_c, %p_shl14_cast_mid174_c" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 120 'sub' 'tmp12_mid176' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln48)   --->   "%tmp12_mid176_cast = sext i7 %tmp12_mid176 to i11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 121 'sext' 'tmp12_mid176_cast' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln48)   --->   "%select_ln24_27 = select i1 %icmp_ln32, i11 %tmp12_mid176_cast, i11 %tmp12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 122 'select' 'select_ln24_27' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl13_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp11_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 123 'bitconcatenate' 'p_shl13_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl13_cast_mid1 = zext i10 %p_shl13_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 124 'zext' 'p_shl13_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl14_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp11_mid1, i2 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 125 'bitconcatenate' 'p_shl14_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl14_cast_mid1 = zext i7 %p_shl14_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 126 'zext' 'p_shl14_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.73ns)   --->   "%tmp12_mid1 = sub i11 %p_shl13_cast_mid1, %p_shl14_cast_mid1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 127 'sub' 'tmp12_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln48)   --->   "%tmp12_mid2 = select i1 %and_ln24, i11 %tmp12_mid1, i11 %select_ln24_27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 128 'select' 'tmp12_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i11 %add_ln40 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %sext_ln40_1 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 130 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 131 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 132 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i11 %add_ln40_3 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 133 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %sext_ln40_3 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 134 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 135 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 136 'load' 'input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 137 [1/1] (1.78ns)   --->   "%add_ln40_4 = add i5 %out_w_0_mid2, 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 137 'add' 'add_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i5 %add_ln40_4 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 138 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.63ns)   --->   "%add_ln40_5 = add i11 %tmp10_0_0_mid2, %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 139 'add' 'add_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln40_6 = add i11 %zext_ln40_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'add' 'add_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.63ns)   --->   "%add_ln40_7 = add i11 %tmp10_1_0_mid2, %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'add' 'add_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.63ns)   --->   "%add_ln40_8 = add i11 %tmp10_1_0_mid2, %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'add' 'add_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln48 = add i11 %zext_ln40_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 143 'add' 'add_ln48' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.27>
ST_6 : Operation 144 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 144 'load' 'SeparableConv2D_0_w_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 145 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 145 'load' 'SeparableConv2D_0_w_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln24_20 = sext i2 %select_ln24_17 to i3" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 146 'sext' 'sext_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln24_20 = zext i3 %sext_ln24_20 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 147 'zext' 'zext_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_13 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_20" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 148 'getelementptr' 'SeparableConv2D_0_w_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 149 'load' 'SeparableConv2D_0_w_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 150 [1/1] (1.02ns)   --->   "%select_ln24_21 = select i1 %xor_ln24_2, i64 7, i64 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 150 'select' 'select_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_15 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_21" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 151 'getelementptr' 'SeparableConv2D_0_w_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 152 'load' 'SeparableConv2D_0_w_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp10_2_0_mid2)   --->   "%select_ln24_26 = select i1 %icmp_ln32, i10 60, i10 %tmp10_2_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 153 'select' 'select_ln24_26' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.78ns)   --->   "%tmp_2_0_mid1 = add i5 %select_ln24, 3" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 154 'add' 'tmp_2_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl15_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 155 'bitconcatenate' 'p_shl15_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl16_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 156 'bitconcatenate' 'p_shl16_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl16_cast_mid1 = zext i6 %p_shl16_mid1 to i10" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 157 'zext' 'p_shl16_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.73ns)   --->   "%tmp10_2_0_mid1 = sub i10 %p_shl15_mid1, %p_shl16_cast_mid1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 158 'sub' 'tmp10_2_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.68ns) (out node of the LUT)   --->   "%tmp10_2_0_mid2 = select i1 %and_ln24, i10 %tmp10_2_0_mid1, i10 %select_ln24_26" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 159 'select' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %and_ln24, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 160 'select' 'select_ln32' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 162 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'load' 'input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i11 %add_ln40_5 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 163 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %sext_ln40_5 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 164 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 166 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'load' 'input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i11 %add_ln40_6 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %sext_ln40_7 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 168 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 169 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 170 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'load' 'input_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 171 [1/1] (1.73ns)   --->   "%add_ln32_3 = add i10 %indvar_flatten, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 171 'add' 'add_ln32_3' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.68ns)   --->   "%select_ln32_15 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 172 'select' 'select_ln32_15' <Predicate = (!icmp_ln24)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln24_24 = sext i15 %SeparableConv2D_0_w_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 173 'sext' 'sext_ln24_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln24_25 = sext i15 %SeparableConv2D_0_w_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 174 'sext' 'sext_ln24_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 175 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 175 'load' 'SeparableConv2D_0_w_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_7 : Operation 176 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 176 'load' 'SeparableConv2D_0_w_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln27_3_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 177 'bitconcatenate' 'or_ln27_3_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln27_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 178 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (1.02ns)   --->   "%select_ln24_22 = select i1 %icmp_ln32, i4 %or_ln27_3_mid1, i4 %or_ln27_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 179 'select' 'select_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln24_21 = zext i4 %select_ln24_22 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 180 'zext' 'zext_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_17 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_21" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 181 'getelementptr' 'SeparableConv2D_0_w_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 182 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 182 'load' 'SeparableConv2D_0_w_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %out_w_0_mid2 to i10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'zext' 'zext_ln40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40 = mul i30 %sext_ln40_2, %sext_ln24_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'mul' 'mul_ln40' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i5 %out_w to i10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 187 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_1 = mul i30 %sext_ln40_4, %sext_ln24_25" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 188 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i5 %add_ln40_4 to i10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 190 'load' 'input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 191 'load' 'input_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i11 %add_ln40_7 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %sext_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 195 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'load' 'input_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i11 %add_ln40_8 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i32 %sext_ln40_11 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 197 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 199 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'load' 'input_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 200 [1/1] (1.73ns)   --->   "%add_ln40_9 = add i10 %zext_ln40, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'add' 'add_ln40_9' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (1.73ns)   --->   "%add_ln40_10 = add i10 %tmp10_2_0_mid2, %zext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'add' 'add_ln40_10' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln40_11 = add i10 %tmp10_2_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'add' 'add_ln40_11' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i15 %SeparableConv2D_0_w_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 203 'sext' 'sext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln24_17 = sext i15 %SeparableConv2D_0_w_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 204 'sext' 'sext_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 205 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 205 'load' 'SeparableConv2D_0_w_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'partselect' 'trunc_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 207 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_2 = mul i30 %sext_ln40_6, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_3 = mul i30 %sext_ln40_8, %sext_ln24_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 212 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 212 'load' 'input_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 213 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'load' 'input_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i10 %add_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 214 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 215 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 216 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 216 'load' 'input_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i10 %add_ln40_10 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 217 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 218 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 219 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'load' 'input_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 220 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 %trunc_ln, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'add' 'add_ln48_1' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln24_18 = sext i15 %SeparableConv2D_0_w_10 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 221 'sext' 'sext_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln24_19 = sext i15 %SeparableConv2D_0_w_12 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 222 'sext' 'sext_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 223 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 224 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 225 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_4 = mul i30 %sext_ln40_10, %sext_ln24_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 226 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 227 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_5 = mul i30 %sext_ln40_12, %sext_ln24_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 228 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 229 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 229 'load' 'input_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 230 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 230 'load' 'input_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i10 %add_ln40_11 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 231 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 232 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 233 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 233 'load' 'input_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_2 = add i16 %trunc_ln48_3, %trunc_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 234 'add' 'add_ln48_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 235 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_3 = add i16 %add_ln48_1, %add_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 235 'add' 'add_ln48_3' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln24_21 = sext i15 %SeparableConv2D_0_w_14 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 236 'sext' 'sext_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln24_22 = sext i15 %SeparableConv2D_0_w_16 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 237 'sext' 'sext_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 238 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 239 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 240 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_6 = mul i30 %sext_ln40_13, %sext_ln24_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 241 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 242 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_7 = mul i30 %sext_ln40_14, %sext_ln24_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 243 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 244 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 244 'load' 'input_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 245 [1/1] (2.07ns)   --->   "%add_ln48_4 = add i16 %trunc_ln48_5, %trunc_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 245 'add' 'add_ln48_4' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln24_23 = sext i15 %SeparableConv2D_0_w_18 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 246 'sext' 'sext_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 247 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 248 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 249 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_8 = mul i30 %sext_ln40_15, %sext_ln24_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 250 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.90>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 251 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_5 = add i16 %trunc_ln48_8, %trunc_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 252 'add' 'add_ln48_5' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 253 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_6 = add i16 %trunc_ln48_6, %add_ln48_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 253 'add' 'add_ln48_6' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_7 = add i16 %add_ln48_4, %add_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 254 'add' 'add_ln48_7' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 255 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_8 = add i16 %add_ln48_3, %add_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 255 'add' 'add_ln48_8' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 256 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 257 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 258 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str430)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 259 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 260 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i11 %add_ln48 to i32" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 261 'sext' 'sext_ln48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %sext_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 262 'zext' 'zext_ln48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 263 'getelementptr' 'output_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (3.25ns)   --->   "store i16 %add_ln48_8, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 264 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str430, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 265 'specregionend' 'empty_64' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 266 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 267 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln23                (br               ) [ 0111111111111110]
indvar_flatten80       (phi              ) [ 0010000000000000]
out_d_0                (phi              ) [ 0011111100000000]
indvar_flatten         (phi              ) [ 0011111000000000]
out_h_0                (phi              ) [ 0011000000000000]
out_w_0                (phi              ) [ 0011000000000000]
specpipeline_ln24      (specpipeline     ) [ 0000000000000000]
zext_ln27_1            (zext             ) [ 0001000000000000]
out_d                  (xor              ) [ 0011111100000000]
zext_ln27_2            (zext             ) [ 0001000000000000]
select_ln27            (select           ) [ 0001110000000000]
zext_ln48_1            (zext             ) [ 0000000000000000]
p_shl                  (bitconcatenate   ) [ 0000000000000000]
p_shl19_cast           (zext             ) [ 0000000000000000]
p_shl1                 (bitconcatenate   ) [ 0000000000000000]
p_shl20_cast           (zext             ) [ 0000000000000000]
tmp10_0_0              (sub              ) [ 0001100000000000]
tmp_1_0                (add              ) [ 0000000000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000000000]
p_shl17_cast           (zext             ) [ 0000000000000000]
p_shl3                 (bitconcatenate   ) [ 0000000000000000]
p_shl18_cast           (zext             ) [ 0000000000000000]
tmp10_1_0              (sub              ) [ 0001100000000000]
tmp_2_0                (add              ) [ 0000000000000000]
p_shl4                 (bitconcatenate   ) [ 0000000000000000]
p_shl5                 (bitconcatenate   ) [ 0000000000000000]
p_shl16_cast           (zext             ) [ 0000000000000000]
tmp10_2_0              (sub              ) [ 0001111000000000]
tmp11                  (add              ) [ 0000000000000000]
p_shl6                 (bitconcatenate   ) [ 0000000000000000]
p_shl13_cast           (zext             ) [ 0000000000000000]
p_shl7                 (bitconcatenate   ) [ 0000000000000000]
p_shl14_cast           (zext             ) [ 0000000000000000]
tmp12                  (sub              ) [ 0001110000000000]
icmp_ln24              (icmp             ) [ 0011111111111110]
add_ln24               (add              ) [ 0111111111111110]
br_ln24                (br               ) [ 0000000000000000]
icmp_ln32              (icmp             ) [ 0011111100000000]
select_ln24            (select           ) [ 0000111000000000]
select_ln24_15         (select           ) [ 0000000000000000]
SeparableConv2D_0_w_1  (getelementptr    ) [ 0000100000000000]
select_ln24_16         (select           ) [ 0000000000000000]
SeparableConv2D_0_w_3  (getelementptr    ) [ 0000100000000000]
xor_ln24_1             (xor              ) [ 0000000000000000]
xor_ln24_2             (xor              ) [ 0000111000000000]
xor_ln24               (xor              ) [ 0000000000000000]
icmp_ln33              (icmp             ) [ 0000000000000000]
and_ln24               (and              ) [ 0000111000000000]
out_h                  (add              ) [ 0000111000000000]
empty_63               (or               ) [ 0000000000000000]
out_w_0_mid2           (select           ) [ 0010111100000000]
SeparableConv2D_0_w_2  (load             ) [ 0010011100000000]
SeparableConv2D_0_w_4  (load             ) [ 0010011100000000]
or_ln27_mid1           (bitconcatenate   ) [ 0000000000000000]
or_ln                  (bitconcatenate   ) [ 0000000000000000]
select_ln24_17         (select           ) [ 0000011000000000]
zext_ln24              (zext             ) [ 0000000000000000]
SeparableConv2D_0_w_5  (getelementptr    ) [ 0000010000000000]
select_ln24_18         (select           ) [ 0000000000000000]
SeparableConv2D_0_w_7  (getelementptr    ) [ 0000010000000000]
select_ln24_23         (select           ) [ 0111111111111110]
zext_ln24_23           (zext             ) [ 0000000000000000]
select_ln24_24         (select           ) [ 0000000000000000]
select_ln24_25         (select           ) [ 0000000000000000]
p_shl19_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl19_cast_mid1      (zext             ) [ 0000000000000000]
p_shl20_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl20_cast_mid1      (zext             ) [ 0000000000000000]
tmp10_0_0_mid1         (sub              ) [ 0000000000000000]
tmp10_0_0_mid2         (select           ) [ 0000010000000000]
tmp_1_0_mid1           (add              ) [ 0000000000000000]
p_shl17_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl17_cast_mid1      (zext             ) [ 0000000000000000]
p_shl18_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl18_cast_mid1      (zext             ) [ 0000000000000000]
tmp10_1_0_mid1         (sub              ) [ 0000000000000000]
tmp10_1_0_mid2         (select           ) [ 0000010000000000]
tmp11_mid1             (add              ) [ 0000010000000000]
zext_ln40_1            (zext             ) [ 0000010000000000]
add_ln40               (add              ) [ 0000010000000000]
out_w                  (add              ) [ 0111111111111110]
zext_ln40_12           (zext             ) [ 0000010000000000]
add_ln40_3             (add              ) [ 0000010000000000]
SeparableConv2D_0_w_6  (load             ) [ 0011001110000000]
SeparableConv2D_0_w_8  (load             ) [ 0011001110000000]
or_ln27_1_mid1         (bitconcatenate   ) [ 0000000000000000]
or_ln27_s              (bitconcatenate   ) [ 0000000000000000]
select_ln24_19         (select           ) [ 0000000000000000]
zext_ln24_19           (zext             ) [ 0000000000000000]
SeparableConv2D_0_w_9  (getelementptr    ) [ 0000001000000000]
select_ln27_1          (select           ) [ 0000000000000000]
select_ln24_20         (select           ) [ 0000000000000000]
zext_ln24_22           (zext             ) [ 0000000000000000]
SeparableConv2D_0_w_11 (getelementptr    ) [ 0000001000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000]
p_shl13_cast_mid170_c  (zext             ) [ 0000000000000000]
tmp_3                  (bitconcatenate   ) [ 0000000000000000]
p_shl14_cast_mid174_c  (zext             ) [ 0000000000000000]
tmp12_mid176           (sub              ) [ 0000000000000000]
tmp12_mid176_cast      (sext             ) [ 0000000000000000]
select_ln24_27         (select           ) [ 0000000000000000]
p_shl13_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl13_cast_mid1      (zext             ) [ 0000000000000000]
p_shl14_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl14_cast_mid1      (zext             ) [ 0000000000000000]
tmp12_mid1             (sub              ) [ 0000000000000000]
tmp12_mid2             (select           ) [ 0000000000000000]
sext_ln40_1            (sext             ) [ 0000000000000000]
zext_ln40_2            (zext             ) [ 0000000000000000]
input_addr             (getelementptr    ) [ 0000001000000000]
sext_ln40_3            (sext             ) [ 0000000000000000]
zext_ln40_3            (zext             ) [ 0000000000000000]
input_addr_7           (getelementptr    ) [ 0000001000000000]
add_ln40_4             (add              ) [ 0010001100000000]
zext_ln40_14           (zext             ) [ 0000000000000000]
add_ln40_5             (add              ) [ 0000001000000000]
add_ln40_6             (add              ) [ 0000001000000000]
add_ln40_7             (add              ) [ 0010001100000000]
add_ln40_8             (add              ) [ 0010001100000000]
add_ln48               (add              ) [ 0011111111111110]
SeparableConv2D_0_w_10 (load             ) [ 0011100111000000]
SeparableConv2D_0_w_12 (load             ) [ 0011100111000000]
sext_ln24_20           (sext             ) [ 0000000000000000]
zext_ln24_20           (zext             ) [ 0000000000000000]
SeparableConv2D_0_w_13 (getelementptr    ) [ 0010000100000000]
select_ln24_21         (select           ) [ 0000000000000000]
SeparableConv2D_0_w_15 (getelementptr    ) [ 0010000100000000]
select_ln24_26         (select           ) [ 0000000000000000]
tmp_2_0_mid1           (add              ) [ 0000000000000000]
p_shl15_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl16_mid1           (bitconcatenate   ) [ 0000000000000000]
p_shl16_cast_mid1      (zext             ) [ 0000000000000000]
tmp10_2_0_mid1         (sub              ) [ 0000000000000000]
tmp10_2_0_mid2         (select           ) [ 0010000100000000]
select_ln32            (select           ) [ 0111111111111110]
input_load             (load             ) [ 0010000100000000]
input_load_7           (load             ) [ 0010000100000000]
sext_ln40_5            (sext             ) [ 0000000000000000]
zext_ln40_4            (zext             ) [ 0000000000000000]
input_addr_8           (getelementptr    ) [ 0010000100000000]
sext_ln40_7            (sext             ) [ 0000000000000000]
zext_ln40_5            (zext             ) [ 0000000000000000]
input_addr_9           (getelementptr    ) [ 0010000100000000]
add_ln32_3             (add              ) [ 0000000000000000]
select_ln32_15         (select           ) [ 0111111111111110]
sext_ln24_24           (sext             ) [ 0000000000000000]
sext_ln24_25           (sext             ) [ 0000000000000000]
SeparableConv2D_0_w_14 (load             ) [ 0001110011100000]
SeparableConv2D_0_w_16 (load             ) [ 0001110011100000]
or_ln27_3_mid1         (bitconcatenate   ) [ 0000000000000000]
or_ln27_1              (bitconcatenate   ) [ 0000000000000000]
select_ln24_22         (select           ) [ 0000000000000000]
zext_ln24_21           (zext             ) [ 0000000000000000]
SeparableConv2D_0_w_17 (getelementptr    ) [ 0001000010000000]
zext_ln40              (zext             ) [ 0000000000000000]
sext_ln40_2            (sext             ) [ 0000000000000000]
mul_ln40               (mul              ) [ 0001000010000000]
zext_ln40_11           (zext             ) [ 0000000000000000]
sext_ln40_4            (sext             ) [ 0000000000000000]
mul_ln40_1             (mul              ) [ 0001000010000000]
zext_ln40_13           (zext             ) [ 0000000000000000]
input_load_8           (load             ) [ 0001000010000000]
input_load_9           (load             ) [ 0001000010000000]
sext_ln40_9            (sext             ) [ 0000000000000000]
zext_ln40_6            (zext             ) [ 0000000000000000]
input_addr_10          (getelementptr    ) [ 0001000010000000]
sext_ln40_11           (sext             ) [ 0000000000000000]
zext_ln40_7            (zext             ) [ 0000000000000000]
input_addr_11          (getelementptr    ) [ 0001000010000000]
add_ln40_9             (add              ) [ 0001000010000000]
add_ln40_10            (add              ) [ 0001000010000000]
add_ln40_11            (add              ) [ 0001100011000000]
sext_ln24              (sext             ) [ 0000000000000000]
sext_ln24_17           (sext             ) [ 0000000000000000]
SeparableConv2D_0_w_18 (load             ) [ 0000111001110000]
trunc_ln               (partselect       ) [ 0000000000000000]
trunc_ln48_1           (partselect       ) [ 0000000000000000]
sext_ln40_6            (sext             ) [ 0000000000000000]
mul_ln40_2             (mul              ) [ 0000100001000000]
sext_ln40_8            (sext             ) [ 0000000000000000]
mul_ln40_3             (mul              ) [ 0000100001000000]
input_load_10          (load             ) [ 0000100001000000]
input_load_11          (load             ) [ 0000100001000000]
zext_ln40_8            (zext             ) [ 0000000000000000]
input_addr_12          (getelementptr    ) [ 0000100001000000]
zext_ln40_9            (zext             ) [ 0000000000000000]
input_addr_13          (getelementptr    ) [ 0000100001000000]
add_ln48_1             (add              ) [ 0000100001000000]
sext_ln24_18           (sext             ) [ 0000000000000000]
sext_ln24_19           (sext             ) [ 0000000000000000]
trunc_ln48_2           (partselect       ) [ 0000000000000000]
trunc_ln48_3           (partselect       ) [ 0000000000000000]
sext_ln40_10           (sext             ) [ 0000000000000000]
mul_ln40_4             (mul              ) [ 0000010000100000]
sext_ln40_12           (sext             ) [ 0000000000000000]
mul_ln40_5             (mul              ) [ 0000010000100000]
input_load_12          (load             ) [ 0000010000100000]
input_load_13          (load             ) [ 0000010000100000]
zext_ln40_10           (zext             ) [ 0000000000000000]
input_addr_14          (getelementptr    ) [ 0000010000100000]
add_ln48_2             (add              ) [ 0000000000000000]
add_ln48_3             (add              ) [ 0011011000111100]
sext_ln24_21           (sext             ) [ 0000000000000000]
sext_ln24_22           (sext             ) [ 0000000000000000]
trunc_ln48_4           (partselect       ) [ 0000000000000000]
trunc_ln48_5           (partselect       ) [ 0000000000000000]
sext_ln40_13           (sext             ) [ 0000000000000000]
mul_ln40_6             (mul              ) [ 0000001000010000]
sext_ln40_14           (sext             ) [ 0000000000000000]
mul_ln40_7             (mul              ) [ 0000001000010000]
input_load_14          (load             ) [ 0000001000010000]
add_ln48_4             (add              ) [ 0011001000011100]
sext_ln24_23           (sext             ) [ 0000000000000000]
trunc_ln48_6           (partselect       ) [ 0010000000001000]
trunc_ln48_7           (partselect       ) [ 0010000000001000]
sext_ln40_15           (sext             ) [ 0000000000000000]
mul_ln40_8             (mul              ) [ 0010000000001000]
trunc_ln48_8           (partselect       ) [ 0000000000000000]
add_ln48_5             (add              ) [ 0000000000000000]
add_ln48_6             (add              ) [ 0001000000000100]
add_ln48_7             (add              ) [ 0000000000000000]
add_ln48_8             (add              ) [ 0000100000000010]
specpipeline_ln24      (specpipeline     ) [ 0000000000000000]
empty                  (speclooptripcount) [ 0000000000000000]
specpipeline_ln24      (specpipeline     ) [ 0000000000000000]
tmp_s                  (specregionbegin  ) [ 0000000000000000]
specpipeline_ln34      (specpipeline     ) [ 0000000000000000]
sext_ln48              (sext             ) [ 0000000000000000]
zext_ln48              (zext             ) [ 0000000000000000]
output_addr            (getelementptr    ) [ 0000000000000000]
store_ln48             (store            ) [ 0000000000000000]
empty_64               (specregionend    ) [ 0000000000000000]
br_ln33                (br               ) [ 0111111111111110]
ret_ln0                (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str430"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="SeparableConv2D_0_w_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_1/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="15" slack="3"/>
<pin id="113" dir="1" index="7" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_w_2/3 SeparableConv2D_0_w_4/3 SeparableConv2D_0_w_6/4 SeparableConv2D_0_w_8/4 SeparableConv2D_0_w_10/5 SeparableConv2D_0_w_12/5 SeparableConv2D_0_w_14/6 SeparableConv2D_0_w_16/6 SeparableConv2D_0_w_18/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="SeparableConv2D_0_w_3_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="15" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_3/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="SeparableConv2D_0_w_5_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="2" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_5/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="SeparableConv2D_0_w_7_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="15" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_7/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="SeparableConv2D_0_w_9_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_9/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="SeparableConv2D_0_w_11_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_11/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
<pin id="162" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 input_load_7/5 input_load_8/6 input_load_9/6 input_load_10/7 input_load_11/7 input_load_12/8 input_load_13/8 input_load_14/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_addr_7_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="SeparableConv2D_0_w_13_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_13/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="SeparableConv2D_0_w_15_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_15/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_8_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_addr_9_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="SeparableConv2D_0_w_17_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_17/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_addr_10_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_addr_11_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_addr_12_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="input_addr_13_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_addr_14_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="output_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/14 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln48_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/14 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten80_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten80 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten80_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten80/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_d_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_d_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="10" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_h_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_h_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="out_w_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="out_w_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="5" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln27_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="out_d_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln27_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln27_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln48_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_shl_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl19_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_shl20_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp10_0_0_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_0_0/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_0_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_0/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_shl2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_shl17_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_shl3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl18_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp10_1_0_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_1_0/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_2_0_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_0/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_shl5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="5" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl16_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp10_2_0_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_2_0/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp11_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_shl6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_shl13_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_shl7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl14_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp12_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="7" slack="0"/>
<pin id="491" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln24_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln24_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln32_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln24_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="1"/>
<pin id="516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln24_15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="64" slack="1"/>
<pin id="522" dir="0" index="2" bw="64" slack="1"/>
<pin id="523" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_15/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln24_16_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="64" slack="1"/>
<pin id="528" dir="0" index="2" bw="64" slack="1"/>
<pin id="529" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_16/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln24_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln24_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_2/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln24_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln33_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="1"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln24_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="out_h_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="empty_63_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="1"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="out_w_0_mid2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="1"/>
<pin id="574" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln27_mid1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="2"/>
<pin id="582" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_mid1/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="2"/>
<pin id="589" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln24_17_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="2"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="0" index="2" bw="2" slack="0"/>
<pin id="597" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_17/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln24_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln24_18_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="0" index="2" bw="64" slack="0"/>
<pin id="609" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_18/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln24_23_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="2"/>
<pin id="615" dir="0" index="1" bw="1" slack="2"/>
<pin id="616" dir="0" index="2" bw="1" slack="2"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_23/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln24_23_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_23/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln24_24_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="2"/>
<pin id="625" dir="0" index="1" bw="11" slack="0"/>
<pin id="626" dir="0" index="2" bw="11" slack="2"/>
<pin id="627" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_24/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln24_25_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="0" index="1" bw="11" slack="0"/>
<pin id="632" dir="0" index="2" bw="11" slack="2"/>
<pin id="633" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_25/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_shl19_mid1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="1"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19_mid1/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_shl19_cast_mid1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast_mid1/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_shl20_mid1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="1"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl20_mid1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_shl20_cast_mid1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast_mid1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp10_0_0_mid1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="0"/>
<pin id="660" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_0_0_mid1/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp10_0_0_mid2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="11" slack="0"/>
<pin id="666" dir="0" index="2" bw="11" slack="0"/>
<pin id="667" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_1_0_mid1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="1"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_0_mid1/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_shl17_mid1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="0" index="1" bw="5" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_mid1/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_shl17_cast_mid1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast_mid1/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_shl18_mid1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="0" index="1" bw="5" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_mid1/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_shl18_cast_mid1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast_mid1/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp10_1_0_mid1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="6" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_1_0_mid1/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp10_1_0_mid2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="11" slack="0"/>
<pin id="708" dir="0" index="2" bw="11" slack="0"/>
<pin id="709" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_1_0_mid2/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp11_mid1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln40_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="1"/>
<pin id="719" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln40_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="out_w_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln40_12_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_12/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln40_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="or_ln27_1_mid1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="3"/>
<pin id="745" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1_mid1/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="or_ln27_s_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="0" index="1" bw="2" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="3"/>
<pin id="752" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_s/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln24_19_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="3"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="0" index="2" bw="3" slack="0"/>
<pin id="760" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_19/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln24_19_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_19/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln27_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="3"/>
<pin id="770" dir="0" index="1" bw="3" slack="0"/>
<pin id="771" dir="0" index="2" bw="3" slack="0"/>
<pin id="772" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln24_20_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="3"/>
<pin id="778" dir="0" index="1" bw="3" slack="0"/>
<pin id="779" dir="0" index="2" bw="3" slack="3"/>
<pin id="780" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_20/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln24_22_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_22/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="3"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_shl13_cast_mid170_c_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast_mid170_c/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="3"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_shl14_cast_mid174_c_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="0"/>
<pin id="807" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast_mid174_c/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp12_mid176_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="0"/>
<pin id="811" dir="0" index="1" bw="3" slack="0"/>
<pin id="812" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12_mid176/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp12_mid176_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="0"/>
<pin id="817" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_mid176_cast/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="select_ln24_27_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="3"/>
<pin id="821" dir="0" index="1" bw="11" slack="0"/>
<pin id="822" dir="0" index="2" bw="11" slack="3"/>
<pin id="823" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_27/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="p_shl13_mid1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="0"/>
<pin id="827" dir="0" index="1" bw="5" slack="1"/>
<pin id="828" dir="0" index="2" bw="1" slack="0"/>
<pin id="829" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13_mid1/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_shl13_cast_mid1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast_mid1/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_shl14_mid1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="0"/>
<pin id="838" dir="0" index="1" bw="5" slack="1"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14_mid1/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_shl14_cast_mid1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="7" slack="0"/>
<pin id="845" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast_mid1/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp12_mid1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="0" index="1" bw="7" slack="0"/>
<pin id="850" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12_mid1/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp12_mid2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="2"/>
<pin id="855" dir="0" index="1" bw="11" slack="0"/>
<pin id="856" dir="0" index="2" bw="11" slack="0"/>
<pin id="857" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln40_1_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln40_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln40_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_3/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln40_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln40_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="2"/>
<pin id="878" dir="0" index="1" bw="3" slack="0"/>
<pin id="879" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln40_14_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="0"/>
<pin id="883" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_14/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln40_5_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="1"/>
<pin id="887" dir="0" index="1" bw="5" slack="0"/>
<pin id="888" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln40_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="1"/>
<pin id="892" dir="0" index="1" bw="11" slack="1"/>
<pin id="893" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln40_7_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="1"/>
<pin id="896" dir="0" index="1" bw="5" slack="1"/>
<pin id="897" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln40_8_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="1"/>
<pin id="900" dir="0" index="1" bw="5" slack="0"/>
<pin id="901" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln48_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="5" slack="1"/>
<pin id="905" dir="0" index="1" bw="11" slack="0"/>
<pin id="906" dir="1" index="2" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln24_20_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="2"/>
<pin id="910" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_20/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln24_20_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_20/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="select_ln24_21_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="3"/>
<pin id="918" dir="0" index="1" bw="64" slack="0"/>
<pin id="919" dir="0" index="2" bw="64" slack="0"/>
<pin id="920" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_21/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln24_26_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="4"/>
<pin id="926" dir="0" index="1" bw="10" slack="0"/>
<pin id="927" dir="0" index="2" bw="10" slack="4"/>
<pin id="928" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_26/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_2_0_mid1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="3"/>
<pin id="932" dir="0" index="1" bw="3" slack="0"/>
<pin id="933" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_0_mid1/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_shl15_mid1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="0" index="1" bw="5" slack="0"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15_mid1/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="p_shl16_mid1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="0"/>
<pin id="945" dir="0" index="1" bw="5" slack="0"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16_mid1/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_shl16_cast_mid1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="0"/>
<pin id="953" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast_mid1/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp10_2_0_mid1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="0"/>
<pin id="957" dir="0" index="1" bw="6" slack="0"/>
<pin id="958" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_2_0_mid1/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp10_2_0_mid2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="3"/>
<pin id="963" dir="0" index="1" bw="10" slack="0"/>
<pin id="964" dir="0" index="2" bw="10" slack="0"/>
<pin id="965" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_2_0_mid2/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln32_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="3"/>
<pin id="970" dir="0" index="1" bw="5" slack="3"/>
<pin id="971" dir="0" index="2" bw="5" slack="3"/>
<pin id="972" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln40_5_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="11" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln40_4_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln40_7_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_7/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln40_5_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="0"/>
<pin id="986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln32_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="4"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="select_ln32_15_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="4"/>
<pin id="997" dir="0" index="1" bw="10" slack="0"/>
<pin id="998" dir="0" index="2" bw="10" slack="0"/>
<pin id="999" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_15/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln24_24_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="15" slack="3"/>
<pin id="1004" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_24/7 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln24_25_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="15" slack="3"/>
<pin id="1007" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_25/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="or_ln27_3_mid1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="0"/>
<pin id="1010" dir="0" index="1" bw="3" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="5"/>
<pin id="1012" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_3_mid1/7 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="or_ln27_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="4" slack="0"/>
<pin id="1017" dir="0" index="1" bw="3" slack="0"/>
<pin id="1018" dir="0" index="2" bw="1" slack="5"/>
<pin id="1019" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1/7 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln24_22_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="5"/>
<pin id="1025" dir="0" index="1" bw="4" slack="0"/>
<pin id="1026" dir="0" index="2" bw="4" slack="0"/>
<pin id="1027" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_22/7 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln24_21_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="0"/>
<pin id="1032" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_21/7 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln40_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="5" slack="4"/>
<pin id="1037" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln40_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/7 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln40_11_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="5" slack="3"/>
<pin id="1044" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_11/7 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln40_4_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="1"/>
<pin id="1047" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_4/7 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln40_13_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="2"/>
<pin id="1051" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_13/7 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sext_ln40_9_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="11" slack="2"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_9/7 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln40_6_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="0"/>
<pin id="1057" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/7 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sext_ln40_11_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="11" slack="2"/>
<pin id="1062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_11/7 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln40_7_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/7 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln40_9_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="0"/>
<pin id="1070" dir="0" index="1" bw="10" slack="1"/>
<pin id="1071" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_9/7 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="add_ln40_10_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="10" slack="1"/>
<pin id="1075" dir="0" index="1" bw="5" slack="0"/>
<pin id="1076" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_10/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln40_11_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="1"/>
<pin id="1080" dir="0" index="1" bw="5" slack="0"/>
<pin id="1081" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_11/7 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln24_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="15" slack="3"/>
<pin id="1085" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/8 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln24_17_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="15" slack="3"/>
<pin id="1088" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_17/8 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="trunc_ln_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="16" slack="0"/>
<pin id="1091" dir="0" index="1" bw="30" slack="1"/>
<pin id="1092" dir="0" index="2" bw="5" slack="0"/>
<pin id="1093" dir="0" index="3" bw="6" slack="0"/>
<pin id="1094" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln48_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="0" index="1" bw="30" slack="1"/>
<pin id="1101" dir="0" index="2" bw="5" slack="0"/>
<pin id="1102" dir="0" index="3" bw="6" slack="0"/>
<pin id="1103" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln40_6_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="1"/>
<pin id="1109" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/8 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln40_8_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="1"/>
<pin id="1113" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_8/8 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln40_8_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="1"/>
<pin id="1117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_8/8 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln40_9_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="10" slack="1"/>
<pin id="1121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_9/8 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="add_ln48_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="0" index="1" bw="16" slack="0"/>
<pin id="1126" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/8 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="sext_ln24_18_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="15" slack="3"/>
<pin id="1131" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_18/9 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="sext_ln24_19_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="15" slack="3"/>
<pin id="1134" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_19/9 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="trunc_ln48_2_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="0"/>
<pin id="1137" dir="0" index="1" bw="30" slack="1"/>
<pin id="1138" dir="0" index="2" bw="5" slack="0"/>
<pin id="1139" dir="0" index="3" bw="6" slack="0"/>
<pin id="1140" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/9 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="trunc_ln48_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="0"/>
<pin id="1146" dir="0" index="1" bw="30" slack="1"/>
<pin id="1147" dir="0" index="2" bw="5" slack="0"/>
<pin id="1148" dir="0" index="3" bw="6" slack="0"/>
<pin id="1149" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/9 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln40_10_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="1"/>
<pin id="1155" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_10/9 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln40_12_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="1"/>
<pin id="1159" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_12/9 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="zext_ln40_10_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="10" slack="2"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_10/9 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="add_ln48_2_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="0" index="1" bw="16" slack="0"/>
<pin id="1168" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/9 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln48_3_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="0" index="1" bw="16" slack="0"/>
<pin id="1174" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/9 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln24_21_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="15" slack="3"/>
<pin id="1178" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_21/10 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln24_22_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="15" slack="3"/>
<pin id="1181" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_22/10 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="trunc_ln48_4_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="0"/>
<pin id="1184" dir="0" index="1" bw="30" slack="1"/>
<pin id="1185" dir="0" index="2" bw="5" slack="0"/>
<pin id="1186" dir="0" index="3" bw="6" slack="0"/>
<pin id="1187" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/10 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="trunc_ln48_5_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="0"/>
<pin id="1193" dir="0" index="1" bw="30" slack="1"/>
<pin id="1194" dir="0" index="2" bw="5" slack="0"/>
<pin id="1195" dir="0" index="3" bw="6" slack="0"/>
<pin id="1196" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/10 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="sext_ln40_13_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="1"/>
<pin id="1202" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_13/10 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="sext_ln40_14_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_14/10 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="add_ln48_4_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="0" index="1" bw="16" slack="0"/>
<pin id="1211" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/10 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sext_ln24_23_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="15" slack="3"/>
<pin id="1216" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_23/11 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="trunc_ln48_6_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="0"/>
<pin id="1219" dir="0" index="1" bw="30" slack="1"/>
<pin id="1220" dir="0" index="2" bw="5" slack="0"/>
<pin id="1221" dir="0" index="3" bw="6" slack="0"/>
<pin id="1222" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_6/11 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="trunc_ln48_7_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="0"/>
<pin id="1228" dir="0" index="1" bw="30" slack="1"/>
<pin id="1229" dir="0" index="2" bw="5" slack="0"/>
<pin id="1230" dir="0" index="3" bw="6" slack="0"/>
<pin id="1231" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_7/11 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sext_ln40_15_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="16" slack="1"/>
<pin id="1237" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_15/11 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="trunc_ln48_8_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="0"/>
<pin id="1241" dir="0" index="1" bw="30" slack="1"/>
<pin id="1242" dir="0" index="2" bw="5" slack="0"/>
<pin id="1243" dir="0" index="3" bw="6" slack="0"/>
<pin id="1244" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_8/12 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="add_ln48_5_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="0"/>
<pin id="1250" dir="0" index="1" bw="16" slack="1"/>
<pin id="1251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_5/12 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln48_6_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="1"/>
<pin id="1255" dir="0" index="1" bw="16" slack="0"/>
<pin id="1256" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_6/12 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="add_ln48_7_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="3"/>
<pin id="1260" dir="0" index="1" bw="16" slack="1"/>
<pin id="1261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_7/13 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="add_ln48_8_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="4"/>
<pin id="1264" dir="0" index="1" bw="16" slack="0"/>
<pin id="1265" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_8/13 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="sext_ln48_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="11" slack="9"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/14 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="zext_ln48_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="11" slack="0"/>
<pin id="1272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/14 "/>
</bind>
</comp>

<comp id="1275" class="1007" name="mul_ln40_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="16" slack="0"/>
<pin id="1277" dir="0" index="1" bw="15" slack="0"/>
<pin id="1278" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/7 "/>
</bind>
</comp>

<comp id="1281" class="1007" name="mul_ln40_1_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="16" slack="0"/>
<pin id="1283" dir="0" index="1" bw="15" slack="0"/>
<pin id="1284" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/7 "/>
</bind>
</comp>

<comp id="1287" class="1007" name="mul_ln40_2_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="16" slack="0"/>
<pin id="1289" dir="0" index="1" bw="15" slack="0"/>
<pin id="1290" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/8 "/>
</bind>
</comp>

<comp id="1293" class="1007" name="mul_ln40_3_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="16" slack="0"/>
<pin id="1295" dir="0" index="1" bw="15" slack="0"/>
<pin id="1296" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/8 "/>
</bind>
</comp>

<comp id="1299" class="1007" name="mul_ln40_4_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="16" slack="0"/>
<pin id="1301" dir="0" index="1" bw="15" slack="0"/>
<pin id="1302" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/9 "/>
</bind>
</comp>

<comp id="1305" class="1007" name="mul_ln40_5_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="16" slack="0"/>
<pin id="1307" dir="0" index="1" bw="15" slack="0"/>
<pin id="1308" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_5/9 "/>
</bind>
</comp>

<comp id="1311" class="1007" name="mul_ln40_6_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="0"/>
<pin id="1313" dir="0" index="1" bw="15" slack="0"/>
<pin id="1314" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_6/10 "/>
</bind>
</comp>

<comp id="1317" class="1007" name="mul_ln40_7_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="16" slack="0"/>
<pin id="1319" dir="0" index="1" bw="15" slack="0"/>
<pin id="1320" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_7/10 "/>
</bind>
</comp>

<comp id="1323" class="1007" name="mul_ln40_8_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="0"/>
<pin id="1325" dir="0" index="1" bw="15" slack="0"/>
<pin id="1326" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_8/11 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="zext_ln27_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="64" slack="1"/>
<pin id="1331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="out_d_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="2"/>
<pin id="1337" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1345" class="1005" name="zext_ln27_2_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="1"/>
<pin id="1347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="select_ln27_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="3" slack="3"/>
<pin id="1353" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp10_0_0_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="11" slack="2"/>
<pin id="1358" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_0_0 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp10_1_0_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="2"/>
<pin id="1363" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_1_0 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp10_2_0_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="10" slack="4"/>
<pin id="1368" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp10_2_0 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="tmp12_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="11" slack="3"/>
<pin id="1373" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="icmp_ln24_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="add_ln24_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="10" slack="0"/>
<pin id="1382" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="icmp_ln32_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="select_ln24_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="5" slack="1"/>
<pin id="1407" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="SeparableConv2D_0_w_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="4" slack="1"/>
<pin id="1414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="SeparableConv2D_0_w_3_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="4" slack="1"/>
<pin id="1419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_3 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="xor_ln24_2_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="1"/>
<pin id="1424" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln24_2 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="and_ln24_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln24 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="out_h_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="5" slack="1"/>
<pin id="1439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1445" class="1005" name="out_w_0_mid2_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="5" slack="1"/>
<pin id="1447" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="SeparableConv2D_0_w_2_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="15" slack="3"/>
<pin id="1455" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_2 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="SeparableConv2D_0_w_4_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="15" slack="3"/>
<pin id="1460" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_4 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="select_ln24_17_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="2" slack="2"/>
<pin id="1465" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24_17 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="SeparableConv2D_0_w_5_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="4" slack="1"/>
<pin id="1470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_5 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="SeparableConv2D_0_w_7_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="4" slack="1"/>
<pin id="1475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_7 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="select_ln24_23_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_23 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="tmp10_0_0_mid2_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="11" slack="1"/>
<pin id="1485" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="tmp10_1_0_mid2_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="11" slack="1"/>
<pin id="1490" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="tmp11_mid1_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="5" slack="1"/>
<pin id="1497" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp11_mid1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="zext_ln40_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="11" slack="1"/>
<pin id="1503" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="add_ln40_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="11" slack="1"/>
<pin id="1509" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="out_w_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="5" slack="1"/>
<pin id="1514" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1518" class="1005" name="zext_ln40_12_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="11" slack="1"/>
<pin id="1520" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_12 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="add_ln40_3_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="1"/>
<pin id="1525" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_3 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="SeparableConv2D_0_w_6_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="15" slack="3"/>
<pin id="1530" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_6 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="SeparableConv2D_0_w_8_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="15" slack="3"/>
<pin id="1535" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_8 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="SeparableConv2D_0_w_9_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="4" slack="1"/>
<pin id="1540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_9 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="SeparableConv2D_0_w_11_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="4" slack="1"/>
<pin id="1545" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_11 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="input_addr_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="14" slack="1"/>
<pin id="1550" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1553" class="1005" name="input_addr_7_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="14" slack="1"/>
<pin id="1555" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="add_ln40_4_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="5" slack="2"/>
<pin id="1560" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_4 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="add_ln40_5_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="11" slack="1"/>
<pin id="1565" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_5 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="add_ln40_6_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="11" slack="1"/>
<pin id="1570" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_6 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="add_ln40_7_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="11" slack="2"/>
<pin id="1575" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_7 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="add_ln40_8_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="11" slack="2"/>
<pin id="1580" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_8 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="add_ln48_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="11" slack="9"/>
<pin id="1585" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="SeparableConv2D_0_w_10_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="15" slack="3"/>
<pin id="1590" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_10 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="SeparableConv2D_0_w_12_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="15" slack="3"/>
<pin id="1595" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_12 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="SeparableConv2D_0_w_13_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="4" slack="1"/>
<pin id="1600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_13 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="SeparableConv2D_0_w_15_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="4" slack="1"/>
<pin id="1605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_15 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="tmp10_2_0_mid2_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="10" slack="1"/>
<pin id="1610" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="select_ln32_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="5" slack="1"/>
<pin id="1617" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="input_addr_8_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="14" slack="1"/>
<pin id="1622" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="input_addr_9_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="14" slack="1"/>
<pin id="1627" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="select_ln32_15_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="10" slack="1"/>
<pin id="1632" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_15 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="SeparableConv2D_0_w_14_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="15" slack="3"/>
<pin id="1637" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_14 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="SeparableConv2D_0_w_16_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="15" slack="3"/>
<pin id="1642" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_16 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="SeparableConv2D_0_w_17_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="4" slack="1"/>
<pin id="1647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_17 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="mul_ln40_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="30" slack="1"/>
<pin id="1652" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="mul_ln40_1_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="30" slack="1"/>
<pin id="1657" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_1 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="input_addr_10_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="14" slack="1"/>
<pin id="1662" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="input_addr_11_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="14" slack="1"/>
<pin id="1667" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="add_ln40_9_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="10" slack="1"/>
<pin id="1672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_9 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="add_ln40_10_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="10" slack="1"/>
<pin id="1677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_10 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="add_ln40_11_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="10" slack="2"/>
<pin id="1682" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_11 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="SeparableConv2D_0_w_18_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="15" slack="3"/>
<pin id="1687" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_18 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="mul_ln40_2_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="30" slack="1"/>
<pin id="1692" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_2 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="mul_ln40_3_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="30" slack="1"/>
<pin id="1697" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_3 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="input_addr_12_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="14" slack="1"/>
<pin id="1702" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="input_addr_13_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="14" slack="1"/>
<pin id="1707" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="add_ln48_1_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="1"/>
<pin id="1712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="mul_ln40_4_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="30" slack="1"/>
<pin id="1717" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_4 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="mul_ln40_5_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="30" slack="1"/>
<pin id="1722" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_5 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="input_addr_14_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="14" slack="1"/>
<pin id="1727" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="add_ln48_3_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="4"/>
<pin id="1732" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln48_3 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="mul_ln40_6_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="30" slack="1"/>
<pin id="1737" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_6 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="mul_ln40_7_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="30" slack="1"/>
<pin id="1742" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_7 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="add_ln48_4_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="16" slack="3"/>
<pin id="1747" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_4 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="trunc_ln48_6_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="16" slack="1"/>
<pin id="1752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_6 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="trunc_ln48_7_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="16" slack="1"/>
<pin id="1757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_7 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="mul_ln40_8_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="30" slack="1"/>
<pin id="1762" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_8 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="add_ln48_6_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="1"/>
<pin id="1767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_6 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="add_ln48_8_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="16" slack="1"/>
<pin id="1772" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="154" pin="7"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="154" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="154" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="154" pin="7"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="280" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="280" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="280" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="280" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="304" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="304" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="368" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="304" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="10" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="390" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="8" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="304" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="28" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="30" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="426" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="432" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="304" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="356" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="458" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="472" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="269" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="269" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="292" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="10" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="300" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="519" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="530"><net_src comp="525" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="276" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="22" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="312" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="512" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="32" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="553" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="10" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="312" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="48" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="22" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="48" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="22" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="276" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="578" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="585" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="610"><net_src comp="50" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="44" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="612"><net_src comp="605" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="618"><net_src comp="276" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="613" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="52" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="28" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="10" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="645"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="30" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="8" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="646" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="642" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="623" pin="3"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="34" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="28" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="10" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="30" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="670" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="8" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="683" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="711"><net_src comp="629" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="619" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="663" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="32" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="663" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="56" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="58" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="56" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="58" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="276" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="741" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="748" pin="3"/><net_sink comp="756" pin=2"/></net>

<net id="766"><net_src comp="756" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="773"><net_src comp="276" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="26" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="24" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="768" pin="3"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="776" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="792"><net_src comp="60" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="10" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="797"><net_src comp="787" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="62" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="38" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="808"><net_src comp="798" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="794" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="28" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="10" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="835"><net_src comp="825" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="36" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="38" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="846"><net_src comp="836" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="832" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="819" pin="3"/><net_sink comp="853" pin=2"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="880"><net_src comp="34" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="902"><net_src comp="881" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="853" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="921"><net_src comp="64" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="44" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="923"><net_src comp="916" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="929"><net_src comp="66" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="68" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="28" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="930" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="10" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="948"><net_src comp="30" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="930" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="8" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="943" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="935" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="951" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="955" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="967"><net_src comp="924" pin="3"/><net_sink comp="961" pin=2"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="987"><net_src comp="981" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="993"><net_src comp="288" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="42" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1000"><net_src comp="42" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1001"><net_src comp="989" pin="2"/><net_sink comp="995" pin=2"/></net>

<net id="1013"><net_src comp="70" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="72" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1020"><net_src comp="70" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="72" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="276" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1028"><net_src comp="1008" pin="3"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="1015" pin="3"/><net_sink comp="1023" pin=2"/></net>

<net id="1033"><net_src comp="1023" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1041"><net_src comp="324" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1048"><net_src comp="329" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1066"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1072"><net_src comp="1035" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="1042" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1082"><net_src comp="1049" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1095"><net_src comp="74" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="76" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1097"><net_src comp="78" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1104"><net_src comp="74" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="76" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="78" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1110"><net_src comp="324" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="329" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1115" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1122"><net_src comp="1119" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1127"><net_src comp="1089" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1098" pin="4"/><net_sink comp="1123" pin=1"/></net>

<net id="1141"><net_src comp="74" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="76" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1143"><net_src comp="78" pin="0"/><net_sink comp="1135" pin=3"/></net>

<net id="1150"><net_src comp="74" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="76" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1152"><net_src comp="78" pin="0"/><net_sink comp="1144" pin=3"/></net>

<net id="1156"><net_src comp="324" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="329" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="1161" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1169"><net_src comp="1144" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1135" pin="4"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1188"><net_src comp="74" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="76" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1190"><net_src comp="78" pin="0"/><net_sink comp="1182" pin=3"/></net>

<net id="1197"><net_src comp="74" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="76" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1199"><net_src comp="78" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1203"><net_src comp="324" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1207"><net_src comp="329" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1191" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1182" pin="4"/><net_sink comp="1208" pin=1"/></net>

<net id="1223"><net_src comp="74" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="76" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1225"><net_src comp="78" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1232"><net_src comp="74" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="76" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1234"><net_src comp="78" pin="0"/><net_sink comp="1226" pin=3"/></net>

<net id="1238"><net_src comp="324" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1245"><net_src comp="74" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="76" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1247"><net_src comp="78" pin="0"/><net_sink comp="1239" pin=3"/></net>

<net id="1252"><net_src comp="1239" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1257"><net_src comp="1248" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1266"><net_src comp="1258" pin="2"/><net_sink comp="1262" pin=1"/></net>

<net id="1273"><net_src comp="1267" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1279"><net_src comp="1038" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="1002" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="1045" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1005" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="1107" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="1083" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1297"><net_src comp="1111" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1086" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1303"><net_src comp="1153" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="1129" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1309"><net_src comp="1157" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="1132" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1315"><net_src comp="1200" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="1176" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1321"><net_src comp="1204" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1179" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="1235" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1214" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1332"><net_src comp="334" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1338"><net_src comp="338" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1341"><net_src comp="1335" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="1342"><net_src comp="1335" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1343"><net_src comp="1335" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1344"><net_src comp="1335" pin="1"/><net_sink comp="1008" pin=2"/></net>

<net id="1348"><net_src comp="344" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1354"><net_src comp="348" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1359"><net_src comp="384" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1364"><net_src comp="420" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1369"><net_src comp="452" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="1374"><net_src comp="488" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="1379"><net_src comp="494" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="500" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1388"><net_src comp="506" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1392"><net_src comp="1385" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1393"><net_src comp="1385" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1394"><net_src comp="1385" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1395"><net_src comp="1385" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1396"><net_src comp="1385" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1397"><net_src comp="1385" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1398"><net_src comp="1385" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1399"><net_src comp="1385" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1400"><net_src comp="1385" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1401"><net_src comp="1385" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1402"><net_src comp="1385" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1403"><net_src comp="1385" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1404"><net_src comp="1385" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1408"><net_src comp="512" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1410"><net_src comp="1405" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1411"><net_src comp="1405" pin="1"/><net_sink comp="968" pin=2"/></net>

<net id="1415"><net_src comp="90" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1420"><net_src comp="103" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1425"><net_src comp="536" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1431"><net_src comp="553" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1434"><net_src comp="1428" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1435"><net_src comp="1428" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1436"><net_src comp="1428" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1440"><net_src comp="559" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1443"><net_src comp="1437" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1444"><net_src comp="1437" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1448"><net_src comp="570" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1451"><net_src comp="1445" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1452"><net_src comp="1445" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1456"><net_src comp="97" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1461"><net_src comp="97" pin="7"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1466"><net_src comp="593" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1471"><net_src comp="115" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1476"><net_src comp="123" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1481"><net_src comp="613" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1486"><net_src comp="663" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1491"><net_src comp="705" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1494"><net_src comp="1488" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1498"><net_src comp="712" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1504"><net_src comp="717" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1510"><net_src comp="720" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1515"><net_src comp="726" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1521"><net_src comp="731" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1526"><net_src comp="735" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1531"><net_src comp="97" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1536"><net_src comp="97" pin="7"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1541"><net_src comp="131" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1546"><net_src comp="139" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1551"><net_src comp="147" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1556"><net_src comp="164" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1561"><net_src comp="876" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1566"><net_src comp="885" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1571"><net_src comp="890" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1576"><net_src comp="894" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1581"><net_src comp="898" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1586"><net_src comp="903" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1591"><net_src comp="97" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1596"><net_src comp="97" pin="7"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1601"><net_src comp="172" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1606"><net_src comp="180" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1611"><net_src comp="961" pin="3"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1614"><net_src comp="1608" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1618"><net_src comp="968" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1623"><net_src comp="188" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1628"><net_src comp="196" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1633"><net_src comp="995" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1638"><net_src comp="97" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1643"><net_src comp="97" pin="7"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1648"><net_src comp="204" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1653"><net_src comp="1275" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1658"><net_src comp="1281" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1663"><net_src comp="212" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1668"><net_src comp="220" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1673"><net_src comp="1068" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1678"><net_src comp="1073" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1683"><net_src comp="1078" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1688"><net_src comp="97" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1693"><net_src comp="1287" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1698"><net_src comp="1293" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1703"><net_src comp="228" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1708"><net_src comp="236" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1713"><net_src comp="1123" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1718"><net_src comp="1299" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1723"><net_src comp="1305" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1728"><net_src comp="244" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1733"><net_src comp="1171" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1738"><net_src comp="1311" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1743"><net_src comp="1317" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1748"><net_src comp="1208" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1753"><net_src comp="1217" pin="4"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1758"><net_src comp="1226" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1763"><net_src comp="1323" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1768"><net_src comp="1253" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1773"><net_src comp="1262" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="259" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
	Port: SeparableConv2D_0_w_s | {}
 - Input state : 
	Port: depthwise_conv2d_fix : input_r | {5 6 7 8 9 10 }
	Port: depthwise_conv2d_fix : SeparableConv2D_0_w_s | {3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		zext_ln27_1 : 1
		out_d : 1
		zext_ln27_2 : 1
		select_ln27 : 1
		zext_ln48_1 : 1
		p_shl : 1
		p_shl19_cast : 2
		p_shl1 : 1
		p_shl20_cast : 2
		tmp10_0_0 : 3
		tmp_1_0 : 1
		p_shl2 : 2
		p_shl17_cast : 3
		p_shl3 : 2
		p_shl18_cast : 3
		tmp10_1_0 : 4
		tmp_2_0 : 1
		p_shl4 : 2
		p_shl5 : 2
		p_shl16_cast : 3
		tmp10_2_0 : 4
		tmp11 : 2
		p_shl6 : 3
		p_shl13_cast : 4
		p_shl7 : 3
		p_shl14_cast : 4
		tmp12 : 5
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		icmp_ln32 : 1
	State 3
		SeparableConv2D_0_w_1 : 1
		SeparableConv2D_0_w_2 : 2
		SeparableConv2D_0_w_3 : 1
		SeparableConv2D_0_w_4 : 2
		and_ln24 : 1
		out_h : 1
		empty_63 : 1
		out_w_0_mid2 : 1
	State 4
		select_ln24_17 : 1
		zext_ln24 : 2
		SeparableConv2D_0_w_5 : 3
		SeparableConv2D_0_w_6 : 4
		SeparableConv2D_0_w_7 : 1
		SeparableConv2D_0_w_8 : 2
		zext_ln24_23 : 1
		p_shl19_cast_mid1 : 1
		p_shl20_cast_mid1 : 1
		tmp10_0_0_mid1 : 2
		tmp10_0_0_mid2 : 3
		p_shl17_mid1 : 1
		p_shl17_cast_mid1 : 2
		p_shl18_mid1 : 1
		p_shl18_cast_mid1 : 2
		tmp10_1_0_mid1 : 3
		tmp10_1_0_mid2 : 4
		tmp11_mid1 : 2
		add_ln40 : 4
		zext_ln40_12 : 1
		add_ln40_3 : 4
	State 5
		select_ln24_19 : 1
		zext_ln24_19 : 2
		SeparableConv2D_0_w_9 : 3
		SeparableConv2D_0_w_10 : 4
		select_ln24_20 : 1
		zext_ln24_22 : 2
		SeparableConv2D_0_w_11 : 3
		SeparableConv2D_0_w_12 : 4
		p_shl13_cast_mid170_c : 1
		p_shl14_cast_mid174_c : 1
		tmp12_mid176 : 2
		tmp12_mid176_cast : 3
		select_ln24_27 : 4
		p_shl13_cast_mid1 : 1
		p_shl14_cast_mid1 : 1
		tmp12_mid1 : 2
		tmp12_mid2 : 5
		zext_ln40_2 : 1
		input_addr : 2
		input_load : 3
		zext_ln40_3 : 1
		input_addr_7 : 2
		input_load_7 : 3
		zext_ln40_14 : 1
		add_ln40_5 : 2
		add_ln40_8 : 2
		add_ln48 : 6
	State 6
		zext_ln24_20 : 1
		SeparableConv2D_0_w_13 : 2
		SeparableConv2D_0_w_14 : 3
		SeparableConv2D_0_w_15 : 1
		SeparableConv2D_0_w_16 : 2
		p_shl15_mid1 : 1
		p_shl16_mid1 : 1
		p_shl16_cast_mid1 : 2
		tmp10_2_0_mid1 : 3
		tmp10_2_0_mid2 : 4
		zext_ln40_4 : 1
		input_addr_8 : 2
		input_load_8 : 3
		zext_ln40_5 : 1
		input_addr_9 : 2
		input_load_9 : 3
		select_ln32_15 : 1
	State 7
		select_ln24_22 : 1
		zext_ln24_21 : 2
		SeparableConv2D_0_w_17 : 3
		SeparableConv2D_0_w_18 : 4
		mul_ln40 : 1
		mul_ln40_1 : 1
		zext_ln40_6 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln40_7 : 1
		input_addr_11 : 2
		input_load_11 : 3
		add_ln40_9 : 1
		add_ln40_10 : 1
		add_ln40_11 : 1
	State 8
		mul_ln40_2 : 1
		mul_ln40_3 : 1
		input_addr_12 : 1
		input_load_12 : 2
		input_addr_13 : 1
		input_load_13 : 2
		add_ln48_1 : 1
	State 9
		mul_ln40_4 : 1
		mul_ln40_5 : 1
		input_addr_14 : 1
		input_load_14 : 2
		add_ln48_2 : 1
		add_ln48_3 : 2
	State 10
		mul_ln40_6 : 1
		mul_ln40_7 : 1
		add_ln48_4 : 1
	State 11
		mul_ln40_8 : 1
	State 12
		add_ln48_5 : 1
		add_ln48_6 : 2
	State 13
		add_ln48_8 : 1
	State 14
		zext_ln48 : 1
		output_addr : 2
		store_ln48 : 3
		empty_64 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_1_0_fu_390        |    0    |    0    |    15   |
|          |        tmp_2_0_fu_426        |    0    |    0    |    15   |
|          |         tmp11_fu_458         |    0    |    0    |    15   |
|          |        add_ln24_fu_500       |    0    |    0    |    14   |
|          |         out_h_fu_559         |    0    |    0    |    15   |
|          |      tmp_1_0_mid1_fu_670     |    0    |    0    |    15   |
|          |       tmp11_mid1_fu_712      |    0    |    0    |    15   |
|          |        add_ln40_fu_720       |    0    |    0    |    13   |
|          |         out_w_fu_726         |    0    |    0    |    15   |
|          |       add_ln40_3_fu_735      |    0    |    0    |    13   |
|          |       add_ln40_4_fu_876      |    0    |    0    |    15   |
|          |       add_ln40_5_fu_885      |    0    |    0    |    13   |
|          |       add_ln40_6_fu_890      |    0    |    0    |    13   |
|          |       add_ln40_7_fu_894      |    0    |    0    |    13   |
|    add   |       add_ln40_8_fu_898      |    0    |    0    |    13   |
|          |        add_ln48_fu_903       |    0    |    0    |    13   |
|          |      tmp_2_0_mid1_fu_930     |    0    |    0    |    15   |
|          |       add_ln32_3_fu_989      |    0    |    0    |    14   |
|          |      add_ln40_9_fu_1068      |    0    |    0    |    14   |
|          |      add_ln40_10_fu_1073     |    0    |    0    |    14   |
|          |      add_ln40_11_fu_1078     |    0    |    0    |    14   |
|          |      add_ln48_1_fu_1123      |    0    |    0    |    23   |
|          |      add_ln48_2_fu_1165      |    0    |    0    |    16   |
|          |      add_ln48_3_fu_1171      |    0    |    0    |    16   |
|          |      add_ln48_4_fu_1208      |    0    |    0    |    23   |
|          |      add_ln48_5_fu_1248      |    0    |    0    |    16   |
|          |      add_ln48_6_fu_1253      |    0    |    0    |    16   |
|          |      add_ln48_7_fu_1258      |    0    |    0    |    16   |
|          |      add_ln48_8_fu_1262      |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln27_fu_348      |    0    |    0    |    3    |
|          |      select_ln24_fu_512      |    0    |    0    |    5    |
|          |     select_ln24_15_fu_519    |    0    |    0    |    64   |
|          |     select_ln24_16_fu_525    |    0    |    0    |    64   |
|          |      out_w_0_mid2_fu_570     |    0    |    0    |    5    |
|          |     select_ln24_17_fu_593    |    0    |    0    |    2    |
|          |     select_ln24_18_fu_605    |    0    |    0    |    64   |
|          |     select_ln24_23_fu_613    |    0    |    0    |    2    |
|          |     select_ln24_24_fu_623    |    0    |    0    |    11   |
|          |     select_ln24_25_fu_629    |    0    |    0    |    11   |
|          |     tmp10_0_0_mid2_fu_663    |    0    |    0    |    11   |
|  select  |     tmp10_1_0_mid2_fu_705    |    0    |    0    |    11   |
|          |     select_ln24_19_fu_756    |    0    |    0    |    3    |
|          |     select_ln27_1_fu_768     |    0    |    0    |    3    |
|          |     select_ln24_20_fu_776    |    0    |    0    |    3    |
|          |     select_ln24_27_fu_819    |    0    |    0    |    11   |
|          |       tmp12_mid2_fu_853      |    0    |    0    |    11   |
|          |     select_ln24_21_fu_916    |    0    |    0    |    64   |
|          |     select_ln24_26_fu_924    |    0    |    0    |    10   |
|          |     tmp10_2_0_mid2_fu_961    |    0    |    0    |    10   |
|          |      select_ln32_fu_968      |    0    |    0    |    5    |
|          |     select_ln32_15_fu_995    |    0    |    0    |    10   |
|          |    select_ln24_22_fu_1023    |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp10_0_0_fu_384       |    0    |    0    |    14   |
|          |       tmp10_1_0_fu_420       |    0    |    0    |    14   |
|          |       tmp10_2_0_fu_452       |    0    |    0    |    14   |
|          |         tmp12_fu_488         |    0    |    0    |    14   |
|    sub   |     tmp10_0_0_mid1_fu_657    |    0    |    0    |    14   |
|          |     tmp10_1_0_mid1_fu_699    |    0    |    0    |    14   |
|          |      tmp12_mid176_fu_809     |    0    |    0    |    15   |
|          |       tmp12_mid1_fu_847      |    0    |    0    |    14   |
|          |     tmp10_2_0_mid1_fu_955    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln24_fu_494       |    0    |    0    |    13   |
|   icmp   |       icmp_ln32_fu_506       |    0    |    0    |    13   |
|          |       icmp_ln33_fu_547       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln40_fu_1275       |    1    |    0    |    0    |
|          |      mul_ln40_1_fu_1281      |    1    |    0    |    0    |
|          |      mul_ln40_2_fu_1287      |    1    |    0    |    0    |
|          |      mul_ln40_3_fu_1293      |    1    |    0    |    0    |
|    mul   |      mul_ln40_4_fu_1299      |    1    |    0    |    0    |
|          |      mul_ln40_5_fu_1305      |    1    |    0    |    0    |
|          |      mul_ln40_6_fu_1311      |    1    |    0    |    0    |
|          |      mul_ln40_7_fu_1317      |    1    |    0    |    0    |
|          |      mul_ln40_8_fu_1323      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         out_d_fu_338         |    0    |    0    |    2    |
|    xor   |       xor_ln24_1_fu_531      |    0    |    0    |    2    |
|          |       xor_ln24_2_fu_536      |    0    |    0    |    2    |
|          |        xor_ln24_fu_542       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln24_fu_553       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        empty_63_fu_565       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln27_1_fu_334      |    0    |    0    |    0    |
|          |      zext_ln27_2_fu_344      |    0    |    0    |    0    |
|          |      zext_ln48_1_fu_356      |    0    |    0    |    0    |
|          |      p_shl19_cast_fu_368     |    0    |    0    |    0    |
|          |      p_shl20_cast_fu_380     |    0    |    0    |    0    |
|          |      p_shl17_cast_fu_404     |    0    |    0    |    0    |
|          |      p_shl18_cast_fu_416     |    0    |    0    |    0    |
|          |      p_shl16_cast_fu_448     |    0    |    0    |    0    |
|          |      p_shl13_cast_fu_472     |    0    |    0    |    0    |
|          |      p_shl14_cast_fu_484     |    0    |    0    |    0    |
|          |       zext_ln24_fu_600       |    0    |    0    |    0    |
|          |      zext_ln24_23_fu_619     |    0    |    0    |    0    |
|          |   p_shl19_cast_mid1_fu_642   |    0    |    0    |    0    |
|          |   p_shl20_cast_mid1_fu_653   |    0    |    0    |    0    |
|          |   p_shl17_cast_mid1_fu_683   |    0    |    0    |    0    |
|          |   p_shl18_cast_mid1_fu_695   |    0    |    0    |    0    |
|          |      zext_ln40_1_fu_717      |    0    |    0    |    0    |
|          |      zext_ln40_12_fu_731     |    0    |    0    |    0    |
|          |      zext_ln24_19_fu_763     |    0    |    0    |    0    |
|          |      zext_ln24_22_fu_782     |    0    |    0    |    0    |
|   zext   | p_shl13_cast_mid170_c_fu_794 |    0    |    0    |    0    |
|          | p_shl14_cast_mid174_c_fu_805 |    0    |    0    |    0    |
|          |   p_shl13_cast_mid1_fu_832   |    0    |    0    |    0    |
|          |   p_shl14_cast_mid1_fu_843   |    0    |    0    |    0    |
|          |      zext_ln40_2_fu_863      |    0    |    0    |    0    |
|          |      zext_ln40_3_fu_871      |    0    |    0    |    0    |
|          |      zext_ln40_14_fu_881     |    0    |    0    |    0    |
|          |      zext_ln24_20_fu_911     |    0    |    0    |    0    |
|          |   p_shl16_cast_mid1_fu_951   |    0    |    0    |    0    |
|          |      zext_ln40_4_fu_976      |    0    |    0    |    0    |
|          |      zext_ln40_5_fu_984      |    0    |    0    |    0    |
|          |     zext_ln24_21_fu_1030     |    0    |    0    |    0    |
|          |       zext_ln40_fu_1035      |    0    |    0    |    0    |
|          |     zext_ln40_11_fu_1042     |    0    |    0    |    0    |
|          |     zext_ln40_13_fu_1049     |    0    |    0    |    0    |
|          |      zext_ln40_6_fu_1055     |    0    |    0    |    0    |
|          |      zext_ln40_7_fu_1063     |    0    |    0    |    0    |
|          |      zext_ln40_8_fu_1115     |    0    |    0    |    0    |
|          |      zext_ln40_9_fu_1119     |    0    |    0    |    0    |
|          |     zext_ln40_10_fu_1161     |    0    |    0    |    0    |
|          |       zext_ln48_fu_1270      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_shl_fu_360         |    0    |    0    |    0    |
|          |         p_shl1_fu_372        |    0    |    0    |    0    |
|          |         p_shl2_fu_396        |    0    |    0    |    0    |
|          |         p_shl3_fu_408        |    0    |    0    |    0    |
|          |         p_shl4_fu_432        |    0    |    0    |    0    |
|          |         p_shl5_fu_440        |    0    |    0    |    0    |
|          |         p_shl6_fu_464        |    0    |    0    |    0    |
|          |         p_shl7_fu_476        |    0    |    0    |    0    |
|          |      or_ln27_mid1_fu_578     |    0    |    0    |    0    |
|          |         or_ln_fu_585         |    0    |    0    |    0    |
|          |      p_shl19_mid1_fu_635     |    0    |    0    |    0    |
|bitconcatenate|      p_shl20_mid1_fu_646     |    0    |    0    |    0    |
|          |      p_shl17_mid1_fu_675     |    0    |    0    |    0    |
|          |      p_shl18_mid1_fu_687     |    0    |    0    |    0    |
|          |     or_ln27_1_mid1_fu_741    |    0    |    0    |    0    |
|          |       or_ln27_s_fu_748       |    0    |    0    |    0    |
|          |          tmp_fu_787          |    0    |    0    |    0    |
|          |         tmp_3_fu_798         |    0    |    0    |    0    |
|          |      p_shl13_mid1_fu_825     |    0    |    0    |    0    |
|          |      p_shl14_mid1_fu_836     |    0    |    0    |    0    |
|          |      p_shl15_mid1_fu_935     |    0    |    0    |    0    |
|          |      p_shl16_mid1_fu_943     |    0    |    0    |    0    |
|          |    or_ln27_3_mid1_fu_1008    |    0    |    0    |    0    |
|          |       or_ln27_1_fu_1015      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   tmp12_mid176_cast_fu_815   |    0    |    0    |    0    |
|          |      sext_ln40_1_fu_860      |    0    |    0    |    0    |
|          |      sext_ln40_3_fu_868      |    0    |    0    |    0    |
|          |      sext_ln24_20_fu_908     |    0    |    0    |    0    |
|          |      sext_ln40_5_fu_973      |    0    |    0    |    0    |
|          |      sext_ln40_7_fu_981      |    0    |    0    |    0    |
|          |     sext_ln24_24_fu_1002     |    0    |    0    |    0    |
|          |     sext_ln24_25_fu_1005     |    0    |    0    |    0    |
|          |      sext_ln40_2_fu_1038     |    0    |    0    |    0    |
|          |      sext_ln40_4_fu_1045     |    0    |    0    |    0    |
|          |      sext_ln40_9_fu_1052     |    0    |    0    |    0    |
|          |     sext_ln40_11_fu_1060     |    0    |    0    |    0    |
|          |       sext_ln24_fu_1083      |    0    |    0    |    0    |
|   sext   |     sext_ln24_17_fu_1086     |    0    |    0    |    0    |
|          |      sext_ln40_6_fu_1107     |    0    |    0    |    0    |
|          |      sext_ln40_8_fu_1111     |    0    |    0    |    0    |
|          |     sext_ln24_18_fu_1129     |    0    |    0    |    0    |
|          |     sext_ln24_19_fu_1132     |    0    |    0    |    0    |
|          |     sext_ln40_10_fu_1153     |    0    |    0    |    0    |
|          |     sext_ln40_12_fu_1157     |    0    |    0    |    0    |
|          |     sext_ln24_21_fu_1176     |    0    |    0    |    0    |
|          |     sext_ln24_22_fu_1179     |    0    |    0    |    0    |
|          |     sext_ln40_13_fu_1200     |    0    |    0    |    0    |
|          |     sext_ln40_14_fu_1204     |    0    |    0    |    0    |
|          |     sext_ln24_23_fu_1214     |    0    |    0    |    0    |
|          |     sext_ln40_15_fu_1235     |    0    |    0    |    0    |
|          |       sext_ln48_fu_1267      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln_fu_1089       |    0    |    0    |    0    |
|          |     trunc_ln48_1_fu_1098     |    0    |    0    |    0    |
|          |     trunc_ln48_2_fu_1135     |    0    |    0    |    0    |
|          |     trunc_ln48_3_fu_1144     |    0    |    0    |    0    |
|partselect|     trunc_ln48_4_fu_1182     |    0    |    0    |    0    |
|          |     trunc_ln48_5_fu_1191     |    0    |    0    |    0    |
|          |     trunc_ln48_6_fu_1217     |    0    |    0    |    0    |
|          |     trunc_ln48_7_fu_1226     |    0    |    0    |    0    |
|          |     trunc_ln48_8_fu_1239     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    9    |    0    |   1001  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|SeparableConv2D_0_w_10_reg_1588|   15   |
|SeparableConv2D_0_w_11_reg_1543|    4   |
|SeparableConv2D_0_w_12_reg_1593|   15   |
|SeparableConv2D_0_w_13_reg_1598|    4   |
|SeparableConv2D_0_w_14_reg_1635|   15   |
|SeparableConv2D_0_w_15_reg_1603|    4   |
|SeparableConv2D_0_w_16_reg_1640|   15   |
|SeparableConv2D_0_w_17_reg_1645|    4   |
|SeparableConv2D_0_w_18_reg_1685|   15   |
| SeparableConv2D_0_w_1_reg_1412|    4   |
| SeparableConv2D_0_w_2_reg_1453|   15   |
| SeparableConv2D_0_w_3_reg_1417|    4   |
| SeparableConv2D_0_w_4_reg_1458|   15   |
| SeparableConv2D_0_w_5_reg_1468|    4   |
| SeparableConv2D_0_w_6_reg_1528|   15   |
| SeparableConv2D_0_w_7_reg_1473|    4   |
| SeparableConv2D_0_w_8_reg_1533|   15   |
| SeparableConv2D_0_w_9_reg_1538|    4   |
|       add_ln24_reg_1380       |   10   |
|      add_ln40_10_reg_1675     |   10   |
|      add_ln40_11_reg_1680     |   10   |
|      add_ln40_3_reg_1523      |   11   |
|      add_ln40_4_reg_1558      |    5   |
|      add_ln40_5_reg_1563      |   11   |
|      add_ln40_6_reg_1568      |   11   |
|      add_ln40_7_reg_1573      |   11   |
|      add_ln40_8_reg_1578      |   11   |
|      add_ln40_9_reg_1670      |   10   |
|       add_ln40_reg_1507       |   11   |
|      add_ln48_1_reg_1710      |   16   |
|      add_ln48_3_reg_1730      |   16   |
|      add_ln48_4_reg_1745      |   16   |
|      add_ln48_6_reg_1765      |   16   |
|      add_ln48_8_reg_1770      |   16   |
|       add_ln48_reg_1583       |   11   |
|       and_ln24_reg_1428       |    1   |
|       icmp_ln24_reg_1376      |    1   |
|       icmp_ln32_reg_1385      |    1   |
|    indvar_flatten80_reg_265   |   10   |
|     indvar_flatten_reg_288    |   10   |
|     input_addr_10_reg_1660    |   14   |
|     input_addr_11_reg_1665    |   14   |
|     input_addr_12_reg_1700    |   14   |
|     input_addr_13_reg_1705    |   14   |
|     input_addr_14_reg_1725    |   14   |
|     input_addr_7_reg_1553     |   14   |
|     input_addr_8_reg_1620     |   14   |
|     input_addr_9_reg_1625     |   14   |
|      input_addr_reg_1548      |   14   |
|      mul_ln40_1_reg_1655      |   30   |
|      mul_ln40_2_reg_1690      |   30   |
|      mul_ln40_3_reg_1695      |   30   |
|      mul_ln40_4_reg_1715      |   30   |
|      mul_ln40_5_reg_1720      |   30   |
|      mul_ln40_6_reg_1735      |   30   |
|      mul_ln40_7_reg_1740      |   30   |
|      mul_ln40_8_reg_1760      |   30   |
|       mul_ln40_reg_1650       |   30   |
|        out_d_0_reg_276        |    1   |
|         out_d_reg_1335        |    1   |
|        out_h_0_reg_300        |    5   |
|         out_h_reg_1437        |    5   |
|     out_w_0_mid2_reg_1445     |    5   |
|        out_w_0_reg_312        |    5   |
|         out_w_reg_1512        |    5   |
|            reg_324            |   16   |
|            reg_329            |   16   |
|    select_ln24_17_reg_1463    |    2   |
|    select_ln24_23_reg_1478    |    1   |
|      select_ln24_reg_1405     |    5   |
|      select_ln27_reg_1351     |    3   |
|    select_ln32_15_reg_1630    |   10   |
|      select_ln32_reg_1615     |    5   |
|    tmp10_0_0_mid2_reg_1483    |   11   |
|       tmp10_0_0_reg_1356      |   11   |
|    tmp10_1_0_mid2_reg_1488    |   11   |
|       tmp10_1_0_reg_1361      |   11   |
|    tmp10_2_0_mid2_reg_1608    |   10   |
|       tmp10_2_0_reg_1366      |   10   |
|      tmp11_mid1_reg_1495      |    5   |
|         tmp12_reg_1371        |   11   |
|     trunc_ln48_6_reg_1750     |   16   |
|     trunc_ln48_7_reg_1755     |   16   |
|      xor_ln24_2_reg_1422      |    1   |
|      zext_ln27_1_reg_1329     |   64   |
|      zext_ln27_2_reg_1345     |   64   |
|     zext_ln40_12_reg_1518     |   11   |
|      zext_ln40_1_reg_1501     |   11   |
+-------------------------------+--------+
|             Total             |  1140  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_97    |  p0  |  10  |   4  |   40   ||    47   |
|    grp_access_fu_97    |  p2  |   8  |   0  |    0   ||    41   |
|    grp_access_fu_154   |  p0  |  10  |  14  |   140  ||    47   |
|    grp_access_fu_154   |  p2  |   8  |   0  |    0   ||    41   |
|     out_d_0_reg_276    |  p0  |   2  |   1  |    2   ||    9    |
| indvar_flatten_reg_288 |  p0  |   2  |  10  |   20   ||    9    |
|     out_h_0_reg_300    |  p0  |   2  |   5  |   10   ||    9    |
|     out_w_0_reg_312    |  p0  |   2  |   5  |   10   ||    9    |
|         reg_324        |  p0  |   2  |  16  |   32   ||    9    |
|         reg_329        |  p0  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   286  || 18.7184 ||   230   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |  1001  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   230  |
|  Register |    -   |    -   |  1140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   18   |  1140  |  1231  |
+-----------+--------+--------+--------+--------+
