

================================================================
== Vivado HLS Report for 'knn_vote'
================================================================
* Date:           Sat Apr 10 19:07:26 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.525|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LANES_INSERTION_SORT_OUTER  |   30|   30|         1|          1|          1|    30|    yes   |
        |- INCREMENT                   |    3|    3|         1|          1|          1|     3|    yes   |
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%knn_set_29_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_29_read)" [digitrec.cpp:60]   --->   Operation 7 'read' 'knn_set_29_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%knn_set_28_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_28_read)" [digitrec.cpp:60]   --->   Operation 8 'read' 'knn_set_28_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%knn_set_27_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_27_read)" [digitrec.cpp:60]   --->   Operation 9 'read' 'knn_set_27_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%knn_set_26_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_26_read)" [digitrec.cpp:60]   --->   Operation 10 'read' 'knn_set_26_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%knn_set_25_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_25_read)" [digitrec.cpp:60]   --->   Operation 11 'read' 'knn_set_25_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%knn_set_24_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_24_read)" [digitrec.cpp:60]   --->   Operation 12 'read' 'knn_set_24_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%knn_set_23_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_23_read)" [digitrec.cpp:60]   --->   Operation 13 'read' 'knn_set_23_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%knn_set_22_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_22_read)" [digitrec.cpp:60]   --->   Operation 14 'read' 'knn_set_22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%knn_set_21_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_21_read)" [digitrec.cpp:60]   --->   Operation 15 'read' 'knn_set_21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%knn_set_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_20_read)" [digitrec.cpp:60]   --->   Operation 16 'read' 'knn_set_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%knn_set_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_19_read)" [digitrec.cpp:60]   --->   Operation 17 'read' 'knn_set_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%knn_set_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_18_read)" [digitrec.cpp:60]   --->   Operation 18 'read' 'knn_set_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%knn_set_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_17_read)" [digitrec.cpp:60]   --->   Operation 19 'read' 'knn_set_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%knn_set_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_16_read)" [digitrec.cpp:60]   --->   Operation 20 'read' 'knn_set_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%knn_set_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_15_read)" [digitrec.cpp:60]   --->   Operation 21 'read' 'knn_set_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%knn_set_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_14_read)" [digitrec.cpp:60]   --->   Operation 22 'read' 'knn_set_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%knn_set_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_13_read)" [digitrec.cpp:60]   --->   Operation 23 'read' 'knn_set_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%knn_set_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_12_read)" [digitrec.cpp:60]   --->   Operation 24 'read' 'knn_set_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%knn_set_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_11_read)" [digitrec.cpp:60]   --->   Operation 25 'read' 'knn_set_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%knn_set_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_10_read)" [digitrec.cpp:60]   --->   Operation 26 'read' 'knn_set_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%knn_set_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_9_read)" [digitrec.cpp:60]   --->   Operation 27 'read' 'knn_set_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%knn_set_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_8_read)" [digitrec.cpp:60]   --->   Operation 28 'read' 'knn_set_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%knn_set_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_7_read)" [digitrec.cpp:60]   --->   Operation 29 'read' 'knn_set_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%knn_set_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_6_read)" [digitrec.cpp:60]   --->   Operation 30 'read' 'knn_set_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%knn_set_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_5_read)" [digitrec.cpp:60]   --->   Operation 31 'read' 'knn_set_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%knn_set_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_4_read)" [digitrec.cpp:60]   --->   Operation 32 'read' 'knn_set_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%knn_set_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_3_read)" [digitrec.cpp:60]   --->   Operation 33 'read' 'knn_set_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%knn_set_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_2_read)" [digitrec.cpp:60]   --->   Operation 34 'read' 'knn_set_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%knn_set_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_1_read)" [digitrec.cpp:60]   --->   Operation 35 'read' 'knn_set_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%knn_set_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_0_read)" [digitrec.cpp:60]   --->   Operation 36 'read' 'knn_set_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.65ns)   --->   "br label %0" [digitrec.cpp:94]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %.preheader5.preheader ], [ %add_ln94, %INSERTION_SORT_OUTER ]" [digitrec.cpp:94]   --->   Operation 38 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%label_list_2_6 = phi i4 [ 0, %.preheader5.preheader ], [ %select_ln94_1, %INSERTION_SORT_OUTER ]" [digitrec.cpp:94]   --->   Operation 39 'phi' 'label_list_2_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%label_list_2_12 = phi i32 [ 9, %.preheader5.preheader ], [ %label_list_2_3, %INSERTION_SORT_OUTER ]"   --->   Operation 40 'phi' 'label_list_2_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%label_list_2 = phi i32 [ 9, %.preheader5.preheader ], [ %label_list_2_5, %INSERTION_SORT_OUTER ]"   --->   Operation 41 'phi' 'label_list_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%label_list_1 = phi i32 [ 9, %.preheader5.preheader ], [ %label_list_1_2, %INSERTION_SORT_OUTER ]"   --->   Operation 42 'phi' 'label_list_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%min_distance_list_2_1 = phi i32 [ 256, %.preheader5.preheader ], [ %min_distance_list_0_1, %INSERTION_SORT_OUTER ]"   --->   Operation 43 'phi' 'min_distance_list_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%min_distance_list_2 = phi i32 [ 256, %.preheader5.preheader ], [ %min_distance_list_0_3, %INSERTION_SORT_OUTER ]"   --->   Operation 44 'phi' 'min_distance_list_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%min_distance_list_1 = phi i32 [ 256, %.preheader5.preheader ], [ %min_distance_list_1_2, %INSERTION_SORT_OUTER ]"   --->   Operation 45 'phi' 'min_distance_list_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader5.preheader ], [ %j, %INSERTION_SORT_OUTER ]"   --->   Operation 46 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i4 %label_list_2_6 to i5" [digitrec.cpp:100]   --->   Operation 47 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i4 %label_list_2_6 to i3" [digitrec.cpp:100]   --->   Operation 48 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln100, i2 0)" [digitrec.cpp:100]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%sub_ln100 = sub i5 %shl_ln, %zext_ln100" [digitrec.cpp:100]   --->   Operation 50 'sub' 'sub_ln100' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.75ns)   --->   "%icmp_ln94 = icmp eq i5 %indvar_flatten, -2" [digitrec.cpp:94]   --->   Operation 51 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 1, %indvar_flatten" [digitrec.cpp:94]   --->   Operation 52 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader2.preheader, label %INSERTION_SORT_OUTER" [digitrec.cpp:94]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 55 'speclooptripcount' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.44ns)   --->   "%icmp_ln95 = icmp eq i2 %j_0, -1" [digitrec.cpp:95]   --->   Operation 56 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.33ns)   --->   "%select_ln94 = select i1 %icmp_ln95, i2 0, i2 %j_0" [digitrec.cpp:94]   --->   Operation 57 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln94_1 = add i4 1, %label_list_2_6" [digitrec.cpp:94]   --->   Operation 58 'add' 'add_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%select_ln94_1 = select i1 %icmp_ln95, i4 %add_ln94_1, i4 %label_list_2_6" [digitrec.cpp:94]   --->   Operation 59 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i4 %select_ln94_1 to i32" [digitrec.cpp:94]   --->   Operation 60 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i4 %add_ln94_1 to i5" [digitrec.cpp:100]   --->   Operation 61 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i4 %add_ln94_1 to i3" [digitrec.cpp:100]   --->   Operation 62 'trunc' 'trunc_ln100_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln100_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln100_1, i2 0)" [digitrec.cpp:100]   --->   Operation 63 'bitconcatenate' 'shl_ln100_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%sub_ln100_1 = sub i5 %shl_ln100_mid1, %zext_ln100_2" [digitrec.cpp:100]   --->   Operation 64 'sub' 'sub_ln100_1' <Predicate = (!icmp_ln94)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%select_ln94_2 = select i1 %icmp_ln95, i5 %sub_ln100_1, i5 %sub_ln100" [digitrec.cpp:94]   --->   Operation 65 'select' 'select_ln94_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind" [digitrec.cpp:95]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)" [digitrec.cpp:95]   --->   Operation 67 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [digitrec.cpp:96]   --->   Operation 68 'specpipeline' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%zext_ln100_1 = zext i2 %select_ln94 to i5" [digitrec.cpp:100]   --->   Operation 69 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln100 = add i5 %zext_ln100_1, %select_ln94_2" [digitrec.cpp:100]   --->   Operation 70 'add' 'add_ln100' <Predicate = (!icmp_ln94)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.88ns)   --->   "%min_distance_list_2_2 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %knn_set_0_read_1, i32 %knn_set_1_read_1, i32 %knn_set_2_read_1, i32 %knn_set_3_read_1, i32 %knn_set_4_read_1, i32 %knn_set_5_read_1, i32 %knn_set_6_read_1, i32 %knn_set_7_read_1, i32 %knn_set_8_read_1, i32 %knn_set_9_read_1, i32 %knn_set_10_read_1, i32 %knn_set_11_read_1, i32 %knn_set_12_read_1, i32 %knn_set_13_read_1, i32 %knn_set_14_read_1, i32 %knn_set_15_read_1, i32 %knn_set_16_read_1, i32 %knn_set_17_read_1, i32 %knn_set_18_read_1, i32 %knn_set_19_read_1, i32 %knn_set_20_read_1, i32 %knn_set_21_read_1, i32 %knn_set_22_read_1, i32 %knn_set_23_read_1, i32 %knn_set_24_read_1, i32 %knn_set_25_read_1, i32 %knn_set_26_read_1, i32 %knn_set_27_read_1, i32 %knn_set_28_read_1, i32 %knn_set_29_read_1, i5 %add_ln100)" [digitrec.cpp:100]   --->   Operation 71 'mux' 'min_distance_list_2_2' <Predicate = (!icmp_ln94)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.99ns)   --->   "%icmp_ln100 = icmp slt i32 %min_distance_list_2_2, %min_distance_list_1" [digitrec.cpp:100]   --->   Operation 72 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln94)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_1)   --->   "%select_ln100 = select i1 %icmp_ln100, i6 0, i6 -24" [digitrec.cpp:100]   --->   Operation 73 'select' 'select_ln100' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln100_1 = icmp slt i32 %min_distance_list_2_2, %min_distance_list_2" [digitrec.cpp:100]   --->   Operation 74 'icmp' 'icmp_ln100_1' <Predicate = (!icmp_ln94)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_1)   --->   "%not_icmp_ln100 = xor i1 %icmp_ln100, true" [digitrec.cpp:100]   --->   Operation 75 'xor' 'not_icmp_ln100' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_1)   --->   "%phitmp_1_cast_cast = zext i1 %not_icmp_ln100 to i6" [digitrec.cpp:100]   --->   Operation 76 'zext' 'phitmp_1_cast_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln100_1 = select i1 %icmp_ln100_1, i6 %phitmp_1_cast_cast, i6 %select_ln100" [digitrec.cpp:100]   --->   Operation 77 'select' 'select_ln100_1' <Predicate = (!icmp_ln94)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_2)   --->   "%trunc_ln100_2 = trunc i6 %select_ln100_1 to i2" [digitrec.cpp:100]   --->   Operation 78 'trunc' 'trunc_ln100_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln100_2 = icmp slt i32 %min_distance_list_2_2, %min_distance_list_2_1" [digitrec.cpp:100]   --->   Operation 79 'icmp' 'icmp_ln100_2' <Predicate = (!icmp_ln94)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln100_1, i32 2, i32 5)" [digitrec.cpp:100]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.72ns)   --->   "%icmp_ln100_3 = icmp ne i4 %tmp, 0" [digitrec.cpp:100]   --->   Operation 81 'icmp' 'icmp_ln100_3' <Predicate = (!icmp_ln94)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_2)   --->   "%phitmp_2 = select i1 %icmp_ln100_3, i2 -2, i2 %trunc_ln100_2" [digitrec.cpp:100]   --->   Operation 82 'select' 'phitmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln100_2)   --->   "%phitmp_2_cast_cast = zext i2 %phitmp_2 to i6" [digitrec.cpp:100]   --->   Operation 83 'zext' 'phitmp_2_cast_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln100_2 = select i1 %icmp_ln100_2, i6 %phitmp_2_cast_cast, i6 %select_ln100_1" [digitrec.cpp:100]   --->   Operation 84 'select' 'select_ln100_2' <Predicate = (!icmp_ln94)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln100_2, i32 1, i32 5)" [digitrec.cpp:106]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.75ns)   --->   "%icmp_ln106 = icmp eq i5 %tmp_1, 0" [digitrec.cpp:106]   --->   Operation 86 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln94)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp eq i6 %select_ln100_2, 2" [digitrec.cpp:109]   --->   Operation 87 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln94)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_3)   --->   "%label_list_2_2 = select i1 %icmp_ln106, i32 %label_list_2, i32 %label_list_2_12" [digitrec.cpp:106]   --->   Operation 88 'select' 'label_list_2_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln109)   --->   "%xor_ln106 = xor i1 %icmp_ln106, true" [digitrec.cpp:106]   --->   Operation 89 'xor' 'xor_ln106' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln109 = and i1 %icmp_ln109, %xor_ln106" [digitrec.cpp:109]   --->   Operation 90 'and' 'and_ln109' <Predicate = (!icmp_ln94)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_3 = select i1 %and_ln109, i32 %zext_ln94, i32 %label_list_2_2" [digitrec.cpp:109]   --->   Operation 91 'select' 'label_list_2_3' <Predicate = (!icmp_ln94)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_0_1)   --->   "%min_distance_list_0 = select i1 %icmp_ln106, i32 %min_distance_list_2, i32 %min_distance_list_2_1" [digitrec.cpp:106]   --->   Operation 92 'select' 'min_distance_list_0' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_0_1 = select i1 %and_ln109, i32 %min_distance_list_2_2, i32 %min_distance_list_0" [digitrec.cpp:109]   --->   Operation 93 'select' 'min_distance_list_0_1' <Predicate = (!icmp_ln94)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.78ns)   --->   "%icmp_ln106_1 = icmp eq i6 %select_ln100_2, 0" [digitrec.cpp:106]   --->   Operation 94 'icmp' 'icmp_ln106_1' <Predicate = (!icmp_ln94)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln109_1 = icmp eq i6 %select_ln100_2, 1" [digitrec.cpp:109]   --->   Operation 95 'icmp' 'icmp_ln109_1' <Predicate = (!icmp_ln94)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_5)   --->   "%label_list_2_4 = select i1 %icmp_ln106_1, i32 %label_list_1, i32 %label_list_2" [digitrec.cpp:106]   --->   Operation 96 'select' 'label_list_2_4' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln109_1)   --->   "%xor_ln106_1 = xor i1 %icmp_ln106_1, true" [digitrec.cpp:106]   --->   Operation 97 'xor' 'xor_ln106_1' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln109_1 = and i1 %icmp_ln109_1, %xor_ln106_1" [digitrec.cpp:109]   --->   Operation 98 'and' 'and_ln109_1' <Predicate = (!icmp_ln94)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_5 = select i1 %and_ln109_1, i32 %zext_ln94, i32 %label_list_2_4" [digitrec.cpp:109]   --->   Operation 99 'select' 'label_list_2_5' <Predicate = (!icmp_ln94)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_0_3)   --->   "%min_distance_list_0_2 = select i1 %icmp_ln106_1, i32 %min_distance_list_1, i32 %min_distance_list_2" [digitrec.cpp:106]   --->   Operation 100 'select' 'min_distance_list_0_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_0_3 = select i1 %and_ln109_1, i32 %min_distance_list_2_2, i32 %min_distance_list_0_2" [digitrec.cpp:109]   --->   Operation 101 'select' 'min_distance_list_0_3' <Predicate = (!icmp_ln94)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.41ns)   --->   "%label_list_1_2 = select i1 %icmp_ln106_1, i32 %zext_ln94, i32 %label_list_1" [digitrec.cpp:106]   --->   Operation 102 'select' 'label_list_1_2' <Predicate = (!icmp_ln94)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.41ns)   --->   "%min_distance_list_1_2 = select i1 %icmp_ln106_1, i32 %min_distance_list_2_2, i32 %min_distance_list_1" [digitrec.cpp:106]   --->   Operation 103 'select' 'min_distance_list_1_2' <Predicate = (!icmp_ln94)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_6)" [digitrec.cpp:114]   --->   Operation 104 'specregionend' 'empty' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.54ns)   --->   "%j = add i2 1, %select_ln94" [digitrec.cpp:95]   --->   Operation 105 'add' 'j' <Predicate = (!icmp_ln94)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 106 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%vote_list_9 = alloca i32"   --->   Operation 107 'alloca' 'vote_list_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%vote_list_9_1 = alloca i32"   --->   Operation 108 'alloca' 'vote_list_9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%vote_list_9_2 = alloca i32"   --->   Operation 109 'alloca' 'vote_list_9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%vote_list_9_3 = alloca i32"   --->   Operation 110 'alloca' 'vote_list_9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%vote_list_9_4 = alloca i32"   --->   Operation 111 'alloca' 'vote_list_9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%vote_list_9_5 = alloca i32"   --->   Operation 112 'alloca' 'vote_list_9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%vote_list_9_6 = alloca i32"   --->   Operation 113 'alloca' 'vote_list_9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%vote_list_9_7 = alloca i32"   --->   Operation 114 'alloca' 'vote_list_9_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%vote_list_9_8 = alloca i32"   --->   Operation 115 'alloca' 'vote_list_9_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%vote_list_9_9 = alloca i32"   --->   Operation 116 'alloca' 'vote_list_9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%vote_list_9_10 = alloca i32"   --->   Operation 117 'alloca' 'vote_list_9_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%vote_list_9_11 = alloca i32"   --->   Operation 118 'alloca' 'vote_list_9_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%vote_list_9_12 = alloca i32"   --->   Operation 119 'alloca' 'vote_list_9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%vote_list_9_13 = alloca i32"   --->   Operation 120 'alloca' 'vote_list_9_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%vote_list_9_14 = alloca i32"   --->   Operation 121 'alloca' 'vote_list_9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%vote_list_9_15 = alloca i32"   --->   Operation 122 'alloca' 'vote_list_9_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%vote_list_9_16 = alloca i32"   --->   Operation 123 'alloca' 'vote_list_9_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%vote_list_9_17 = alloca i32"   --->   Operation 124 'alloca' 'vote_list_9_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%vote_list_9_18 = alloca i32"   --->   Operation 125 'alloca' 'vote_list_9_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%vote_list_9_19 = alloca i32"   --->   Operation 126 'alloca' 'vote_list_9_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_19" [digitrec.cpp:118]   --->   Operation 127 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 128 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_18" [digitrec.cpp:118]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 129 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_17" [digitrec.cpp:118]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 130 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_16" [digitrec.cpp:118]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 131 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_15" [digitrec.cpp:118]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 132 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_14" [digitrec.cpp:118]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 133 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_13" [digitrec.cpp:118]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 134 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_12" [digitrec.cpp:118]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 135 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_11" [digitrec.cpp:118]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 136 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_10" [digitrec.cpp:118]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 137 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_9" [digitrec.cpp:118]   --->   Operation 137 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 138 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_8" [digitrec.cpp:118]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 139 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_7" [digitrec.cpp:118]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 140 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_6" [digitrec.cpp:118]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 141 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_5" [digitrec.cpp:118]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 142 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_4" [digitrec.cpp:118]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 143 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_3" [digitrec.cpp:118]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 144 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_2" [digitrec.cpp:118]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 145 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9_1" [digitrec.cpp:118]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 146 [1/1] (0.65ns)   --->   "store i32 0, i32* %vote_list_9" [digitrec.cpp:118]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 147 [1/1] (0.65ns)   --->   "br label %.preheader2" [digitrec.cpp:118]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%i4_0 = phi i2 [ %i, %INCREMENT_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 148 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.44ns)   --->   "%icmp_ln118 = icmp eq i2 %i4_0, -1" [digitrec.cpp:118]   --->   Operation 149 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 150 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.54ns)   --->   "%i = add i2 %i4_0, 1" [digitrec.cpp:118]   --->   Operation 151 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %.preheader.0, label %INCREMENT_begin" [digitrec.cpp:118]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%vote_list_9_10_load = load i32* %vote_list_9_10" [digitrec.cpp:120]   --->   Operation 153 'load' 'vote_list_9_10_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%vote_list_9_11_load = load i32* %vote_list_9_11" [digitrec.cpp:120]   --->   Operation 154 'load' 'vote_list_9_11_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%vote_list_9_12_load = load i32* %vote_list_9_12" [digitrec.cpp:120]   --->   Operation 155 'load' 'vote_list_9_12_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%vote_list_9_13_load = load i32* %vote_list_9_13" [digitrec.cpp:120]   --->   Operation 156 'load' 'vote_list_9_13_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%vote_list_9_14_load = load i32* %vote_list_9_14" [digitrec.cpp:120]   --->   Operation 157 'load' 'vote_list_9_14_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%vote_list_9_15_load = load i32* %vote_list_9_15" [digitrec.cpp:120]   --->   Operation 158 'load' 'vote_list_9_15_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%vote_list_9_16_load = load i32* %vote_list_9_16" [digitrec.cpp:120]   --->   Operation 159 'load' 'vote_list_9_16_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%vote_list_9_17_load = load i32* %vote_list_9_17" [digitrec.cpp:120]   --->   Operation 160 'load' 'vote_list_9_17_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%vote_list_9_18_load = load i32* %vote_list_9_18" [digitrec.cpp:120]   --->   Operation 161 'load' 'vote_list_9_18_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%vote_list_9_19_load = load i32* %vote_list_9_19" [digitrec.cpp:120]   --->   Operation 162 'load' 'vote_list_9_19_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [digitrec.cpp:118]   --->   Operation 163 'specloopname' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [digitrec.cpp:118]   --->   Operation 164 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [digitrec.cpp:119]   --->   Operation 165 'specpipeline' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.40ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %label_list_1, i32 %label_list_2, i32 %label_list_2_12, i2 %i4_0)" [digitrec.cpp:120]   --->   Operation 166 'mux' 'tmp_4' <Predicate = (!icmp_ln118)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %tmp_4 to i4" [digitrec.cpp:120]   --->   Operation 167 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.75ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %vote_list_9_10_load, i32 %vote_list_9_11_load, i32 %vote_list_9_12_load, i32 %vote_list_9_13_load, i32 %vote_list_9_14_load, i32 %vote_list_9_15_load, i32 %vote_list_9_16_load, i32 %vote_list_9_17_load, i32 %vote_list_9_18_load, i32 %vote_list_9_19_load, i4 %trunc_ln120)" [digitrec.cpp:120]   --->   Operation 168 'mux' 'tmp_5' <Predicate = (!icmp_ln118)> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.01ns)   --->   "%vote_list_0 = add nsw i32 1, %tmp_5" [digitrec.cpp:120]   --->   Operation 169 'add' 'vote_list_0' <Predicate = (!icmp_ln118)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.75ns)   --->   "switch i4 %trunc_ln120, label %branch89 [
    i4 0, label %INCREMENT_begin.INCREMENT_end_crit_edge
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
    i4 7, label %branch87
    i4 -8, label %branch88
  ]" [digitrec.cpp:120]   --->   Operation 170 'switch' <Predicate = (!icmp_ln118)> <Delay = 0.75>
ST_4 : Operation 171 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_18" [digitrec.cpp:120]   --->   Operation 171 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 8)> <Delay = 0.65>
ST_4 : Operation 172 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_8" [digitrec.cpp:120]   --->   Operation 172 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 8)> <Delay = 0.65>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 173 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 8)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_17" [digitrec.cpp:120]   --->   Operation 174 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 7)> <Delay = 0.65>
ST_4 : Operation 175 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_7" [digitrec.cpp:120]   --->   Operation 175 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 7)> <Delay = 0.65>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 176 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 7)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_16" [digitrec.cpp:120]   --->   Operation 177 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 6)> <Delay = 0.65>
ST_4 : Operation 178 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_6" [digitrec.cpp:120]   --->   Operation 178 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 6)> <Delay = 0.65>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 179 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 6)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_15" [digitrec.cpp:120]   --->   Operation 180 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 5)> <Delay = 0.65>
ST_4 : Operation 181 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_5" [digitrec.cpp:120]   --->   Operation 181 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 5)> <Delay = 0.65>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 182 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 5)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_14" [digitrec.cpp:120]   --->   Operation 183 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 4)> <Delay = 0.65>
ST_4 : Operation 184 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_4" [digitrec.cpp:120]   --->   Operation 184 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 4)> <Delay = 0.65>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 185 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 4)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_13" [digitrec.cpp:120]   --->   Operation 186 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 3)> <Delay = 0.65>
ST_4 : Operation 187 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_3" [digitrec.cpp:120]   --->   Operation 187 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 3)> <Delay = 0.65>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 188 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 3)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_12" [digitrec.cpp:120]   --->   Operation 189 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 2)> <Delay = 0.65>
ST_4 : Operation 190 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_2" [digitrec.cpp:120]   --->   Operation 190 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 2)> <Delay = 0.65>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 191 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 2)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_11" [digitrec.cpp:120]   --->   Operation 192 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 1)> <Delay = 0.65>
ST_4 : Operation 193 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_1" [digitrec.cpp:120]   --->   Operation 193 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 1)> <Delay = 0.65>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 194 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 1)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_10" [digitrec.cpp:120]   --->   Operation 195 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 0)> <Delay = 0.65>
ST_4 : Operation 196 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9" [digitrec.cpp:120]   --->   Operation 196 'store' <Predicate = (!icmp_ln118 & trunc_ln120 == 0)> <Delay = 0.65>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 197 'br' <Predicate = (!icmp_ln118 & trunc_ln120 == 0)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_19" [digitrec.cpp:120]   --->   Operation 198 'store' <Predicate = (!icmp_ln118 & trunc_ln120 != 0 & trunc_ln120 != 1 & trunc_ln120 != 2 & trunc_ln120 != 3 & trunc_ln120 != 4 & trunc_ln120 != 5 & trunc_ln120 != 6 & trunc_ln120 != 7 & trunc_ln120 != 8)> <Delay = 0.65>
ST_4 : Operation 199 [1/1] (0.65ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_9" [digitrec.cpp:120]   --->   Operation 199 'store' <Predicate = (!icmp_ln118 & trunc_ln120 != 0 & trunc_ln120 != 1 & trunc_ln120 != 2 & trunc_ln120 != 3 & trunc_ln120 != 4 & trunc_ln120 != 5 & trunc_ln120 != 6 & trunc_ln120 != 7 & trunc_ln120 != 8)> <Delay = 0.65>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [digitrec.cpp:120]   --->   Operation 200 'br' <Predicate = (!icmp_ln118 & trunc_ln120 != 0 & trunc_ln120 != 1 & trunc_ln120 != 2 & trunc_ln120 != 3 & trunc_ln120 != 4 & trunc_ln120 != 5 & trunc_ln120 != 6 & trunc_ln120 != 7 & trunc_ln120 != 8)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_3)" [digitrec.cpp:121]   --->   Operation 201 'specregionend' 'empty_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader2" [digitrec.cpp:118]   --->   Operation 202 'br' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.45>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%vote_list_9_load = load i32* %vote_list_9" [digitrec.cpp:129]   --->   Operation 203 'load' 'vote_list_9_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%vote_list_9_1_load = load i32* %vote_list_9_1" [digitrec.cpp:129]   --->   Operation 204 'load' 'vote_list_9_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%vote_list_9_2_load = load i32* %vote_list_9_2" [digitrec.cpp:129]   --->   Operation 205 'load' 'vote_list_9_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%vote_list_9_3_load = load i32* %vote_list_9_3" [digitrec.cpp:129]   --->   Operation 206 'load' 'vote_list_9_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%vote_list_9_4_load = load i32* %vote_list_9_4" [digitrec.cpp:129]   --->   Operation 207 'load' 'vote_list_9_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.99ns)   --->   "%icmp_ln129 = icmp slt i32 %vote_list_9_1_load, %vote_list_9_load" [digitrec.cpp:129]   --->   Operation 208 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln129_1)   --->   "%xor_ln129 = xor i1 %icmp_ln129, true" [digitrec.cpp:129]   --->   Operation 209 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln129_1)   --->   "%zext_ln129 = zext i1 %xor_ln129 to i2" [digitrec.cpp:129]   --->   Operation 210 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln129_1)   --->   "%select_ln129 = select i1 %icmp_ln129, i32 %vote_list_9_load, i32 %vote_list_9_1_load" [digitrec.cpp:129]   --->   Operation 211 'select' 'select_ln129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln129_1 = icmp slt i32 %vote_list_9_2_load, %select_ln129" [digitrec.cpp:129]   --->   Operation 212 'icmp' 'icmp_ln129_1' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln129_1 = select i1 %icmp_ln129_1, i2 %zext_ln129, i2 -2" [digitrec.cpp:129]   --->   Operation 213 'select' 'select_ln129_1' <Predicate = true> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i2 %select_ln129_1 to i4" [digitrec.cpp:129]   --->   Operation 214 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.48ns)   --->   "%phi_ln = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i4 %zext_ln129_1)" [digitrec.cpp:129]   --->   Operation 215 'mux' 'phi_ln' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.99ns)   --->   "%icmp_ln129_2 = icmp slt i32 %vote_list_9_3_load, %phi_ln" [digitrec.cpp:129]   --->   Operation 216 'icmp' 'icmp_ln129_2' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.33ns)   --->   "%select_ln129_2 = select i1 %icmp_ln129_2, i2 %select_ln129_1, i2 -1" [digitrec.cpp:129]   --->   Operation 217 'select' 'select_ln129_2' <Predicate = true> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i2 %select_ln129_2 to i3" [digitrec.cpp:129]   --->   Operation 218 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i2 %select_ln129_2 to i4" [digitrec.cpp:129]   --->   Operation 219 'zext' 'zext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.48ns)   --->   "%phi_ln129_1 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i4 %zext_ln129_3)" [digitrec.cpp:129]   --->   Operation 220 'mux' 'phi_ln129_1' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.99ns)   --->   "%icmp_ln129_3 = icmp slt i32 %vote_list_9_4_load, %phi_ln129_1" [digitrec.cpp:129]   --->   Operation 221 'icmp' 'icmp_ln129_3' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.35ns)   --->   "%select_ln129_3 = select i1 %icmp_ln129_3, i3 %zext_ln129_2, i3 -4" [digitrec.cpp:129]   --->   Operation 222 'select' 'select_ln129_3' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i3 %select_ln129_3 to i4" [digitrec.cpp:129]   --->   Operation 223 'zext' 'zext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.48ns)   --->   "%phi_ln129_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i4 %zext_ln129_4)" [digitrec.cpp:129]   --->   Operation 224 'mux' 'phi_ln129_2' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.52>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%vote_list_9_5_load = load i32* %vote_list_9_5" [digitrec.cpp:129]   --->   Operation 225 'load' 'vote_list_9_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%vote_list_9_6_load = load i32* %vote_list_9_6" [digitrec.cpp:129]   --->   Operation 226 'load' 'vote_list_9_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%vote_list_9_7_load = load i32* %vote_list_9_7" [digitrec.cpp:129]   --->   Operation 227 'load' 'vote_list_9_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%vote_list_9_8_load = load i32* %vote_list_9_8" [digitrec.cpp:129]   --->   Operation 228 'load' 'vote_list_9_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%vote_list_9_9_load = load i32* %vote_list_9_9" [digitrec.cpp:129]   --->   Operation 229 'load' 'vote_list_9_9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.99ns)   --->   "%icmp_ln129_4 = icmp slt i32 %vote_list_9_5_load, %phi_ln129_2" [digitrec.cpp:129]   --->   Operation 230 'icmp' 'icmp_ln129_4' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.35ns)   --->   "%select_ln129_4 = select i1 %icmp_ln129_4, i3 %select_ln129_3, i3 -3" [digitrec.cpp:129]   --->   Operation 231 'select' 'select_ln129_4' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln129_5 = zext i3 %select_ln129_4 to i4" [digitrec.cpp:129]   --->   Operation 232 'zext' 'zext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.48ns)   --->   "%phi_ln129_3 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i4 %zext_ln129_5)" [digitrec.cpp:129]   --->   Operation 233 'mux' 'phi_ln129_3' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.99ns)   --->   "%icmp_ln129_5 = icmp slt i32 %vote_list_9_6_load, %phi_ln129_3" [digitrec.cpp:129]   --->   Operation 234 'icmp' 'icmp_ln129_5' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.35ns)   --->   "%select_ln129_5 = select i1 %icmp_ln129_5, i3 %select_ln129_4, i3 -2" [digitrec.cpp:129]   --->   Operation 235 'select' 'select_ln129_5' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln129_6 = zext i3 %select_ln129_5 to i4" [digitrec.cpp:129]   --->   Operation 236 'zext' 'zext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.48ns)   --->   "%phi_ln129_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i4 %zext_ln129_6)" [digitrec.cpp:129]   --->   Operation 237 'mux' 'phi_ln129_4' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.99ns)   --->   "%icmp_ln129_6 = icmp slt i32 %vote_list_9_7_load, %phi_ln129_4" [digitrec.cpp:129]   --->   Operation 238 'icmp' 'icmp_ln129_6' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.35ns)   --->   "%select_ln129_6 = select i1 %icmp_ln129_6, i3 %select_ln129_5, i3 -1" [digitrec.cpp:129]   --->   Operation 239 'select' 'select_ln129_6' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln129_7 = zext i3 %select_ln129_6 to i4" [digitrec.cpp:129]   --->   Operation 240 'zext' 'zext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.48ns)   --->   "%phi_ln129_5 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i4 %zext_ln129_7)" [digitrec.cpp:129]   --->   Operation 241 'mux' 'phi_ln129_5' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.99ns)   --->   "%icmp_ln129_7 = icmp slt i32 %vote_list_9_8_load, %phi_ln129_5" [digitrec.cpp:129]   --->   Operation 242 'icmp' 'icmp_ln129_7' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.28ns)   --->   "%select_ln129_7 = select i1 %icmp_ln129_7, i4 %zext_ln129_7, i4 -8" [digitrec.cpp:129]   --->   Operation 243 'select' 'select_ln129_7' <Predicate = true> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.48ns)   --->   "%phi_ln129_6 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i4 %select_ln129_7)" [digitrec.cpp:129]   --->   Operation 244 'mux' 'phi_ln129_6' <Predicate = true> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.99ns)   --->   "%icmp_ln129_8 = icmp slt i32 %vote_list_9_9_load, %phi_ln129_6" [digitrec.cpp:129]   --->   Operation 245 'icmp' 'icmp_ln129_8' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.28ns)   --->   "%select_ln129_8 = select i1 %icmp_ln129_8, i4 %select_ln129_7, i4 -7" [digitrec.cpp:129]   --->   Operation 246 'select' 'select_ln129_8' <Predicate = true> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "ret i4 %select_ln129_8" [digitrec.cpp:134]   --->   Operation 247 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', digitrec.cpp:94) with incoming values : ('add_ln94', digitrec.cpp:94) [63]  (0.656 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	'phi' operation ('label_list[2]', digitrec.cpp:94) with incoming values : ('select_ln94_1', digitrec.cpp:94) [64]  (0 ns)
	'add' operation ('add_ln94_1', digitrec.cpp:94) [84]  (0.797 ns)
	'sub' operation ('sub_ln100_1', digitrec.cpp:100) [90]  (0.789 ns)
	'select' operation ('select_ln94_2', digitrec.cpp:94) [91]  (0 ns)
	'add' operation ('add_ln100', digitrec.cpp:100) [96]  (0.789 ns)
	'mux' operation ('min_distance_list[2]', digitrec.cpp:100) [97]  (0.885 ns)
	'icmp' operation ('icmp_ln100', digitrec.cpp:100) [98]  (0.991 ns)
	'select' operation ('select_ln100', digitrec.cpp:100) [99]  (0 ns)
	'select' operation ('select_ln100_1', digitrec.cpp:100) [103]  (0.365 ns)
	'icmp' operation ('icmp_ln100_3', digitrec.cpp:100) [107]  (0.721 ns)
	'select' operation ('phitmp_2', digitrec.cpp:100) [108]  (0 ns)
	'select' operation ('select_ln100_2', digitrec.cpp:100) [110]  (0.365 ns)
	'icmp' operation ('icmp_ln109', digitrec.cpp:109) [113]  (0.785 ns)
	'and' operation ('and_ln109', digitrec.cpp:109) [116]  (0.282 ns)
	'select' operation ('label_list[2]', digitrec.cpp:109) [117]  (0.411 ns)

 <State 3>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('vote_list[9]') [134]  (0 ns)
	'store' operation ('store_ln118', digitrec.cpp:118) of constant 0 on local variable 'vote_list[9]' [173]  (0.656 ns)

 <State 4>: 2.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:118) [176]  (0 ns)
	'mux' operation ('tmp_4', digitrec.cpp:120) [195]  (0.409 ns)
	'mux' operation ('tmp_5', digitrec.cpp:120) [197]  (0.754 ns)
	'add' operation ('vote_list[0]', digitrec.cpp:120) [198]  (1.02 ns)
	'store' operation ('store_ln120', digitrec.cpp:120) of variable 'vote_list[0]', digitrec.cpp:120 on local variable 'vote_list[9]' [217]  (0.656 ns)

 <State 5>: 6.45ns
The critical path consists of the following:
	'load' operation ('vote_list_9_load', digitrec.cpp:129) on local variable 'vote_list[9]' [244]  (0 ns)
	'icmp' operation ('icmp_ln129', digitrec.cpp:129) [254]  (0.991 ns)
	'select' operation ('select_ln129', digitrec.cpp:129) [257]  (0 ns)
	'icmp' operation ('icmp_ln129_1', digitrec.cpp:129) [258]  (0.991 ns)
	'select' operation ('select_ln129_1', digitrec.cpp:129) [259]  (0.336 ns)
	'mux' operation ('phi_ln', digitrec.cpp:129) [261]  (0.489 ns)
	'icmp' operation ('icmp_ln129_2', digitrec.cpp:129) [262]  (0.991 ns)
	'select' operation ('select_ln129_2', digitrec.cpp:129) [263]  (0.336 ns)
	'mux' operation ('phi_ln129_1', digitrec.cpp:129) [266]  (0.489 ns)
	'icmp' operation ('icmp_ln129_3', digitrec.cpp:129) [267]  (0.991 ns)
	'select' operation ('select_ln129_3', digitrec.cpp:129) [268]  (0.35 ns)
	'mux' operation ('phi_ln129_2', digitrec.cpp:129) [270]  (0.489 ns)

 <State 6>: 8.52ns
The critical path consists of the following:
	'load' operation ('vote_list_9_5_load', digitrec.cpp:129) on local variable 'vote_list[9]' [249]  (0 ns)
	'icmp' operation ('icmp_ln129_4', digitrec.cpp:129) [271]  (0.991 ns)
	'select' operation ('select_ln129_4', digitrec.cpp:129) [272]  (0.35 ns)
	'mux' operation ('phi_ln129_3', digitrec.cpp:129) [274]  (0.489 ns)
	'icmp' operation ('icmp_ln129_5', digitrec.cpp:129) [275]  (0.991 ns)
	'select' operation ('select_ln129_5', digitrec.cpp:129) [276]  (0.35 ns)
	'mux' operation ('phi_ln129_4', digitrec.cpp:129) [278]  (0.489 ns)
	'icmp' operation ('icmp_ln129_6', digitrec.cpp:129) [279]  (0.991 ns)
	'select' operation ('select_ln129_6', digitrec.cpp:129) [280]  (0.35 ns)
	'mux' operation ('phi_ln129_5', digitrec.cpp:129) [282]  (0.489 ns)
	'icmp' operation ('icmp_ln129_7', digitrec.cpp:129) [283]  (0.991 ns)
	'select' operation ('select_ln129_7', digitrec.cpp:129) [284]  (0.282 ns)
	'mux' operation ('phi_ln129_6', digitrec.cpp:129) [285]  (0.489 ns)
	'icmp' operation ('icmp_ln129_8', digitrec.cpp:129) [286]  (0.991 ns)
	'select' operation ('select_ln129_8', digitrec.cpp:129) [287]  (0.282 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
