

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_VITIS_LOOP_215_1'
================================================================
* Date:           Tue Dec  6 01:26:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i46"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 8 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln215 = icmp_eq  i5 %i_6, i5 16" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 10 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%add_ln215 = add i5 %i_6, i5 1" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 12 'add' 'add_ln215' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %for.inc.i46.split, void %_ZN6crypto8Pynqrypt17aes_add_round_keyEPhl.exit47.exitStub" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 13 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_6_cast52 = zext i5 %i_6" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 14 'zext' 'i_6_cast52' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln216_16_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %i_6" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 15 'bitconcatenate' 'zext_ln216_16_cast' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i8 %zext_ln216_16_cast" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 16 'zext' 'zext_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pynqrypt_round_keys_addr_10 = getelementptr i8 %pynqrypt_round_keys, i64 0, i64 %zext_ln216" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 17 'getelementptr' 'pynqrypt_round_keys_addr_10' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%pynqrypt_round_keys_load_7 = load i8 %pynqrypt_round_keys_addr_10" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 18 'load' 'pynqrypt_round_keys_load_7' <Predicate = (!icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %i_6_cast52" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 19 'getelementptr' 'state_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%state_load_3 = load i4 %state_addr" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 20 'load' 'state_load_3' <Predicate = (!icmp_ln215)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln215 = store i5 %add_ln215, i5 %i" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 21 'store' 'store_ln215' <Predicate = (!icmp_ln215)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 22 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%pynqrypt_round_keys_load_7 = load i8 %pynqrypt_round_keys_addr_10" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 23 'load' 'pynqrypt_round_keys_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%state_load_3 = load i4 %state_addr" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 24 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%xor_ln216_1 = xor i8 %state_load_3, i8 %pynqrypt_round_keys_load_7" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 25 'xor' 'xor_ln216_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.32ns)   --->   "%store_ln216 = store i8 %xor_ln216_1, i4 %state_addr" [hw-impl/src/pynqrypt.cpp:216]   --->   Operation 26 'store' 'store_ln216' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln215 = br void %for.inc.i46" [hw-impl/src/pynqrypt.cpp:215]   --->   Operation 27 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:215) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln215', hw-impl/src/pynqrypt.cpp:215) [11]  (1.78 ns)
	'store' operation ('store_ln215', hw-impl/src/pynqrypt.cpp:215) of variable 'add_ln215', hw-impl/src/pynqrypt.cpp:215 on local variable 'i' [24]  (1.59 ns)

 <State 2>: 6.57ns
The critical path consists of the following:
	'load' operation ('pynqrypt_round_keys_load_7', hw-impl/src/pynqrypt.cpp:216) on array 'pynqrypt_round_keys' [19]  (3.25 ns)
	'xor' operation ('xor_ln216_1', hw-impl/src/pynqrypt.cpp:216) [22]  (0.99 ns)
	'store' operation ('store_ln216', hw-impl/src/pynqrypt.cpp:216) of variable 'xor_ln216_1', hw-impl/src/pynqrypt.cpp:216 on array 'state' [23]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
