#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x578a6873de80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x578a68772420 .scope module, "tb_spi_coax_system" "tb_spi_coax_system" 3 3;
 .timescale -9 -12;
v0x578a687a2180_0 .var "bit_cnt", 5 0;
v0x578a687a2280_0 .net "cdr_locked", 0 0, L_0x578a687b8290;  1 drivers
v0x578a687a2390_0 .var "clk_link", 0 0;
v0x578a687a2430_0 .var "clk_spi", 0 0;
v0x578a687a24d0_0 .var "clk_sys", 0 0;
v0x578a687a25c0_0 .net "cs_n", 0 0, v0x578a6879eaf0_0;  1 drivers
v0x578a687a2660_0 .var "enable", 0 0;
v0x578a687a2700_0 .net "frame_error", 0 0, L_0x578a687b8390;  1 drivers
v0x578a687a27a0_0 .net "link_active", 0 0, L_0x578a687b5ab0;  1 drivers
v0x578a687a2840_0 .var "miso", 0 0;
v0x578a687a28e0_0 .net "mosi", 0 0, v0x578a6879f630_0;  1 drivers
v0x578a687a2980_0 .var "rst_n", 0 0;
v0x578a687a2a20_0 .var/i "rx_count", 31 0;
v0x578a687a2ac0_0 .net "rx_data", 31 0, L_0x578a687b7880;  1 drivers
v0x578a687a2b80_0 .net "rx_valid", 0 0, L_0x578a687b8060;  1 drivers
v0x578a687a2c20_0 .net "sclk", 0 0, L_0x578a687a30d0;  1 drivers
v0x578a687a2cc0_0 .var "sensor_data", 31 0;
v0x578a687a2eb0_0 .net "sync_lost", 0 0, L_0x578a687b8430;  1 drivers
v0x578a687a2fa0_0 .net "tx_frame_cnt", 7 0, L_0x578a687b5b20;  1 drivers
E_0x578a686ecb40 .event anyedge, v0x578a68795c20_0;
E_0x578a686ed810/0 .event negedge, v0x578a6879eaf0_0;
E_0x578a686ed810/1 .event posedge, v0x578a6879f790_0;
E_0x578a686ed810 .event/or E_0x578a686ed810/0, E_0x578a686ed810/1;
E_0x578a686ecf90 .event negedge, v0x578a687926a0_0, v0x578a6879eaf0_0;
S_0x578a68772770 .scope module, "u_top" "top" 3 62, 4 12 0, S_0x578a68772420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "clk_link";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 1 "cs_n";
    .port_info 6 /OUTPUT 1 "sclk";
    .port_info 7 /OUTPUT 1 "mosi";
    .port_info 8 /INPUT 1 "miso";
    .port_info 9 /OUTPUT 32 "rx_data";
    .port_info 10 /OUTPUT 1 "rx_valid";
    .port_info 11 /OUTPUT 1 "link_active";
    .port_info 12 /OUTPUT 1 "cdr_locked";
    .port_info 13 /OUTPUT 1 "frame_error";
    .port_info 14 /OUTPUT 1 "sync_lost";
    .port_info 15 /OUTPUT 8 "tx_frame_cnt";
L_0x578a687b5b90 .functor BUFZ 1, L_0x578a687b57a0, C4<0>, C4<0>, C4<0>;
v0x578a687a0eb0_0 .net "cdr_locked", 0 0, L_0x578a687b8290;  alias, 1 drivers
v0x578a687a0f70_0 .net "clk_link", 0 0, v0x578a687a2390_0;  1 drivers
v0x578a687a1060_0 .net "clk_spi", 0 0, v0x578a687a2430_0;  1 drivers
v0x578a687a1150_0 .net "clk_sys", 0 0, v0x578a687a24d0_0;  1 drivers
v0x578a687a1300_0 .net "cs_n", 0 0, v0x578a6879eaf0_0;  alias, 1 drivers
v0x578a687a1440_0 .net "ddr_n", 0 0, L_0x578a687b5890;  1 drivers
v0x578a687a1530_0 .net "ddr_p", 0 0, L_0x578a687b57a0;  1 drivers
v0x578a687a1620_0 .net "enable", 0 0, v0x578a687a2660_0;  1 drivers
v0x578a687a16c0_0 .net "frame_error", 0 0, L_0x578a687b8390;  alias, 1 drivers
v0x578a687a1760_0 .net "link_active", 0 0, L_0x578a687b5ab0;  alias, 1 drivers
v0x578a687a1800_0 .net "manch_link", 0 0, L_0x578a687b5b90;  1 drivers
v0x578a687a18a0_0 .net "miso", 0 0, v0x578a687a2840_0;  1 drivers
v0x578a687a1990_0 .net "mosi", 0 0, v0x578a6879f630_0;  alias, 1 drivers
v0x578a687a1a80_0 .net "rst_n", 0 0, v0x578a687a2980_0;  1 drivers
v0x578a687a1b20_0 .net "rx_data", 31 0, L_0x578a687b7880;  alias, 1 drivers
v0x578a687a1c10_0 .net "rx_valid", 0 0, L_0x578a687b8060;  alias, 1 drivers
v0x578a687a1d00_0 .net "sclk", 0 0, L_0x578a687a30d0;  alias, 1 drivers
v0x578a687a1f00_0 .net "sync_lost", 0 0, L_0x578a687b8430;  alias, 1 drivers
v0x578a687a1fa0_0 .net "tx_frame_cnt", 7 0, L_0x578a687b5b20;  alias, 1 drivers
S_0x578a68765a70 .scope module, "u_decoder" "rhs2116_link_decoder" 4 75, 5 17 0, S_0x578a68772770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_link";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "manch_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "data_valid";
    .port_info 6 /OUTPUT 1 "cdr_locked";
    .port_info 7 /OUTPUT 1 "frame_error";
    .port_info 8 /OUTPUT 1 "sync_lost";
L_0x578a687b6540 .functor BUFZ 32, v0x578a68795210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578a687b6650 .functor BUFZ 1, v0x578a687952f0_0, C4<0>, C4<0>, C4<0>;
L_0x578a687b8290 .functor BUFZ 1, L_0x578a687b6170, C4<0>, C4<0>, C4<0>;
L_0x578a687b8390 .functor BUFZ 1, v0x578a68795570_0, C4<0>, C4<0>, C4<0>;
L_0x578a687b8430 .functor BUFZ 1, v0x578a68795890_0, C4<0>, C4<0>, C4<0>;
v0x578a68795a50_0 .net "cdr_bit", 0 0, L_0x578a687b5f90;  1 drivers
v0x578a68795b10_0 .net "cdr_bit_valid", 0 0, L_0x578a687b6060;  1 drivers
v0x578a68795c20_0 .net "cdr_locked", 0 0, L_0x578a687b8290;  alias, 1 drivers
v0x578a68795cc0_0 .net "cdr_locked_int", 0 0, L_0x578a687b6170;  1 drivers
v0x578a68795d60_0 .net "clk_link", 0 0, v0x578a687a2390_0;  alias, 1 drivers
v0x578a68795e50_0 .net "clk_sys", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a68795ef0_0 .net "data_out", 31 0, L_0x578a687b7880;  alias, 1 drivers
v0x578a68795f90_0 .net "data_valid", 0 0, L_0x578a687b8060;  alias, 1 drivers
v0x578a68796060_0 .net "fifo_din", 31 0, L_0x578a687b6540;  1 drivers
v0x578a68796130_0 .net "fifo_empty", 0 0, L_0x578a687b76f0;  1 drivers
v0x578a68796200_0 .net "fifo_full", 0 0, L_0x578a687b7b90;  1 drivers
v0x578a687962d0_0 .net "fifo_rd_en", 0 0, L_0x578a687b8160;  1 drivers
v0x578a687963a0_0 .net "fifo_wr_en", 0 0, L_0x578a687b6650;  1 drivers
v0x578a68796470_0 .net "frame_data", 31 0, v0x578a68795210_0;  1 drivers
v0x578a68796540_0 .net "frame_data_valid", 0 0, v0x578a687952f0_0;  1 drivers
v0x578a68796610_0 .net "frame_error", 0 0, L_0x578a687b8390;  alias, 1 drivers
v0x578a687966b0_0 .net "frame_error_int", 0 0, v0x578a68795570_0;  1 drivers
v0x578a68796890_0 .net "manch_in", 0 0, L_0x578a687b5b90;  alias, 1 drivers
v0x578a68796960_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a68796a00_0 .net "sync_lost", 0 0, L_0x578a687b8430;  alias, 1 drivers
v0x578a68796aa0_0 .net "sync_lost_int", 0 0, v0x578a68795890_0;  1 drivers
L_0x578a687b8160 .reduce/nor L_0x578a687b76f0;
S_0x578a68734b20 .scope module, "u_async_fifo" "async_fifo_generic" 5 88, 6 18 0, S_0x578a68765a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_wr";
    .port_info 1 /INPUT 1 "rst_wr_n";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "clk_rd";
    .port_info 7 /INPUT 1 "rst_rd_n";
    .port_info 8 /OUTPUT 32 "dout";
    .port_info 9 /INPUT 1 "rd_en";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "valid";
P_0x578a6875c5e0 .param/l "ADDR_WIDTH" 0 6 20, +C4<00000000000000000000000000000100>;
P_0x578a6875c620 .param/l "ALMOST_FULL_THRESHOLD" 1 6 44, +C4<0000000000000000000000000000000001110>;
P_0x578a6875c660 .param/l "DATA_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x578a6875c6a0 .param/l "FIFO_DEPTH" 1 6 43, +C4<000000000000000000000000000000010000>;
P_0x578a6875c6e0 .param/l "PTR_WIDTH" 1 6 42, +C4<000000000000000000000000000000101>;
L_0x578a687b6850 .functor AND 1, L_0x578a687b6650, L_0x578a687b6760, C4<1>, C4<1>;
L_0x578a687b6b40 .functor XOR 5, L_0x578a687b6d20, L_0x578a687b6aa0, C4<00000>, C4<00000>;
L_0x578a687b6fe0 .functor AND 1, L_0x578a687b8160, L_0x578a687b6eb0, C4<1>, C4<1>;
L_0x578a687b7320 .functor XOR 5, L_0x578a687b7520, L_0x578a687b7280, C4<00000>, C4<00000>;
L_0x578a687b78f0 .functor NOT 2, L_0x578a687b7790, C4<00>, C4<00>, C4<00>;
L_0x578a687b7880 .functor BUFZ 32, v0x578a68791e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578a687b8060 .functor BUFZ 1, v0x578a687925e0_0, C4<0>, C4<0>, C4<0>;
v0x578a687616f0_0 .net *"_ivl_1", 0 0, L_0x578a687b6760;  1 drivers
v0x578a687739d0_0 .net *"_ivl_12", 4 0, L_0x578a687b6d20;  1 drivers
v0x578a68773a70_0 .net *"_ivl_14", 3 0, L_0x578a687b6c00;  1 drivers
L_0x7437c1c9d6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a68774e00_0 .net *"_ivl_16", 0 0, L_0x7437c1c9d6d8;  1 drivers
v0x578a68774ea0_0 .net *"_ivl_21", 0 0, L_0x578a687b6eb0;  1 drivers
v0x578a68775700_0 .net *"_ivl_23", 0 0, L_0x578a687b6fe0;  1 drivers
L_0x7437c1c9d720 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x578a687757d0_0 .net/2u *"_ivl_24", 4 0, L_0x7437c1c9d720;  1 drivers
L_0x7437c1c9d768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x578a68790b20_0 .net/2u *"_ivl_26", 4 0, L_0x7437c1c9d768;  1 drivers
v0x578a68790c00_0 .net *"_ivl_28", 4 0, L_0x578a687b70f0;  1 drivers
v0x578a68790ce0_0 .net *"_ivl_3", 0 0, L_0x578a687b6850;  1 drivers
v0x578a68790da0_0 .net *"_ivl_32", 4 0, L_0x578a687b7520;  1 drivers
v0x578a68790e80_0 .net *"_ivl_34", 3 0, L_0x578a687b7430;  1 drivers
L_0x7437c1c9d7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a68790f60_0 .net *"_ivl_36", 0 0, L_0x7437c1c9d7b0;  1 drivers
L_0x7437c1c9d648 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x578a68791040_0 .net/2u *"_ivl_4", 4 0, L_0x7437c1c9d648;  1 drivers
v0x578a68791120_0 .net *"_ivl_43", 1 0, L_0x578a687b7790;  1 drivers
v0x578a68791200_0 .net *"_ivl_44", 1 0, L_0x578a687b78f0;  1 drivers
v0x578a687912e0_0 .net *"_ivl_47", 2 0, L_0x578a687b79b0;  1 drivers
v0x578a687913c0_0 .net *"_ivl_48", 4 0, L_0x578a687b7a50;  1 drivers
L_0x7437c1c9d7f8 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x578a687914a0_0 .net/2u *"_ivl_54", 4 0, L_0x7437c1c9d7f8;  1 drivers
L_0x7437c1c9d690 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x578a68791580_0 .net/2u *"_ivl_6", 4 0, L_0x7437c1c9d690;  1 drivers
v0x578a68791660_0 .net *"_ivl_8", 4 0, L_0x578a687b6910;  1 drivers
v0x578a68791740_0 .net "almost_full", 0 0, L_0x578a687b7e50;  1 drivers
v0x578a68791800_0 .net "clk_rd", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a687918c0_0 .net "clk_wr", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a68791960_0 .net "din", 31 0, L_0x578a687b6540;  alias, 1 drivers
v0x578a68791a20_0 .net "dout", 31 0, L_0x578a687b7880;  alias, 1 drivers
v0x578a68791b00_0 .net "empty", 0 0, L_0x578a687b76f0;  alias, 1 drivers
v0x578a68791bc0_0 .net "full", 0 0, L_0x578a687b7b90;  alias, 1 drivers
v0x578a68791c80_0 .var/i "i", 31 0;
v0x578a68791d60 .array "mem", 15 0, 31 0;
v0x578a68791e20_0 .var "rd_data_reg", 31 0;
v0x578a68791f00_0 .net "rd_en", 0 0, L_0x578a687b8160;  alias, 1 drivers
v0x578a68791fc0_0 .var "rd_gray_wr1", 4 0;
v0x578a687920a0_0 .var "rd_gray_wr2", 4 0;
v0x578a68792180_0 .var "rd_ptr_bin", 4 0;
v0x578a68792260_0 .net "rd_ptr_bin_next", 4 0, L_0x578a687b7280;  1 drivers
v0x578a68792340_0 .var "rd_ptr_bin_wr", 4 0;
v0x578a68792420_0 .var "rd_ptr_gray", 4 0;
v0x578a68792500_0 .net "rd_ptr_gray_next", 4 0, L_0x578a687b7320;  1 drivers
v0x578a687925e0_0 .var "rd_valid_reg", 0 0;
v0x578a687926a0_0 .net "rst_rd_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a68792760_0 .net "rst_wr_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a68792830_0 .net "used_words_wr", 4 0, L_0x578a687b7cd0;  1 drivers
v0x578a687928f0_0 .net "valid", 0 0, L_0x578a687b8060;  alias, 1 drivers
v0x578a687929b0_0 .net "wr_en", 0 0, L_0x578a687b6650;  alias, 1 drivers
v0x578a68792a70_0 .var "wr_gray_rd1", 4 0;
v0x578a68792b50_0 .var "wr_gray_rd2", 4 0;
v0x578a68792c30_0 .var "wr_ptr_bin", 4 0;
v0x578a68792d10_0 .net "wr_ptr_bin_next", 4 0, L_0x578a687b6aa0;  1 drivers
v0x578a68792df0_0 .var "wr_ptr_gray", 4 0;
v0x578a68792ed0_0 .net "wr_ptr_gray_next", 4 0, L_0x578a687b6b40;  1 drivers
E_0x578a686edff0 .event anyedge, v0x578a687920a0_0, v0x578a68792340_0;
E_0x578a686a78c0/0 .event negedge, v0x578a687926a0_0;
E_0x578a686a78c0/1 .event posedge, v0x578a68791800_0;
E_0x578a686a78c0 .event/or E_0x578a686a78c0/0, E_0x578a686a78c0/1;
L_0x578a687b6760 .reduce/nor L_0x578a687b7b90;
L_0x578a687b6910 .functor MUXZ 5, L_0x7437c1c9d690, L_0x7437c1c9d648, L_0x578a687b6850, C4<>;
L_0x578a687b6aa0 .arith/sum 5, v0x578a68792c30_0, L_0x578a687b6910;
L_0x578a687b6c00 .part L_0x578a687b6aa0, 1, 4;
L_0x578a687b6d20 .concat [ 4 1 0 0], L_0x578a687b6c00, L_0x7437c1c9d6d8;
L_0x578a687b6eb0 .reduce/nor L_0x578a687b76f0;
L_0x578a687b70f0 .functor MUXZ 5, L_0x7437c1c9d768, L_0x7437c1c9d720, L_0x578a687b6fe0, C4<>;
L_0x578a687b7280 .arith/sum 5, v0x578a68792180_0, L_0x578a687b70f0;
L_0x578a687b7430 .part L_0x578a687b7280, 1, 4;
L_0x578a687b7520 .concat [ 4 1 0 0], L_0x578a687b7430, L_0x7437c1c9d7b0;
L_0x578a687b76f0 .cmp/eq 5, v0x578a68792420_0, v0x578a68792b50_0;
L_0x578a687b7790 .part v0x578a68792b50_0, 3, 2;
L_0x578a687b79b0 .part v0x578a68792b50_0, 0, 3;
L_0x578a687b7a50 .concat [ 3 2 0 0], L_0x578a687b79b0, L_0x578a687b78f0;
L_0x578a687b7b90 .cmp/eq 5, L_0x578a687b6b40, L_0x578a687b7a50;
L_0x578a687b7cd0 .arith/sub 5, v0x578a68792c30_0, v0x578a68792340_0;
L_0x578a687b7e50 .cmp/ge 5, L_0x578a687b7cd0, L_0x7437c1c9d7f8;
S_0x578a6874faa0 .scope module, "u_cdr" "cdr_4x_oversampling" 5 43, 7 19 0, S_0x578a68765a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_link";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "manch_in";
    .port_info 3 /OUTPUT 1 "bit_out";
    .port_info 4 /OUTPUT 1 "bit_valid";
    .port_info 5 /OUTPUT 1 "locked";
P_0x578a68710650 .param/l "STATE_LOCKED" 1 7 106, C4<10>;
P_0x578a68710690 .param/l "STATE_LOCKING" 1 7 105, C4<01>;
P_0x578a687106d0 .param/l "STATE_UNLOCKED" 1 7 104, C4<00>;
L_0x578a687b5d90 .functor XOR 1, L_0x578a687b5c00, L_0x578a687b5ca0, C4<0>, C4<0>;
L_0x578a687b6060 .functor AND 1, L_0x578a687b6170, L_0x578a687b5ea0, C4<1>, C4<1>;
v0x578a687933a0_0 .net *"_ivl_1", 0 0, L_0x578a687b5c00;  1 drivers
L_0x7437c1c9d600 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x578a687934a0_0 .net/2u *"_ivl_14", 1 0, L_0x7437c1c9d600;  1 drivers
v0x578a68793580_0 .net *"_ivl_3", 0 0, L_0x578a687b5ca0;  1 drivers
L_0x7437c1c9d5b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x578a68793670_0 .net/2u *"_ivl_6", 1 0, L_0x7437c1c9d5b8;  1 drivers
v0x578a68793750_0 .net "at_bit_center", 0 0, L_0x578a687b5ea0;  1 drivers
v0x578a68793810_0 .net "bit_out", 0 0, L_0x578a687b5f90;  alias, 1 drivers
v0x578a687938d0_0 .net "bit_valid", 0 0, L_0x578a687b6060;  alias, 1 drivers
v0x578a68793990_0 .net "clk_link", 0 0, v0x578a687a2390_0;  alias, 1 drivers
v0x578a68793a50_0 .var "lock_state", 1 0;
v0x578a68793b30_0 .var "lock_timer", 7 0;
v0x578a68793c10_0 .net "locked", 0 0, L_0x578a687b6170;  alias, 1 drivers
v0x578a68793cd0_0 .net "manch_in", 0 0, L_0x578a687b5b90;  alias, 1 drivers
v0x578a68793d90_0 .var/s "phase_quality", 5 0;
v0x578a68793e70_0 .var "phase_sel", 1 0;
v0x578a68793f50_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a68793ff0_0 .var "sample_cnt", 1 0;
v0x578a687940d0_0 .var "sample_shift", 3 0;
v0x578a687941b0_0 .net "transition", 0 0, L_0x578a687b5d90;  1 drivers
E_0x578a68793340 .event posedge, v0x578a68793990_0;
L_0x578a687b5c00 .part v0x578a687940d0_0, 3, 1;
L_0x578a687b5ca0 .part v0x578a687940d0_0, 2, 1;
L_0x578a687b5ea0 .cmp/eq 2, v0x578a68793ff0_0, L_0x7437c1c9d5b8;
L_0x578a687b5f90 .part/v v0x578a687940d0_0, v0x578a68793e70_0, 1;
L_0x578a687b6170 .cmp/eq 2, v0x578a68793a50_0, L_0x7437c1c9d600;
S_0x578a6874fdf0 .scope module, "u_frame_sync" "frame_sync_100m" 5 60, 8 20 0, S_0x578a68765a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "bit_in";
    .port_info 3 /INPUT 1 "bit_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "data_valid";
    .port_info 6 /OUTPUT 1 "frame_error";
    .port_info 7 /OUTPUT 1 "sync_lost";
P_0x578a68778600 .param/l "SEARCH" 1 8 36, C4<00>;
P_0x578a68778640 .param/l "SYNC" 1 8 37, C4<01>;
P_0x578a68778680 .param/l "SYNC_PATTERN" 1 8 31, C4<10101010>;
P_0x578a687786c0 .param/l "VERIFY" 1 8 38, C4<10>;
v0x578a68794bf0_0 .net *"_ivl_1", 47 0, L_0x578a687b6260;  1 drivers
v0x578a68794cf0_0 .net *"_ivl_2", 47 0, L_0x578a687b6330;  1 drivers
v0x578a68794dd0_0 .var "bit_cnt", 5 0;
v0x578a68794ec0_0 .net "bit_in", 0 0, L_0x578a687b5f90;  alias, 1 drivers
v0x578a68794f90_0 .net "bit_valid", 0 0, L_0x578a687b6060;  alias, 1 drivers
v0x578a68795080_0 .net "calc_crc", 7 0, L_0x578a687b6450;  1 drivers
v0x578a68795120_0 .net "clk_sys", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a68795210_0 .var "data_out", 31 0;
v0x578a687952f0_0 .var "data_valid", 0 0;
v0x578a687953b0_0 .var "error_cnt", 3 0;
v0x578a68795490_0 .var "frame_cnt", 7 0;
v0x578a68795570_0 .var "frame_error", 0 0;
v0x578a68795630_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a687956d0_0 .var "shift_reg", 55 0;
v0x578a687957b0_0 .var "state", 1 0;
v0x578a68795890_0 .var "sync_lost", 0 0;
E_0x578a6877eec0 .event posedge, v0x578a68791800_0;
L_0x578a687b6260 .part v0x578a687956d0_0, 8, 48;
L_0x578a687b6330 .concat [ 48 0 0 0], L_0x578a687b6260;
L_0x578a687b6450 .ufunc/vec4 TD_tb_spi_coax_system.u_top.u_decoder.u_frame_sync.crc8_48bit, 8, L_0x578a687b6330 (v0x578a68794a50_0) S_0x578a68794670;
S_0x578a68794670 .scope function.vec4.s8, "crc8_48bit" "crc8_48bit" 8 62, 8 62 0, S_0x578a6874fdf0;
 .timescale -9 -12;
v0x578a68794870_0 .var "crc", 7 0;
; Variable crc8_48bit is vec4 return value of scope S_0x578a68794670
v0x578a68794a50_0 .var "data", 47 0;
v0x578a68794b10_0 .var/i "i", 31 0;
TD_tb_spi_coax_system.u_top.u_decoder.u_frame_sync.crc8_48bit ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x578a68794870_0, 0, 8;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0x578a68794b10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x578a68794b10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x578a68794870_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x578a68794a50_0;
    %load/vec4 v0x578a68794b10_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x578a68794870_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x578a68794870_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x578a68794870_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x578a68794870_0, 0, 8;
T_0.3 ;
    %load/vec4 v0x578a68794b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x578a68794b10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x578a68794870_0;
    %ret/vec4 0, 0, 8;  Assign to crc8_48bit (store_vec4_to_lval)
    %end;
S_0x578a68796b70 .scope module, "u_encoder" "rhs2116_link_encoder" 4 50, 9 17 0, S_0x578a68772770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "cs_n";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "mosi";
    .port_info 7 /INPUT 1 "miso";
    .port_info 8 /OUTPUT 1 "ddr_p";
    .port_info 9 /OUTPUT 1 "ddr_n";
    .port_info 10 /OUTPUT 1 "link_active";
    .port_info 11 /OUTPUT 8 "frame_count";
L_0x578a687b5ab0 .functor BUFZ 1, v0x578a687a2660_0, C4<0>, C4<0>, C4<0>;
L_0x578a687b5b20 .functor BUFZ 8, L_0x578a687b53f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x578a687a00d0_0 .net "clk_spi", 0 0, v0x578a687a2430_0;  alias, 1 drivers
v0x578a687a0190_0 .net "clk_sys", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a687a0230_0 .net "cs_n", 0 0, v0x578a6879eaf0_0;  alias, 1 drivers
v0x578a687a0300_0 .net "ddr_n", 0 0, L_0x578a687b5890;  alias, 1 drivers
v0x578a687a03d0_0 .net "ddr_p", 0 0, L_0x578a687b57a0;  alias, 1 drivers
v0x578a687a0470_0 .net "enable", 0 0, v0x578a687a2660_0;  alias, 1 drivers
v0x578a687a0560_0 .net "frame_count", 7 0, L_0x578a687b5b20;  alias, 1 drivers
v0x578a687a0600_0 .net "link_active", 0 0, L_0x578a687b5ab0;  alias, 1 drivers
v0x578a687a06a0_0 .net "miso", 0 0, v0x578a687a2840_0;  alias, 1 drivers
v0x578a687a0740_0 .net "mosi", 0 0, v0x578a6879f630_0;  alias, 1 drivers
v0x578a687a0810_0 .net "packer_bit", 0 0, v0x578a6879bea0_0;  1 drivers
v0x578a687a08b0_0 .net "packer_frame_cnt", 7 0, L_0x578a687b53f0;  1 drivers
v0x578a687a0950_0 .net "packer_ready", 0 0, L_0x578a687b5990;  1 drivers
v0x578a687a0a40_0 .net "packer_valid", 0 0, v0x578a6879c020_0;  1 drivers
v0x578a687a0b30_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a687a0bd0_0 .net "sclk", 0 0, L_0x578a687a30d0;  alias, 1 drivers
v0x578a687a0c70_0 .net "spi_data", 31 0, v0x578a6879ec90_0;  1 drivers
v0x578a687a0d10_0 .net "spi_valid", 0 0, v0x578a6879ef40_0;  1 drivers
S_0x578a68796e30 .scope module, "u_frame_packer" "frame_packer_100m" 9 68, 10 14 0, S_0x578a68796b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "din_valid";
    .port_info 5 /OUTPUT 1 "tx_bit";
    .port_info 6 /OUTPUT 1 "tx_bit_valid";
    .port_info 7 /INPUT 1 "tx_bit_ready";
    .port_info 8 /OUTPUT 8 "frame_count";
P_0x578a6876a980 .param/l "CRC_POLY" 1 10 37, C4<00000111>;
P_0x578a6876a9c0 .param/l "IDLE" 1 10 99, C4<00>;
P_0x578a6876aa00 .param/l "LOAD" 1 10 100, C4<01>;
P_0x578a6876aa40 .param/l "SEND" 1 10 101, C4<10>;
P_0x578a6876aa80 .param/l "SYNC_BYTE" 1 10 36, C4<10101010>;
L_0x578a687b5290 .functor BUFZ 32, v0x578a68799c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578a687b53f0 .functor BUFZ 8, v0x578a6879ba60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x578a6879b110_0 .var "bit_cnt", 5 0;
o0x7437c1ce7ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x578a6879b210_0 .net "clk_spi", 0 0, o0x7437c1ce7ba8;  0 drivers
v0x578a6879b2d0_0 .net "clk_sys", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a6879b3a0_0 .net "convert_crc", 7 0, L_0x578a687b5300;  1 drivers
v0x578a6879b440_0 .net "convert_data", 31 0, L_0x578a687b5290;  1 drivers
v0x578a6879b500_0 .net "din", 31 0, v0x578a6879ec90_0;  alias, 1 drivers
v0x578a6879b5c0_0 .net "din_valid", 0 0, v0x578a6879ef40_0;  alias, 1 drivers
v0x578a6879b690_0 .net "fifo_dout", 31 0, v0x578a68799c20_0;  1 drivers
v0x578a6879b760_0 .net "fifo_empty", 0 0, L_0x578a687b4760;  1 drivers
v0x578a6879b8c0_0 .net "fifo_full", 0 0, L_0x578a687b4c80;  1 drivers
v0x578a6879b990_0 .var "fifo_rd_en", 0 0;
v0x578a6879ba60_0 .var "frame_cnt", 7 0;
v0x578a6879bb00_0 .net "frame_count", 7 0, L_0x578a687b53f0;  alias, 1 drivers
v0x578a6879bba0_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a6879bc40_0 .var "sending", 0 0;
v0x578a6879bce0_0 .var "shift_reg", 55 0;
v0x578a6879bdc0_0 .var "state", 1 0;
v0x578a6879bea0_0 .var "tx_bit", 0 0;
v0x578a6879bf60_0 .net "tx_bit_ready", 0 0, L_0x578a687b5990;  alias, 1 drivers
v0x578a6879c020_0 .var "tx_bit_valid", 0 0;
L_0x578a687b5300 .ufunc/vec4 TD_tb_spi_coax_system.u_top.u_encoder.u_frame_packer.calc_crc8, 8, L_0x578a687b5290, v0x578a6879ba60_0 (v0x578a687977f0_0, v0x578a68797650_0) S_0x578a68797350;
S_0x578a68797350 .scope function.vec4.s8, "calc_crc8" "calc_crc8" 10 77, 10 77 0, S_0x578a68796e30;
 .timescale -9 -12;
; Variable calc_crc8 is vec4 return value of scope S_0x578a68797350
v0x578a68797650_0 .var "cnt", 7 0;
v0x578a68797730_0 .var "crc", 7 0;
v0x578a687977f0_0 .var "data", 31 0;
v0x578a687978d0_0 .var/i "i", 31 0;
v0x578a68797a00_0 .var "msg", 39 0;
TD_tb_spi_coax_system.u_top.u_encoder.u_frame_packer.calc_crc8 ;
    %load/vec4 v0x578a68797650_0;
    %load/vec4 v0x578a687977f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x578a68797a00_0, 0, 40;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x578a68797730_0, 0, 8;
    %pushi/vec4 39, 0, 32;
    %store/vec4 v0x578a687978d0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x578a687978d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x578a68797730_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x578a68797a00_0;
    %load/vec4 v0x578a687978d0_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x578a68797730_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x578a68797730_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x578a68797730_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x578a68797730_0, 0, 8;
T_1.7 ;
    %load/vec4 v0x578a687978d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x578a687978d0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0x578a68797730_0;
    %ret/vec4 0, 0, 8;  Assign to calc_crc8 (store_vec4_to_lval)
    %end;
S_0x578a68797ae0 .scope module, "u_async_fifo" "async_fifo_generic" 10 50, 6 18 0, S_0x578a68796e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_wr";
    .port_info 1 /INPUT 1 "rst_wr_n";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "clk_rd";
    .port_info 7 /INPUT 1 "rst_rd_n";
    .port_info 8 /OUTPUT 32 "dout";
    .port_info 9 /INPUT 1 "rd_en";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "valid";
P_0x578a687554e0 .param/l "ADDR_WIDTH" 0 6 20, +C4<00000000000000000000000000000100>;
P_0x578a68755520 .param/l "ALMOST_FULL_THRESHOLD" 1 6 44, +C4<0000000000000000000000000000000001110>;
P_0x578a68755560 .param/l "DATA_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x578a687555a0 .param/l "FIFO_DEPTH" 1 6 43, +C4<000000000000000000000000000000010000>;
P_0x578a687555e0 .param/l "PTR_WIDTH" 1 6 42, +C4<000000000000000000000000000000101>;
L_0x578a687755e0 .functor AND 1, v0x578a6879ef40_0, L_0x578a687b38e0, C4<1>, C4<1>;
L_0x578a686dfef0 .functor XOR 5, L_0x578a687b3e00, L_0x578a687b3bf0, C4<00000>, C4<00000>;
L_0x578a686eba20 .functor AND 1, v0x578a6879b990_0, L_0x578a687b3f90, C4<1>, C4<1>;
L_0x578a687b4390 .functor XOR 5, L_0x578a687b4590, L_0x578a687b42f0, C4<00000>, C4<00000>;
L_0x578a687b4960 .functor NOT 2, L_0x578a687b4800, C4<00>, C4<00>, C4<00>;
L_0x578a687b5220 .functor BUFZ 1, v0x578a6879a5f0_0, C4<0>, C4<0>, C4<0>;
v0x578a68797e10_0 .net *"_ivl_1", 0 0, L_0x578a687b38e0;  1 drivers
v0x578a68798290_0 .net *"_ivl_12", 4 0, L_0x578a687b3e00;  1 drivers
v0x578a68798370_0 .net *"_ivl_14", 3 0, L_0x578a687b3ce0;  1 drivers
L_0x7437c1c9d378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a68798460_0 .net *"_ivl_16", 0 0, L_0x7437c1c9d378;  1 drivers
v0x578a68798540_0 .net *"_ivl_21", 0 0, L_0x578a687b3f90;  1 drivers
v0x578a68798650_0 .net *"_ivl_23", 0 0, L_0x578a686eba20;  1 drivers
L_0x7437c1c9d3c0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x578a68798710_0 .net/2u *"_ivl_24", 4 0, L_0x7437c1c9d3c0;  1 drivers
L_0x7437c1c9d408 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x578a687987f0_0 .net/2u *"_ivl_26", 4 0, L_0x7437c1c9d408;  1 drivers
v0x578a687988d0_0 .net *"_ivl_28", 4 0, L_0x578a687b4160;  1 drivers
v0x578a687989b0_0 .net *"_ivl_3", 0 0, L_0x578a687755e0;  1 drivers
v0x578a68798a70_0 .net *"_ivl_32", 4 0, L_0x578a687b4590;  1 drivers
v0x578a68798b50_0 .net *"_ivl_34", 3 0, L_0x578a687b44a0;  1 drivers
L_0x7437c1c9d450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a68798c30_0 .net *"_ivl_36", 0 0, L_0x7437c1c9d450;  1 drivers
L_0x7437c1c9d2e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x578a68798d10_0 .net/2u *"_ivl_4", 4 0, L_0x7437c1c9d2e8;  1 drivers
v0x578a68798df0_0 .net *"_ivl_43", 1 0, L_0x578a687b4800;  1 drivers
v0x578a68798ed0_0 .net *"_ivl_44", 1 0, L_0x578a687b4960;  1 drivers
v0x578a68798fb0_0 .net *"_ivl_47", 2 0, L_0x578a687b4a20;  1 drivers
v0x578a687991a0_0 .net *"_ivl_48", 4 0, L_0x578a687b4ac0;  1 drivers
L_0x7437c1c9d498 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x578a68799280_0 .net/2u *"_ivl_54", 4 0, L_0x7437c1c9d498;  1 drivers
L_0x7437c1c9d330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x578a68799360_0 .net/2u *"_ivl_6", 4 0, L_0x7437c1c9d330;  1 drivers
v0x578a68799440_0 .net *"_ivl_8", 4 0, L_0x578a687b3a60;  1 drivers
v0x578a68799520_0 .net "almost_full", 0 0, L_0x578a687b5050;  1 drivers
v0x578a687995e0_0 .net "clk_rd", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a68799680_0 .net "clk_wr", 0 0, o0x7437c1ce7ba8;  alias, 0 drivers
v0x578a68799740_0 .net "din", 31 0, v0x578a6879ec90_0;  alias, 1 drivers
v0x578a68799820_0 .net "dout", 31 0, v0x578a68799c20_0;  alias, 1 drivers
v0x578a68799900_0 .net "empty", 0 0, L_0x578a687b4760;  alias, 1 drivers
v0x578a687999c0_0 .net "full", 0 0, L_0x578a687b4c80;  alias, 1 drivers
v0x578a68799a80_0 .var/i "i", 31 0;
v0x578a68799b60 .array "mem", 15 0, 31 0;
v0x578a68799c20_0 .var "rd_data_reg", 31 0;
v0x578a68799d00_0 .net "rd_en", 0 0, v0x578a6879b990_0;  1 drivers
v0x578a68799dc0_0 .var "rd_gray_wr1", 4 0;
v0x578a6879a0b0_0 .var "rd_gray_wr2", 4 0;
v0x578a6879a190_0 .var "rd_ptr_bin", 4 0;
v0x578a6879a270_0 .net "rd_ptr_bin_next", 4 0, L_0x578a687b42f0;  1 drivers
v0x578a6879a350_0 .var "rd_ptr_bin_wr", 4 0;
v0x578a6879a430_0 .var "rd_ptr_gray", 4 0;
v0x578a6879a510_0 .net "rd_ptr_gray_next", 4 0, L_0x578a687b4390;  1 drivers
v0x578a6879a5f0_0 .var "rd_valid_reg", 0 0;
v0x578a6879a6b0_0 .net "rst_rd_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a6879a750_0 .net "rst_wr_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a6879a7f0_0 .net "used_words_wr", 4 0, L_0x578a687b4dc0;  1 drivers
v0x578a6879a8d0_0 .net "valid", 0 0, L_0x578a687b5220;  1 drivers
v0x578a6879a990_0 .net "wr_en", 0 0, v0x578a6879ef40_0;  alias, 1 drivers
v0x578a6879aa50_0 .var "wr_gray_rd1", 4 0;
v0x578a6879ab30_0 .var "wr_gray_rd2", 4 0;
v0x578a6879ac10_0 .var "wr_ptr_bin", 4 0;
v0x578a6879acf0_0 .net "wr_ptr_bin_next", 4 0, L_0x578a687b3bf0;  1 drivers
v0x578a6879add0_0 .var "wr_ptr_gray", 4 0;
v0x578a6879aeb0_0 .net "wr_ptr_gray_next", 4 0, L_0x578a686dfef0;  1 drivers
E_0x578a68798190 .event anyedge, v0x578a6879a0b0_0, v0x578a6879a350_0;
E_0x578a687981f0/0 .event negedge, v0x578a687926a0_0;
E_0x578a687981f0/1 .event posedge, v0x578a68799680_0;
E_0x578a687981f0 .event/or E_0x578a687981f0/0, E_0x578a687981f0/1;
L_0x578a687b38e0 .reduce/nor L_0x578a687b4c80;
L_0x578a687b3a60 .functor MUXZ 5, L_0x7437c1c9d330, L_0x7437c1c9d2e8, L_0x578a687755e0, C4<>;
L_0x578a687b3bf0 .arith/sum 5, v0x578a6879ac10_0, L_0x578a687b3a60;
L_0x578a687b3ce0 .part L_0x578a687b3bf0, 1, 4;
L_0x578a687b3e00 .concat [ 4 1 0 0], L_0x578a687b3ce0, L_0x7437c1c9d378;
L_0x578a687b3f90 .reduce/nor L_0x578a687b4760;
L_0x578a687b4160 .functor MUXZ 5, L_0x7437c1c9d408, L_0x7437c1c9d3c0, L_0x578a686eba20, C4<>;
L_0x578a687b42f0 .arith/sum 5, v0x578a6879a190_0, L_0x578a687b4160;
L_0x578a687b44a0 .part L_0x578a687b42f0, 1, 4;
L_0x578a687b4590 .concat [ 4 1 0 0], L_0x578a687b44a0, L_0x7437c1c9d450;
L_0x578a687b4760 .cmp/eq 5, v0x578a6879a430_0, v0x578a6879ab30_0;
L_0x578a687b4800 .part v0x578a6879ab30_0, 3, 2;
L_0x578a687b4a20 .part v0x578a6879ab30_0, 0, 3;
L_0x578a687b4ac0 .concat [ 3 2 0 0], L_0x578a687b4a20, L_0x578a687b4960;
L_0x578a687b4c80 .cmp/eq 5, L_0x578a686dfef0, L_0x578a687b4ac0;
L_0x578a687b4dc0 .arith/sub 5, v0x578a6879ac10_0, v0x578a6879a350_0;
L_0x578a687b5050 .cmp/ge 5, L_0x578a687b4dc0, L_0x7437c1c9d498;
S_0x578a6879c200 .scope module, "u_manchester" "manchester_encoder_100m" 9 82, 11 15 0, S_0x578a68796b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_en";
    .port_info 3 /INPUT 1 "bit_in";
    .port_info 4 /INPUT 1 "bit_valid";
    .port_info 5 /OUTPUT 1 "bit_ready";
    .port_info 6 /OUTPUT 1 "ddr_p";
    .port_info 7 /OUTPUT 1 "ddr_n";
L_0x578a687b55f0 .functor NOT 1, v0x578a6879bea0_0, C4<0>, C4<0>, C4<0>;
L_0x578a687b5890 .functor NOT 1, L_0x578a687b57a0, C4<0>, C4<0>, C4<0>;
L_0x7437c1c9d4e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x578a6879c480_0 .net/2u *"_ivl_0", 1 0, L_0x7437c1c9d4e0;  1 drivers
L_0x7437c1c9d570 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x578a6879c560_0 .net/2u *"_ivl_14", 1 0, L_0x7437c1c9d570;  1 drivers
v0x578a6879c640_0 .net *"_ivl_4", 0 0, L_0x578a687b55f0;  1 drivers
v0x578a6879c730_0 .net *"_ivl_6", 0 0, L_0x578a687b5660;  1 drivers
L_0x7437c1c9d528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a6879c810_0 .net/2u *"_ivl_8", 0 0, L_0x7437c1c9d528;  1 drivers
v0x578a6879c940_0 .net "bit_in", 0 0, v0x578a6879bea0_0;  alias, 1 drivers
v0x578a6879c9e0_0 .net "bit_ready", 0 0, L_0x578a687b5990;  alias, 1 drivers
v0x578a6879cab0_0 .net "bit_valid", 0 0, v0x578a6879c020_0;  alias, 1 drivers
v0x578a6879cb80_0 .net "clk_sys", 0 0, v0x578a687a24d0_0;  alias, 1 drivers
v0x578a6879cc20_0 .net "ddr_n", 0 0, L_0x578a687b5890;  alias, 1 drivers
v0x578a6879ccc0_0 .net "ddr_p", 0 0, L_0x578a687b57a0;  alias, 1 drivers
v0x578a6879cd60_0 .net "first_half", 0 0, L_0x578a687b5500;  1 drivers
v0x578a6879ce00_0 .var "half_cnt", 1 0;
v0x578a6879cee0_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a6879d090_0 .net "tx_en", 0 0, v0x578a687a2660_0;  alias, 1 drivers
L_0x578a687b5500 .cmp/gt 2, L_0x7437c1c9d4e0, v0x578a6879ce00_0;
L_0x578a687b5660 .functor MUXZ 1, L_0x578a687b55f0, v0x578a6879bea0_0, L_0x578a687b5500, C4<>;
L_0x578a687b57a0 .functor MUXZ 1, L_0x7437c1c9d528, L_0x578a687b5660, v0x578a687a2660_0, C4<>;
L_0x578a687b5990 .cmp/eq 2, v0x578a6879ce00_0, L_0x7437c1c9d570;
S_0x578a6879d250 .scope module, "u_spi_master" "spi_master_rhs2116" 9 47, 12 19 0, S_0x578a68796b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "cs_n";
    .port_info 4 /OUTPUT 1 "sclk";
    .port_info 5 /OUTPUT 1 "mosi";
    .port_info 6 /INPUT 1 "miso";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "data_valid";
P_0x578a6879d410 .param/l "CMD_CONVERT" 1 12 38, C4<00>;
P_0x578a6879d450 .param/l "CMD_PADDING" 1 12 39, C4<0000000000000000>;
P_0x578a6879d490 .param/l "DISCARD_FRAMES" 1 12 41, C4<00000010>;
P_0x578a6879d4d0 .param/l "DONE" 1 12 97, C4<100>;
P_0x578a6879d510 .param/l "GAP" 1 12 96, C4<011>;
P_0x578a6879d550 .param/l "GAP_CYCLES" 1 12 40, C4<001111>;
P_0x578a6879d590 .param/l "IDLE" 1 12 93, C4<000>;
P_0x578a6879d5d0 .param/l "LOAD" 1 12 94, C4<001>;
P_0x578a6879d610 .param/l "SCLK_DIV_MAX" 1 12 42, C4<11>;
P_0x578a6879d650 .param/l "SCLK_FALLING_EDGE" 1 12 44, C4<11>;
P_0x578a6879d690 .param/l "SCLK_RISING_EDGE" 1 12 43, C4<01>;
P_0x578a6879d6d0 .param/l "XFER" 1 12 95, C4<010>;
L_0x578a68760c20 .functor BUFZ 1, v0x578a6879f230_0, C4<0>, C4<0>, C4<0>;
L_0x7437c1c9d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578a6879de80_0 .net/2u *"_ivl_12", 1 0, L_0x7437c1c9d0a8;  1 drivers
L_0x7437c1c9d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a6879df80_0 .net/2u *"_ivl_14", 0 0, L_0x7437c1c9d0f0;  1 drivers
L_0x7437c1c9d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a6879e060_0 .net/2u *"_ivl_16", 0 0, L_0x7437c1c9d138;  1 drivers
L_0x7437c1c9d180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x578a6879e120_0 .net/2u *"_ivl_18", 0 0, L_0x7437c1c9d180;  1 drivers
L_0x7437c1c9d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578a6879e200_0 .net/2u *"_ivl_20", 0 0, L_0x7437c1c9d1c8;  1 drivers
L_0x7437c1c9d210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x578a6879e330_0 .net/2u *"_ivl_22", 3 0, L_0x7437c1c9d210;  1 drivers
L_0x7437c1c9d258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578a6879e410_0 .net/2u *"_ivl_24", 15 0, L_0x7437c1c9d258;  1 drivers
v0x578a6879e4f0_0 .net *"_ivl_26", 29 0, L_0x578a687b3470;  1 drivers
L_0x7437c1c9d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578a6879e5d0_0 .net *"_ivl_31", 1 0, L_0x7437c1c9d2a0;  1 drivers
L_0x7437c1c9d018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x578a6879e6b0_0 .net/2u *"_ivl_4", 1 0, L_0x7437c1c9d018;  1 drivers
L_0x7437c1c9d060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x578a6879e790_0 .net/2u *"_ivl_8", 1 0, L_0x7437c1c9d060;  1 drivers
v0x578a6879e870_0 .var "bit_cnt", 5 0;
v0x578a6879e950_0 .net "clk_spi", 0 0, v0x578a687a2430_0;  alias, 1 drivers
v0x578a6879ea10_0 .net "convert_cmd", 31 0, L_0x578a687b37a0;  1 drivers
v0x578a6879eaf0_0 .var "cs_n", 0 0;
v0x578a6879ebb0_0 .var "curr_chan", 3 0;
v0x578a6879ec90_0 .var "data_out", 31 0;
v0x578a6879ee60_0 .var "data_out_reg", 31 0;
v0x578a6879ef40_0 .var "data_valid", 0 0;
v0x578a6879f030_0 .var "data_valid_reg", 0 0;
v0x578a6879f0f0_0 .net "enable", 0 0, v0x578a687a2660_0;  alias, 1 drivers
v0x578a6879f190_0 .var "enable_spi1", 0 0;
v0x578a6879f230_0 .var "enable_spi2", 0 0;
v0x578a6879f2f0_0 .net "enable_sync", 0 0, L_0x578a68760c20;  1 drivers
v0x578a6879f3b0_0 .var "frame_cnt", 7 0;
v0x578a6879f490_0 .var "gap_cnt", 5 0;
v0x578a6879f570_0 .net "miso", 0 0, v0x578a687a2840_0;  alias, 1 drivers
v0x578a6879f630_0 .var "mosi", 0 0;
v0x578a6879f6f0_0 .net "rst_n", 0 0, v0x578a687a2980_0;  alias, 1 drivers
v0x578a6879f790_0 .net "sclk", 0 0, L_0x578a687a30d0;  alias, 1 drivers
v0x578a6879f850_0 .var "sclk_cnt", 1 0;
v0x578a6879f930_0 .net "sclk_falling", 0 0, L_0x578a687a3170;  1 drivers
v0x578a6879f9f0_0 .net "sclk_rising", 0 0, L_0x578a687a3260;  1 drivers
v0x578a6879fcc0_0 .var "shifter_rx", 31 0;
v0x578a6879fda0_0 .var "shifter_tx", 31 0;
v0x578a6879fe80_0 .var "state", 2 0;
E_0x578a6879ddc0/0 .event negedge, v0x578a687926a0_0;
E_0x578a6879ddc0/1 .event posedge, v0x578a6879e950_0;
E_0x578a6879ddc0 .event/or E_0x578a6879ddc0/0, E_0x578a6879ddc0/1;
E_0x578a6879de20 .event posedge, v0x578a6879e950_0;
L_0x578a687a30d0 .part v0x578a6879f850_0, 1, 1;
L_0x578a687a3170 .cmp/eq 2, v0x578a6879f850_0, L_0x7437c1c9d018;
L_0x578a687a3260 .cmp/eq 2, v0x578a6879f850_0, L_0x7437c1c9d060;
LS_0x578a687b3470_0_0 .concat [ 16 4 4 1], L_0x7437c1c9d258, v0x578a6879ebb0_0, L_0x7437c1c9d210, L_0x7437c1c9d1c8;
LS_0x578a687b3470_0_4 .concat [ 1 1 1 2], L_0x7437c1c9d180, L_0x7437c1c9d138, L_0x7437c1c9d0f0, L_0x7437c1c9d0a8;
L_0x578a687b3470 .concat [ 25 5 0 0], LS_0x578a687b3470_0_0, LS_0x578a687b3470_0_4;
L_0x578a687b37a0 .concat [ 30 2 0 0], L_0x578a687b3470, L_0x7437c1c9d2a0;
    .scope S_0x578a6879d250;
T_2 ;
    %wait E_0x578a6879de20;
    %load/vec4 v0x578a6879f0f0_0;
    %assign/vec4 v0x578a6879f190_0, 0;
    %load/vec4 v0x578a6879f190_0;
    %assign/vec4 v0x578a6879f230_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x578a6879d250;
T_3 ;
    %wait E_0x578a6879ddc0;
    %load/vec4 v0x578a6879f6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879f850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x578a6879f850_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x578a6879f850_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x578a6879d250;
T_4 ;
    %wait E_0x578a6879ddc0;
    %load/vec4 v0x578a6879f6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578a6879fe80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879eaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879f630_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a6879e870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a6879f490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578a6879ebb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a6879f3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a6879fda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a6879fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a6879ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879f030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a6879ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879ef40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879f030_0, 0;
    %load/vec4 v0x578a6879fe80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578a6879fe80_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879eaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879f630_0, 0;
    %load/vec4 v0x578a6879f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x578a6879fe80_0, 0;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879eaf0_0, 0;
    %load/vec4 v0x578a6879ea10_0;
    %assign/vec4 v0x578a6879fda0_0, 0;
    %load/vec4 v0x578a6879ea10_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x578a6879f630_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a6879e870_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x578a6879fe80_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879eaf0_0, 0;
    %load/vec4 v0x578a6879f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x578a6879fcc0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x578a6879f570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x578a6879fcc0_0, 0;
    %load/vec4 v0x578a6879e870_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0x578a6879fcc0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x578a6879f570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x578a6879ee60_0, 0;
    %load/vec4 v0x578a6879f3b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x578a6879f3b0_0, 0;
    %load/vec4 v0x578a6879f3b0_0;
    %cmpi/u 2, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879f030_0, 0;
T_4.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x578a6879fe80_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x578a6879e870_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578a6879e870_0, 0;
T_4.13 ;
T_4.10 ;
    %load/vec4 v0x578a6879f9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.18, 9;
    %load/vec4 v0x578a6879e870_0;
    %cmpi/u 31, 0, 6;
    %flag_get/vec4 5;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x578a6879fda0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x578a6879f630_0, 0;
    %load/vec4 v0x578a6879fda0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879fda0_0, 0;
T_4.16 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879eaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879f630_0, 0;
    %load/vec4 v0x578a6879f490_0;
    %cmpi/u 15, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.19, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a6879f490_0, 0;
    %load/vec4 v0x578a6879ebb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x578a6879ebb0_0, 0;
    %load/vec4 v0x578a6879f2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %assign/vec4 v0x578a6879fe80_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v0x578a6879f490_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578a6879f490_0, 0;
T_4.20 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x578a6879ee60_0;
    %assign/vec4 v0x578a6879ec90_0, 0;
    %load/vec4 v0x578a6879f030_0;
    %assign/vec4 v0x578a6879ef40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x578a68797ae0;
T_5 ;
    %wait E_0x578a687981f0;
    %load/vec4 v0x578a6879a750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879ac10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879add0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x578a6879acf0_0;
    %assign/vec4 v0x578a6879ac10_0, 0;
    %load/vec4 v0x578a6879aeb0_0;
    %assign/vec4 v0x578a6879add0_0, 0;
    %load/vec4 v0x578a6879a990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x578a687999c0_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x578a68799740_0;
    %load/vec4 v0x578a6879ac10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578a68799b60, 0, 4;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x578a68797ae0;
T_6 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a6879a6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879a190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879a430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a68799c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879a5f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x578a6879a270_0;
    %assign/vec4 v0x578a6879a190_0, 0;
    %load/vec4 v0x578a6879a510_0;
    %assign/vec4 v0x578a6879a430_0, 0;
    %load/vec4 v0x578a68799d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x578a68799900_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x578a6879a190_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x578a68799b60, 4;
    %assign/vec4 v0x578a68799c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879a5f0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879a5f0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x578a68797ae0;
T_7 ;
    %wait E_0x578a687981f0;
    %load/vec4 v0x578a6879a750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68799dc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879a0b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x578a6879a430_0;
    %assign/vec4 v0x578a68799dc0_0, 0;
    %load/vec4 v0x578a68799dc0_0;
    %assign/vec4 v0x578a6879a0b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x578a68797ae0;
T_8 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a6879a6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879aa50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a6879ab30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x578a6879add0_0;
    %assign/vec4 v0x578a6879aa50_0, 0;
    %load/vec4 v0x578a6879aa50_0;
    %assign/vec4 v0x578a6879ab30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x578a68797ae0;
T_9 ;
    %wait E_0x578a68798190;
    %load/vec4 v0x578a6879a0b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578a6879a350_0, 4, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x578a68799a80_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x578a68799a80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x578a6879a350_0;
    %load/vec4 v0x578a68799a80_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x578a6879a0b0_0;
    %load/vec4 v0x578a68799a80_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x578a68799a80_0;
    %store/vec4 v0x578a6879a350_0, 4, 1;
    %load/vec4 v0x578a68799a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x578a68799a80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x578a68796e30;
T_10 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a6879bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879bdc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a6879ba60_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0x578a6879bce0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a6879b110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879bea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879c020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879b990_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879c020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879b990_0, 0;
    %load/vec4 v0x578a6879bdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879bdc0_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x578a6879b760_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v0x578a6879bf60_0;
    %and;
T_10.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x578a6879bdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879b990_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v0x578a6879ba60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x578a6879b440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x578a6879b3a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x578a6879bce0_0, 0;
    %load/vec4 v0x578a6879ba60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x578a6879ba60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a6879b110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879bc40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x578a6879bdc0_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x578a6879bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x578a6879bce0_0;
    %parti/s 1, 55, 7;
    %assign/vec4 v0x578a6879bea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a6879c020_0, 0;
    %load/vec4 v0x578a6879bce0_0;
    %parti/s 55, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879bce0_0, 0;
    %load/vec4 v0x578a6879b110_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578a6879b110_0, 0;
    %load/vec4 v0x578a6879b110_0;
    %cmpi/e 55, 0, 6;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a6879bc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879bdc0_0, 0;
T_10.12 ;
T_10.10 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x578a6879c200;
T_11 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a6879cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879ce00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x578a6879d090_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v0x578a6879cab0_0;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x578a6879c9e0_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x578a6879ce00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x578a6879d090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.8, 9;
    %load/vec4 v0x578a6879ce00_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x578a6879ce00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x578a6879ce00_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x578a6879d090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.11, 9;
    %load/vec4 v0x578a6879ce00_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879ce00_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a6879ce00_0, 0;
T_11.10 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x578a6874faa0;
T_12 ;
    %wait E_0x578a68793340;
    %load/vec4 v0x578a687940d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x578a68793cd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x578a687940d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x578a6874faa0;
T_13 ;
    %wait E_0x578a68793340;
    %load/vec4 v0x578a68793f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a68793d90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x578a687938d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x578a687940d0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_13.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x578a687940d0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_13.6;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x578a68793d90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578a68793d90_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x578a68793d90_0;
    %subi 3, 0, 6;
    %assign/vec4 v0x578a68793d90_0, 0;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x578a6874faa0;
T_14 ;
    %wait E_0x578a68793340;
    %load/vec4 v0x578a68793f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x578a68793e70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x578a68793d90_0;
    %pad/s 32;
    %cmpi/s 4294967280, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_14.2, 5;
    %load/vec4 v0x578a68793e70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x578a68793e70_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x578a68793d90_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.4, 5;
    %load/vec4 v0x578a68793e70_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x578a68793e70_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x578a6874faa0;
T_15 ;
    %wait E_0x578a68793340;
    %load/vec4 v0x578a68793f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a68793ff0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x578a68793ff0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a68793ff0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x578a68793ff0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x578a68793ff0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x578a6874faa0;
T_16 ;
    %wait E_0x578a68793340;
    %load/vec4 v0x578a68793f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a68793a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x578a68793a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a68793a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x578a687941b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x578a68793a50_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x578a68793750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.11, 9;
    %load/vec4 v0x578a687941b0_0;
    %and;
T_16.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0x578a68793b30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
    %load/vec4 v0x578a68793b30_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.12, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x578a68793a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
T_16.12 ;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x578a68793750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.16, 9;
    %load/vec4 v0x578a687941b0_0;
    %nor/r;
    %and;
T_16.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a68793a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
T_16.14 ;
T_16.10 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x578a687941b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.19, 9;
    %load/vec4 v0x578a68793b30_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0x578a68793b30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x578a687941b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68793b30_0, 0;
T_16.20 ;
T_16.18 ;
    %load/vec4 v0x578a68793b30_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.22, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a68793a50_0, 0;
T_16.22 ;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x578a6874fdf0;
T_17 ;
    %wait E_0x578a6877eec0;
    %load/vec4 v0x578a68794f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 55, 0, 2;
    %load/vec4 v0x578a68794ec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x578a687956d0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x578a6874fdf0;
T_18 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a68795630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a687957b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a68794dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68795490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578a687953b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a687952f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a68795570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a68795890_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a687952f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a68795570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a68795890_0, 0;
    %load/vec4 v0x578a687957b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a687957b0_0, 0;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 48, 7;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x578a68795080_0;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %jmp/0xz  T_18.9, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578a687953b0_0, 0;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x578a68795490_0;
    %cmp/ne;
    %jmp/0xz  T_18.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a68795890_0, 0;
T_18.11 ;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 40, 7;
    %addi 1, 0, 8;
    %assign/vec4 v0x578a68795490_0, 0;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x578a68795210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a687952f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x578a687957b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a68794dd0_0, 0;
T_18.9 ;
T_18.7 ;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x578a68794f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0x578a68794dd0_0;
    %cmpi/e 55, 0, 6;
    %jmp/0xz  T_18.15, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a68794dd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x578a687957b0_0, 0;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x578a68794dd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578a68794dd0_0, 0;
T_18.16 ;
T_18.13 ;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x578a68795080_0;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578a687953b0_0, 0;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x578a68795490_0;
    %cmp/ne;
    %jmp/0xz  T_18.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a68795890_0, 0;
T_18.19 ;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 8, 40, 7;
    %addi 1, 0, 8;
    %assign/vec4 v0x578a68795490_0, 0;
    %load/vec4 v0x578a687956d0_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x578a68795210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a687952f0_0, 0;
    %jmp T_18.18;
T_18.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a68795570_0, 0;
    %load/vec4 v0x578a687953b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x578a687953b0_0, 0;
    %load/vec4 v0x578a687953b0_0;
    %cmpi/u 7, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.21, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a68795890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a687957b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578a68795490_0, 0;
T_18.21 ;
T_18.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x578a687957b0_0, 0;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x578a68734b20;
T_19 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a68792760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68792c30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68792df0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x578a68792d10_0;
    %assign/vec4 v0x578a68792c30_0, 0;
    %load/vec4 v0x578a68792ed0_0;
    %assign/vec4 v0x578a68792df0_0, 0;
    %load/vec4 v0x578a687929b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x578a68791bc0_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x578a68791960_0;
    %load/vec4 v0x578a68792c30_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578a68791d60, 0, 4;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x578a68734b20;
T_20 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a687926a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68792180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68792420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a68791e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a687925e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x578a68792260_0;
    %assign/vec4 v0x578a68792180_0, 0;
    %load/vec4 v0x578a68792500_0;
    %assign/vec4 v0x578a68792420_0, 0;
    %load/vec4 v0x578a68791f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0x578a68791b00_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x578a68792180_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x578a68791d60, 4;
    %assign/vec4 v0x578a68791e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578a687925e0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a687925e0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x578a68734b20;
T_21 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a68792760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68791fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a687920a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x578a68792420_0;
    %assign/vec4 v0x578a68791fc0_0, 0;
    %load/vec4 v0x578a68791fc0_0;
    %assign/vec4 v0x578a687920a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x578a68734b20;
T_22 ;
    %wait E_0x578a686a78c0;
    %load/vec4 v0x578a687926a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68792a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x578a68792b50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x578a68792df0_0;
    %assign/vec4 v0x578a68792a70_0, 0;
    %load/vec4 v0x578a68792a70_0;
    %assign/vec4 v0x578a68792b50_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x578a68734b20;
T_23 ;
    %wait E_0x578a686edff0;
    %load/vec4 v0x578a687920a0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578a68792340_0, 4, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x578a68791c80_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x578a68791c80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x578a68792340_0;
    %load/vec4 v0x578a68791c80_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x578a687920a0_0;
    %load/vec4 v0x578a68791c80_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x578a68791c80_0;
    %store/vec4 v0x578a68792340_0, 4, 1;
    %load/vec4 v0x578a68791c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x578a68791c80_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x578a68772420;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578a687a2430_0, 0, 1;
T_24.0 ;
    %delay 7813, 0;
    %load/vec4 v0x578a687a2430_0;
    %inv;
    %store/vec4 v0x578a687a2430_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x578a68772420;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578a687a24d0_0, 0, 1;
T_25.0 ;
    %delay 5000, 0;
    %load/vec4 v0x578a687a24d0_0;
    %inv;
    %store/vec4 v0x578a687a24d0_0, 0, 1;
    %jmp T_25.0;
    %end;
    .thread T_25;
    .scope S_0x578a68772420;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578a687a2390_0, 0, 1;
T_26.0 ;
    %delay 2500, 0;
    %load/vec4 v0x578a687a2390_0;
    %inv;
    %store/vec4 v0x578a687a2390_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
    .scope S_0x578a68772420;
T_27 ;
    %wait E_0x578a686ecf90;
    %load/vec4 v0x578a687a2980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578a687a2cc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a687a2180_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x578a687a2cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578a687a2cc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578a687a2180_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x578a68772420;
T_28 ;
    %wait E_0x578a686ed810;
    %load/vec4 v0x578a687a25c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
T_28.0 ;
    %load/vec4 v0x578a687a25c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x578a687a2cc0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x578a687a2180_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x578a687a2840_0, 0;
    %load/vec4 v0x578a687a2180_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578a687a2180_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578a687a2840_0, 0;
T_28.3 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x578a68772420;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578a687a2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578a687a2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578a687a2840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578a687a2a20_0, 0, 32;
    %vpi_call/w 3 135 "$display", "Simulation Start" {0 0 0};
    %vpi_call/w 3 136 "$dumpfile", "tb_spi_coax_system.vcd" {0 0 0};
    %vpi_call/w 3 137 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x578a68772420 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578a687a2980_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 145 "$display", "Enabling Link..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578a687a2660_0, 0, 1;
T_29.0 ;
    %load/vec4 v0x578a687a2280_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_29.1, 6;
    %wait E_0x578a686ecb40;
    %jmp T_29.0;
T_29.1 ;
    %vpi_call/w 3 150 "$display", "CDR Locked at time %t", $time {0 0 0};
    %fork t_1, S_0x578a68772420;
    %fork t_2, S_0x578a68772420;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 50000000, 0;
    %vpi_call/w 3 157 "$display", "Simulation Timeout" {0 0 0};
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %end;
t_2 ;
T_29.2 ;
    %load/vec4 v0x578a687a2a20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_29.3, 5;
    %wait E_0x578a6877eec0;
    %load/vec4 v0x578a687a2b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %vpi_call/w 3 166 "$display", "RX Data: %h (Time: %t)", v0x578a687a2ac0_0, $time {0 0 0};
    %load/vec4 v0x578a687a2a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578a687a2a20_0, 0, 32;
T_29.4 ;
    %jmp T_29.2;
T_29.3 ;
    %vpi_call/w 3 170 "$display", "Received 10 frames successfully." {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 172 "$finish" {0 0 0};
    %end;
    .scope S_0x578a68772420;
t_0 ;
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "testbench/tb_spi_coax_system.v";
    "top.v";
    "rhs2116_link_decoder.v";
    "async_fifo_generic.v";
    "cdr_4x_oversampling.v";
    "frame_sync_100m.v";
    "rhs2116_link_encoder.v";
    "frame_packer_100m.v";
    "manchester_encoder_100m.v";
    "spi_master_rhs2116.v";
