|pdp8_top
i_CLOCK_50 => ansiterm1:ANSITerm.i_CLOCK_50
i_CLOCK_50 => swROT[2].CLK
i_CLOCK_50 => swROT[1].CLK
i_CLOCK_50 => swROT[0].CLK
i_CLOCK_50 => debouncepbswitches:debounceCtrlSwitches.i_CLOCK_50
i_CLOCK_50 => epdp8:iPDP8.clk
i_reset_n => debouncepbswitches:debounceCtrlSwitches.i_InPins[5]
i_SW12_SS[0] => epdp8:iPDP8.swDATA[11]
i_SW12_SS[1] => epdp8:iPDP8.swDATA[10]
i_SW12_SS[2] => epdp8:iPDP8.swDATA[9]
i_SW12_SS[3] => epdp8:iPDP8.swDATA[8]
i_SW12_SS[4] => epdp8:iPDP8.swDATA[7]
i_SW12_SS[5] => epdp8:iPDP8.swDATA[6]
i_SW12_SS[6] => epdp8:iPDP8.swDATA[5]
i_SW12_SS[7] => epdp8:iPDP8.swDATA[4]
i_SW12_SS[8] => epdp8:iPDP8.swDATA[3]
i_SW12_SS[9] => epdp8:iPDP8.swDATA[2]
i_SW12_SS[10] => epdp8:iPDP8.swDATA[1]
i_SW12_SS[11] => epdp8:iPDP8.swDATA[0]
i_DISP_PB => debouncepbswitches:debounceCtrlSwitches.i_InPins[0]
i_STEP_PB => debouncepbswitches:debounceCtrlSwitches.i_InPins[1]
i_LDPC_PB => debouncepbswitches:debounceCtrlSwitches.i_InPins[2]
i_DEP_PB => debouncepbswitches:debounceCtrlSwitches.i_InPins[3]
i_LDA_PB => ~NO_FANOUT~
i_LINK_SS => o_LINK_LED.DATAIN
i_EXAM_PB => debouncepbswitches:debounceCtrlSwitches.i_InPins[4]
i_RUN_SS => epdp8:iPDP8.swCNTL.halt
o_OUT12_LEDs[0] <= epdp8:iPDP8.ledDATA[11]
o_OUT12_LEDs[1] <= epdp8:iPDP8.ledDATA[10]
o_OUT12_LEDs[2] <= epdp8:iPDP8.ledDATA[9]
o_OUT12_LEDs[3] <= epdp8:iPDP8.ledDATA[8]
o_OUT12_LEDs[4] <= epdp8:iPDP8.ledDATA[7]
o_OUT12_LEDs[5] <= epdp8:iPDP8.ledDATA[6]
o_OUT12_LEDs[6] <= epdp8:iPDP8.ledDATA[5]
o_OUT12_LEDs[7] <= epdp8:iPDP8.ledDATA[4]
o_OUT12_LEDs[8] <= epdp8:iPDP8.ledDATA[3]
o_OUT12_LEDs[9] <= epdp8:iPDP8.ledDATA[2]
o_OUT12_LEDs[10] <= epdp8:iPDP8.ledDATA[1]
o_OUT12_LEDs[11] <= epdp8:iPDP8.ledDATA[0]
o_RUN_LED <= epdp8:iPDP8.ledRUN
o_PC_LED <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_MADR_LED <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_MD_LED <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
o_AC_LED <= o_AC_LED.DB_MAX_OUTPUT_PORT_TYPE
o_LINK_LED <= i_LINK_SS.DB_MAX_OUTPUT_PORT_TYPE
i_TTY1_RXD_Ser => TTY1_RXD_PDP8.IN0
o_TTY1_TXD_Ser <= o_TTY1_TXD_Ser.DB_MAX_OUTPUT_PORT_TYPE
i_TTY1_CTS_Ser => TTY1_CTS_PDP8.IN0
o_TTY1_RTS_Ser <= o_TTY1_RTS_Ser.DB_MAX_OUTPUT_PORT_TYPE
i_serSelect => TTY1_RXD_PDP8.IN1
i_serSelect => TTY1_CTS_PDP8.IN1
i_serSelect => o_TTY1_TXD_Ser.IN1
i_serSelect => TTY1_TXD_Term.IN1
i_serSelect => TTY1_RTS_Term.IN1
i_serSelect => ansiterm1:ANSITerm.serSource
i_serSelect => TTY1_RXD_PDP8.IN1
i_serSelect => TTY1_CTS_PDP8.IN1
i_serSelect => o_TTY1_TXD_Ser.IN1
i_serSelect => o_TTY1_RTS_Ser.IN1
i_serSelect => TTY1_TXD_Term.IN1
o_sdCS <= epdp8:iPDP8.sdCS
o_sdCLK <= epdp8:iPDP8.sdSCLK
o_sdDI <= epdp8:iPDP8.sdMOSI
i_sdDO => epdp8:iPDP8.sdMISO
i_sdCD => epdp8:iPDP8.sdCD
o_videoR0 <= ansiterm1:ANSITerm.o_videoR0
o_videoR1 <= ansiterm1:ANSITerm.o_videoR1
o_videoG0 <= ansiterm1:ANSITerm.o_videoG0
o_videoG1 <= ansiterm1:ANSITerm.o_videoG1
o_videoB0 <= ansiterm1:ANSITerm.o_videoB0
o_videoB1 <= ansiterm1:ANSITerm.o_videoB1
o_hSync <= ansiterm1:ANSITerm.o_hSync
o_vSync <= ansiterm1:ANSITerm.o_vSync
io_PS2_CLK <> ansiterm1:ANSITerm.io_PS2_CLK
io_PS2_DAT <> ansiterm1:ANSITerm.io_PS2_DAT
io_sramData[0] <> <UNC>
io_sramData[1] <> <UNC>
io_sramData[2] <> <UNC>
io_sramData[3] <> <UNC>
io_sramData[4] <> <UNC>
io_sramData[5] <> <UNC>
io_sramData[6] <> <UNC>
io_sramData[7] <> <UNC>
o_sramAddress[0] <= <GND>
o_sramAddress[1] <= <GND>
o_sramAddress[2] <= <GND>
o_sramAddress[3] <= <GND>
o_sramAddress[4] <= <GND>
o_sramAddress[5] <= <GND>
o_sramAddress[6] <= <GND>
o_sramAddress[7] <= <GND>
o_sramAddress[8] <= <GND>
o_sramAddress[9] <= <GND>
o_sramAddress[10] <= <GND>
o_sramAddress[11] <= <GND>
o_sramAddress[12] <= <GND>
o_sramAddress[13] <= <GND>
o_sramAddress[14] <= <GND>
o_sramAddress[15] <= <GND>
o_sramAddress[16] <= <GND>
o_sramAddress[17] <= <GND>
o_sramAddress[18] <= <GND>
o_sramAddress[19] <= <GND>
o_sRamWE_n <= <VCC>
o_sRamCS_n <= <VCC>
o_sRamOE_n <= <VCC>
n_sdRamCas <= <VCC>
n_sdRamRas <= <VCC>
n_sdRamWe <= <VCC>
n_sdRamCe <= <VCC>
sdRamClk <= <VCC>
sdRamClkEn <= <VCC>
sdRamAddr[0] <= <GND>
sdRamAddr[1] <= <GND>
sdRamAddr[2] <= <GND>
sdRamAddr[3] <= <GND>
sdRamAddr[4] <= <GND>
sdRamAddr[5] <= <GND>
sdRamAddr[6] <= <GND>
sdRamAddr[7] <= <GND>
sdRamAddr[8] <= <GND>
sdRamAddr[9] <= <GND>
sdRamAddr[10] <= <GND>
sdRamAddr[11] <= <GND>
sdRamAddr[12] <= <GND>
sdRamAddr[13] <= <GND>
sdRamAddr[14] <= <GND>
sdRamData[0] => ~NO_FANOUT~
sdRamData[1] => ~NO_FANOUT~
sdRamData[2] => ~NO_FANOUT~
sdRamData[3] => ~NO_FANOUT~
sdRamData[4] => ~NO_FANOUT~
sdRamData[5] => ~NO_FANOUT~
sdRamData[6] => ~NO_FANOUT~
sdRamData[7] => ~NO_FANOUT~
sdRamData[8] => ~NO_FANOUT~
sdRamData[9] => ~NO_FANOUT~
sdRamData[10] => ~NO_FANOUT~
sdRamData[11] => ~NO_FANOUT~
sdRamData[12] => ~NO_FANOUT~
sdRamData[13] => ~NO_FANOUT~
sdRamData[14] => ~NO_FANOUT~
sdRamData[15] => ~NO_FANOUT~


|pdp8_top|ANSITerm1:ANSITerm
i_CLOCK_50 => cpu_001:IOP.i_clock
i_CLOCK_50 => ansidisplayvga:ANSIDisplay.clk
i_CLOCK_50 => wrap_keyboard:KEYBOARD.i_CLOCK_50
i_CLOCK_50 => baudrate6850:BAUDRATEGEN.i_CLOCK_50
i_CLOCK_50 => buffereduart:UART.clk
i_n_reset => cpu_001:IOP.i_resetN
i_n_reset => ansidisplayvga:ANSIDisplay.n_reset
i_n_reset => wrap_keyboard:KEYBOARD.i_n_reset
i_rxd => buffereduart:UART.rxd
o_txd <= buffereduart:UART.txd
i_cts => buffereduart:UART.n_cts
o_rts <= buffereduart:UART.n_rts
serSource => w_IOPDataIn.DATAB
o_videoR0 <= ansidisplayvga:ANSIDisplay.videoR0
o_videoR1 <= ansidisplayvga:ANSIDisplay.videoR1
o_videoG0 <= ansidisplayvga:ANSIDisplay.videoG0
o_videoG1 <= ansidisplayvga:ANSIDisplay.videoG1
o_videoB0 <= ansidisplayvga:ANSIDisplay.videoB0
o_videoB1 <= ansidisplayvga:ANSIDisplay.videoB1
o_hSync <= ansidisplayvga:ANSIDisplay.hSync
o_vSync <= ansidisplayvga:ANSIDisplay.vSync


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP
i_clock => programcounter:progCtr.i_clock
i_clock => w_rtnAddr[0].CLK
i_clock => w_rtnAddr[1].CLK
i_clock => w_rtnAddr[2].CLK
i_clock => w_rtnAddr[3].CLK
i_clock => w_rtnAddr[4].CLK
i_clock => w_rtnAddr[5].CLK
i_clock => w_rtnAddr[6].CLK
i_clock => w_rtnAddr[7].CLK
i_clock => w_rtnAddr[8].CLK
i_clock => w_rtnAddr[9].CLK
i_clock => w_rtnAddr[10].CLK
i_clock => w_rtnAddr[11].CLK
i_clock => registerfile:RegFile.i_clock
i_clock => shifter:Shifter.i_clock
i_clock => iop_rom:GEN_512W_INST_ROM:IopRom.clock
i_clock => greycode:GreyCodeCounter.i_clock
i_clock => alu_unit:ALU_Unit.i_clock
i_resetN => programcounter:progCtr.i_resetN
i_resetN => greycode:GreyCodeCounter.i_resetN
i_peripDataToCPU[0] => w_regFIn[0].DATAB
i_peripDataToCPU[1] => w_regFIn[1].DATAB
i_peripDataToCPU[2] => w_regFIn[2].DATAB
i_peripDataToCPU[3] => w_regFIn[3].DATAB
i_peripDataToCPU[4] => w_regFIn[4].DATAB
i_peripDataToCPU[5] => w_regFIn[5].DATAB
i_peripDataToCPU[6] => w_regFIn[6].DATAB
i_peripDataToCPU[7] => w_regFIn[7].DATAB
o_peripAddr[0] <= o_peripAddr[0].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[1] <= o_peripAddr[1].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[2] <= o_peripAddr[2].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[3] <= o_peripAddr[3].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[4] <= o_peripAddr[4].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[5] <= o_peripAddr[5].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[6] <= o_peripAddr[6].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[7] <= o_peripAddr[7].DB_MAX_OUTPUT_PORT_TYPE
o_peripDataFromCPU[0] <= registerfile:RegFile.o_RegFData[0]
o_peripDataFromCPU[1] <= registerfile:RegFile.o_RegFData[1]
o_peripDataFromCPU[2] <= registerfile:RegFile.o_RegFData[2]
o_peripDataFromCPU[3] <= registerfile:RegFile.o_RegFData[3]
o_peripDataFromCPU[4] <= registerfile:RegFile.o_RegFData[4]
o_peripDataFromCPU[5] <= registerfile:RegFile.o_RegFData[5]
o_peripDataFromCPU[6] <= registerfile:RegFile.o_RegFData[6]
o_peripDataFromCPU[7] <= registerfile:RegFile.o_RegFData[7]
o_peripWr <= o_peripWr.DB_MAX_OUTPUT_PORT_TYPE
o_peripRd <= o_peripRd.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr
i_clock => w_progCtr[0].CLK
i_clock => w_progCtr[1].CLK
i_clock => w_progCtr[2].CLK
i_clock => w_progCtr[3].CLK
i_clock => w_progCtr[4].CLK
i_clock => w_progCtr[5].CLK
i_clock => w_progCtr[6].CLK
i_clock => w_progCtr[7].CLK
i_clock => w_progCtr[8].CLK
i_clock => w_progCtr[9].CLK
i_clock => w_progCtr[10].CLK
i_clock => w_progCtr[11].CLK
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_PCLdValr[0] => w_progCtr.DATAB
i_PCLdValr[1] => w_progCtr.DATAB
i_PCLdValr[2] => w_progCtr.DATAB
i_PCLdValr[3] => w_progCtr.DATAB
i_PCLdValr[4] => w_progCtr.DATAB
i_PCLdValr[5] => w_progCtr.DATAB
i_PCLdValr[6] => w_progCtr.DATAB
i_PCLdValr[7] => w_progCtr.DATAB
i_PCLdValr[8] => w_progCtr.DATAB
i_PCLdValr[9] => w_progCtr.DATAB
i_PCLdValr[10] => w_progCtr.DATAB
i_PCLdValr[11] => w_progCtr.DATAB
o_ProgCtr[0] <= w_progCtr[0].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[1] <= w_progCtr[1].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[2] <= w_progCtr[2].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[3] <= w_progCtr[3].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[4] <= w_progCtr[4].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[5] <= w_progCtr[5].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[6] <= w_progCtr[6].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[7] <= w_progCtr[7].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[8] <= w_progCtr[8].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[9] <= w_progCtr[9].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[10] <= w_progCtr[10].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[11] <= w_progCtr[11].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile
i_clock => reg7[0].CLK
i_clock => reg7[1].CLK
i_clock => reg7[2].CLK
i_clock => reg7[3].CLK
i_clock => reg7[4].CLK
i_clock => reg7[5].CLK
i_clock => reg7[6].CLK
i_clock => reg7[7].CLK
i_clock => reg6[0].CLK
i_clock => reg6[1].CLK
i_clock => reg6[2].CLK
i_clock => reg6[3].CLK
i_clock => reg6[4].CLK
i_clock => reg6[5].CLK
i_clock => reg6[6].CLK
i_clock => reg6[7].CLK
i_clock => reg5[0].CLK
i_clock => reg5[1].CLK
i_clock => reg5[2].CLK
i_clock => reg5[3].CLK
i_clock => reg5[4].CLK
i_clock => reg5[5].CLK
i_clock => reg5[6].CLK
i_clock => reg5[7].CLK
i_clock => reg4[0].CLK
i_clock => reg4[1].CLK
i_clock => reg4[2].CLK
i_clock => reg4[3].CLK
i_clock => reg4[4].CLK
i_clock => reg4[5].CLK
i_clock => reg4[6].CLK
i_clock => reg4[7].CLK
i_clock => reg3[0].CLK
i_clock => reg3[1].CLK
i_clock => reg3[2].CLK
i_clock => reg3[3].CLK
i_clock => reg3[4].CLK
i_clock => reg3[5].CLK
i_clock => reg3[6].CLK
i_clock => reg3[7].CLK
i_clock => reg2[0].CLK
i_clock => reg2[1].CLK
i_clock => reg2[2].CLK
i_clock => reg2[3].CLK
i_clock => reg2[4].CLK
i_clock => reg2[5].CLK
i_clock => reg2[6].CLK
i_clock => reg2[7].CLK
i_clock => reg1[0].CLK
i_clock => reg1[1].CLK
i_clock => reg1[2].CLK
i_clock => reg1[3].CLK
i_clock => reg1[4].CLK
i_clock => reg1[5].CLK
i_clock => reg1[6].CLK
i_clock => reg1[7].CLK
i_clock => reg0[0].CLK
i_clock => reg0[1].CLK
i_clock => reg0[2].CLK
i_clock => reg0[3].CLK
i_clock => reg0[4].CLK
i_clock => reg0[5].CLK
i_clock => reg0[6].CLK
i_clock => reg0[7].CLK
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_regSel[0] => Equal0.IN7
i_regSel[0] => Equal1.IN7
i_regSel[0] => Equal2.IN7
i_regSel[0] => Equal3.IN7
i_regSel[0] => Equal4.IN7
i_regSel[0] => Equal5.IN7
i_regSel[0] => Equal6.IN7
i_regSel[0] => Equal7.IN7
i_regSel[0] => Equal8.IN7
i_regSel[0] => Equal9.IN7
i_regSel[0] => Equal10.IN7
i_regSel[1] => Equal0.IN6
i_regSel[1] => Equal1.IN6
i_regSel[1] => Equal2.IN6
i_regSel[1] => Equal3.IN6
i_regSel[1] => Equal4.IN6
i_regSel[1] => Equal5.IN6
i_regSel[1] => Equal6.IN6
i_regSel[1] => Equal7.IN6
i_regSel[1] => Equal8.IN6
i_regSel[1] => Equal9.IN6
i_regSel[1] => Equal10.IN6
i_regSel[2] => Equal0.IN5
i_regSel[2] => Equal1.IN5
i_regSel[2] => Equal2.IN5
i_regSel[2] => Equal3.IN5
i_regSel[2] => Equal4.IN5
i_regSel[2] => Equal5.IN5
i_regSel[2] => Equal6.IN5
i_regSel[2] => Equal7.IN5
i_regSel[2] => Equal8.IN5
i_regSel[2] => Equal9.IN5
i_regSel[2] => Equal10.IN5
i_regSel[3] => Equal0.IN4
i_regSel[3] => Equal1.IN4
i_regSel[3] => Equal2.IN4
i_regSel[3] => Equal3.IN4
i_regSel[3] => Equal4.IN4
i_regSel[3] => Equal5.IN4
i_regSel[3] => Equal6.IN4
i_regSel[3] => Equal7.IN4
i_regSel[3] => Equal8.IN4
i_regSel[3] => Equal9.IN4
i_regSel[3] => Equal10.IN4
i_RegFData[0] => reg1.DATAB
i_RegFData[0] => reg2.DATAB
i_RegFData[0] => reg3.DATAB
i_RegFData[0] => reg4.DATAB
i_RegFData[0] => reg5.DATAB
i_RegFData[0] => reg6.DATAB
i_RegFData[0] => reg7.DATAB
i_RegFData[0] => reg0[0].DATAIN
i_RegFData[1] => reg1.DATAB
i_RegFData[1] => reg2.DATAB
i_RegFData[1] => reg3.DATAB
i_RegFData[1] => reg4.DATAB
i_RegFData[1] => reg5.DATAB
i_RegFData[1] => reg6.DATAB
i_RegFData[1] => reg7.DATAB
i_RegFData[1] => reg0[1].DATAIN
i_RegFData[2] => reg1.DATAB
i_RegFData[2] => reg2.DATAB
i_RegFData[2] => reg3.DATAB
i_RegFData[2] => reg4.DATAB
i_RegFData[2] => reg5.DATAB
i_RegFData[2] => reg6.DATAB
i_RegFData[2] => reg7.DATAB
i_RegFData[2] => reg0[2].DATAIN
i_RegFData[3] => reg1.DATAB
i_RegFData[3] => reg2.DATAB
i_RegFData[3] => reg3.DATAB
i_RegFData[3] => reg4.DATAB
i_RegFData[3] => reg5.DATAB
i_RegFData[3] => reg6.DATAB
i_RegFData[3] => reg7.DATAB
i_RegFData[3] => reg0[3].DATAIN
i_RegFData[4] => reg1.DATAB
i_RegFData[4] => reg2.DATAB
i_RegFData[4] => reg3.DATAB
i_RegFData[4] => reg4.DATAB
i_RegFData[4] => reg5.DATAB
i_RegFData[4] => reg6.DATAB
i_RegFData[4] => reg7.DATAB
i_RegFData[4] => reg0[4].DATAIN
i_RegFData[5] => reg1.DATAB
i_RegFData[5] => reg2.DATAB
i_RegFData[5] => reg3.DATAB
i_RegFData[5] => reg4.DATAB
i_RegFData[5] => reg5.DATAB
i_RegFData[5] => reg6.DATAB
i_RegFData[5] => reg7.DATAB
i_RegFData[5] => reg0[5].DATAIN
i_RegFData[6] => reg1.DATAB
i_RegFData[6] => reg2.DATAB
i_RegFData[6] => reg3.DATAB
i_RegFData[6] => reg4.DATAB
i_RegFData[6] => reg5.DATAB
i_RegFData[6] => reg6.DATAB
i_RegFData[6] => reg7.DATAB
i_RegFData[6] => reg0[6].DATAIN
i_RegFData[7] => reg1.DATAB
i_RegFData[7] => reg2.DATAB
i_RegFData[7] => reg3.DATAB
i_RegFData[7] => reg4.DATAB
i_RegFData[7] => reg5.DATAB
i_RegFData[7] => reg6.DATAB
i_RegFData[7] => reg7.DATAB
i_RegFData[7] => reg0[7].DATAIN
o_RegFData[0] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[1] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[2] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[3] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[4] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[5] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[6] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[7] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|Shifter:Shifter
i_clock => ~NO_FANOUT~
i_OP_SRI => i_OP_SRI~buf0.DATAIN
i_ShiftL0A1 => o_DataOut.IN1
i_ShiftL0A1 => o_DataOut.IN1
i_ShiftL0A1 => o_DataOut.IN1
i_ShiftL0A1 => o_DataOut.IN1
i_Shift0Rot1 => i_Shift0Rot1~buf0.DATAIN
i_ShiftL0R1 => i_ShiftL0R1~buf0.DATAIN
i_ShiftCount[0] => i_ShiftCount[0]~buf0.DATAIN
i_ShiftCount[1] => i_ShiftCount[1]~buf0.DATAIN
i_ShiftCount[2] => i_ShiftCount[2]~buf0.DATAIN
i_DataIn[0] => i_DataIn[0]~buf0.DATAIN
i_DataIn[1] => i_DataIn[1]~buf0.DATAIN
i_DataIn[2] => i_DataIn[2]~buf0.DATAIN
i_DataIn[3] => i_DataIn[3]~buf0.DATAIN
i_DataIn[4] => i_DataIn[4]~buf0.DATAIN
i_DataIn[5] => i_DataIn[5]~buf0.DATAIN
i_DataIn[6] => i_DataIn[6]~buf0.DATAIN
i_DataIn[7] => i_DataIn[7]~buf0.DATAIN
o_DataOut[0] <= o_DataOut[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[1] <= o_DataOut[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[2] <= o_DataOut[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[3] <= o_DataOut[3]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[4] <= o_DataOut[4]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[5] <= o_DataOut[5]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[6] <= o_DataOut[6]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[7] <= o_DataOut[7]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uut3:auto_generated.address_a[0]
address_a[1] => altsyncram_uut3:auto_generated.address_a[1]
address_a[2] => altsyncram_uut3:auto_generated.address_a[2]
address_a[3] => altsyncram_uut3:auto_generated.address_a[3]
address_a[4] => altsyncram_uut3:auto_generated.address_a[4]
address_a[5] => altsyncram_uut3:auto_generated.address_a[5]
address_a[6] => altsyncram_uut3:auto_generated.address_a[6]
address_a[7] => altsyncram_uut3:auto_generated.address_a[7]
address_a[8] => altsyncram_uut3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uut3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uut3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uut3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uut3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uut3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uut3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uut3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uut3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uut3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uut3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uut3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uut3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uut3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uut3:auto_generated.q_a[12]
q_a[13] <= altsyncram_uut3:auto_generated.q_a[13]
q_a[14] <= altsyncram_uut3:auto_generated.q_a[14]
q_a[15] <= altsyncram_uut3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter
i_clock => o_GreyCode[0]~reg0.CLK
i_clock => o_GreyCode[1]~reg0.CLK
i_resetN => w_greyCode[1].OUTPUTSELECT
i_resetN => w_greyCode[0].OUTPUTSELECT
o_GreyCode[0] <> o_GreyCode[0]~reg0
o_GreyCode[1] <> o_GreyCode[1]~reg0


|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit
i_clock => o_Z_Bit~reg0.CLK
i_ALU_A_In[0] => i_ALU_A_In[0]~buf0.DATAIN
i_ALU_A_In[1] => i_ALU_A_In[1]~buf0.DATAIN
i_ALU_A_In[2] => i_ALU_A_In[2]~buf0.DATAIN
i_ALU_A_In[3] => i_ALU_A_In[3]~buf0.DATAIN
i_ALU_A_In[4] => i_ALU_A_In[4]~buf0.DATAIN
i_ALU_A_In[5] => i_ALU_A_In[5]~buf0.DATAIN
i_ALU_A_In[6] => i_ALU_A_In[6]~buf0.DATAIN
i_ALU_A_In[7] => i_ALU_A_In[7]~buf0.DATAIN
i_ALU_B_In[0] => i_ALU_B_In[0]~buf0.DATAIN
i_ALU_B_In[1] => i_ALU_B_In[1]~buf0.DATAIN
i_ALU_B_In[2] => i_ALU_B_In[2]~buf0.DATAIN
i_ALU_B_In[3] => i_ALU_B_In[3]~buf0.DATAIN
i_ALU_B_In[4] => i_ALU_B_In[4]~buf0.DATAIN
i_ALU_B_In[5] => i_ALU_B_In[5]~buf0.DATAIN
i_ALU_B_In[6] => i_ALU_B_In[6]~buf0.DATAIN
i_ALU_B_In[7] => i_ALU_B_In[7]~buf0.DATAIN
i_OP_ADI => i_OP_ADI~buf0.DATAIN
i_OP_CMP => i_OP_CMP~buf0.DATAIN
i_OP_ARI => i_OP_ARI~buf0.DATAIN
i_OP_ORI => i_OP_ORI~buf0.DATAIN
i_OP_XRI => i_OP_XRI~buf0.DATAIN
i_LatchZBit => latchZBit.IN1
o_Z_Bit <= o_Z_Bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ALU_Out[0] <> o_ALU_Out[0]
o_ALU_Out[1] <> o_ALU_Out[1]
o_ALU_Out[2] <> o_ALU_Out[2]
o_ALU_Out[3] <> o_ALU_Out[3]
o_ALU_Out[4] <> o_ALU_Out[4]
o_ALU_Out[5] <> o_ALU_Out[5]
o_ALU_Out[6] <> o_ALU_Out[6]
o_ALU_Out[7] <> o_ALU_Out[7]


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay
clk => sansboldromreduced:GEN_REDUCED_SCHARS:fontRom.clock
clk => dispWR.CLK
clk => startAddr[0].CLK
clk => startAddr[1].CLK
clk => startAddr[2].CLK
clk => startAddr[3].CLK
clk => startAddr[4].CLK
clk => startAddr[5].CLK
clk => startAddr[6].CLK
clk => startAddr[7].CLK
clk => startAddr[8].CLK
clk => startAddr[9].CLK
clk => startAddr[10].CLK
clk => attBold.CLK
clk => attInverse.CLK
clk => savedCursorVert[0].CLK
clk => savedCursorVert[1].CLK
clk => savedCursorVert[2].CLK
clk => savedCursorVert[3].CLK
clk => savedCursorVert[4].CLK
clk => savedCursorHoriz[0].CLK
clk => savedCursorHoriz[1].CLK
clk => savedCursorHoriz[2].CLK
clk => savedCursorHoriz[3].CLK
clk => savedCursorHoriz[4].CLK
clk => savedCursorHoriz[5].CLK
clk => savedCursorHoriz[6].CLK
clk => cursorHorizRestore[0].CLK
clk => cursorHorizRestore[1].CLK
clk => cursorHorizRestore[2].CLK
clk => cursorHorizRestore[3].CLK
clk => cursorHorizRestore[4].CLK
clk => cursorHorizRestore[5].CLK
clk => cursorHorizRestore[6].CLK
clk => cursorVertRestore[0].CLK
clk => cursorVertRestore[1].CLK
clk => cursorVertRestore[2].CLK
clk => cursorVertRestore[3].CLK
clk => cursorVertRestore[4].CLK
clk => cursorHoriz[0].CLK
clk => cursorHoriz[1].CLK
clk => cursorHoriz[2].CLK
clk => cursorHoriz[3].CLK
clk => cursorHoriz[4].CLK
clk => cursorHoriz[5].CLK
clk => cursorHoriz[6].CLK
clk => cursorVert[0].CLK
clk => cursorVert[1].CLK
clk => cursorVert[2].CLK
clk => cursorVert[3].CLK
clk => cursorVert[4].CLK
clk => param4[0].CLK
clk => param4[1].CLK
clk => param4[2].CLK
clk => param4[3].CLK
clk => param4[4].CLK
clk => param4[5].CLK
clk => param4[6].CLK
clk => param3[0].CLK
clk => param3[1].CLK
clk => param3[2].CLK
clk => param3[3].CLK
clk => param3[4].CLK
clk => param3[5].CLK
clk => param3[6].CLK
clk => param2[0].CLK
clk => param2[1].CLK
clk => param2[2].CLK
clk => param2[3].CLK
clk => param2[4].CLK
clk => param2[5].CLK
clk => param2[6].CLK
clk => param1[0].CLK
clk => param1[1].CLK
clk => param1[2].CLK
clk => param1[3].CLK
clk => param1[4].CLK
clk => param1[5].CLK
clk => param1[6].CLK
clk => paramCount[0].CLK
clk => paramCount[1].CLK
clk => paramCount[2].CLK
clk => dispByteSent.CLK
clk => dispCharWRData[0].CLK
clk => dispCharWRData[1].CLK
clk => dispCharWRData[2].CLK
clk => dispCharWRData[3].CLK
clk => dispCharWRData[4].CLK
clk => dispCharWRData[5].CLK
clk => dispCharWRData[6].CLK
clk => dispCharWRData[7].CLK
clk => dispAttWRData[0].CLK
clk => dispAttWRData[1].CLK
clk => dispAttWRData[2].CLK
clk => dispAttWRData[3].CLK
clk => dispAttWRData[4].CLK
clk => dispAttWRData[5].CLK
clk => dispAttWRData[6].CLK
clk => dispAttWRData[7].CLK
clk => cursorOn.CLK
clk => cursBlinkCount[0].CLK
clk => cursBlinkCount[1].CLK
clk => cursBlinkCount[2].CLK
clk => cursBlinkCount[3].CLK
clk => cursBlinkCount[4].CLK
clk => cursBlinkCount[5].CLK
clk => cursBlinkCount[6].CLK
clk => cursBlinkCount[7].CLK
clk => cursBlinkCount[8].CLK
clk => cursBlinkCount[9].CLK
clk => cursBlinkCount[10].CLK
clk => cursBlinkCount[11].CLK
clk => cursBlinkCount[12].CLK
clk => cursBlinkCount[13].CLK
clk => cursBlinkCount[14].CLK
clk => cursBlinkCount[15].CLK
clk => cursBlinkCount[16].CLK
clk => cursBlinkCount[17].CLK
clk => cursBlinkCount[18].CLK
clk => cursBlinkCount[19].CLK
clk => cursBlinkCount[20].CLK
clk => cursBlinkCount[21].CLK
clk => cursBlinkCount[22].CLK
clk => cursBlinkCount[23].CLK
clk => cursBlinkCount[24].CLK
clk => cursBlinkCount[25].CLK
clk => videoB1~reg0.CLK
clk => videoG1~reg0.CLK
clk => videoR1~reg0.CLK
clk => videoB0~reg0.CLK
clk => videoG0~reg0.CLK
clk => videoR0~reg0.CLK
clk => pixelClockCount[0].CLK
clk => pixelClockCount[1].CLK
clk => pixelClockCount[2].CLK
clk => pixelClockCount[3].CLK
clk => vSync~reg0.CLK
clk => hSync~reg0.CLK
clk => charScanLine[0].CLK
clk => charScanLine[1].CLK
clk => charScanLine[2].CLK
clk => charScanLine[3].CLK
clk => charVert[0].CLK
clk => charVert[1].CLK
clk => charVert[2].CLK
clk => charVert[3].CLK
clk => charVert[4].CLK
clk => vActive.CLK
clk => vertLineCount[0].CLK
clk => vertLineCount[1].CLK
clk => vertLineCount[2].CLK
clk => vertLineCount[3].CLK
clk => vertLineCount[4].CLK
clk => vertLineCount[5].CLK
clk => vertLineCount[6].CLK
clk => vertLineCount[7].CLK
clk => vertLineCount[8].CLK
clk => vertLineCount[9].CLK
clk => charHoriz[0].CLK
clk => charHoriz[1].CLK
clk => charHoriz[2].CLK
clk => charHoriz[3].CLK
clk => charHoriz[4].CLK
clk => charHoriz[5].CLK
clk => charHoriz[6].CLK
clk => pixelCount[0].CLK
clk => pixelCount[1].CLK
clk => pixelCount[2].CLK
clk => hActive.CLK
clk => horizCount[0].CLK
clk => horizCount[1].CLK
clk => horizCount[2].CLK
clk => horizCount[3].CLK
clk => horizCount[4].CLK
clk => horizCount[5].CLK
clk => horizCount[6].CLK
clk => horizCount[7].CLK
clk => horizCount[8].CLK
clk => horizCount[9].CLK
clk => horizCount[10].CLK
clk => horizCount[11].CLK
clk => displayram2k:GEN_2KRAM:dispCharRam.clock
clk => dispState~16.DATAIN
clk => escState~3.DATAIN
n_reset => dispState.del3.OUTPUTSELECT
n_reset => dispState.del2.OUTPUTSELECT
n_reset => dispState.deleteLine.OUTPUTSELECT
n_reset => dispState.ins3.OUTPUTSELECT
n_reset => dispState.ins2.OUTPUTSELECT
n_reset => dispState.insertLine.OUTPUTSELECT
n_reset => dispState.clearC2.OUTPUTSELECT
n_reset => dispState.clearChar.OUTPUTSELECT
n_reset => dispState.clearS2.OUTPUTSELECT
n_reset => dispState.clearScreen.OUTPUTSELECT
n_reset => dispState.clearL2.OUTPUTSELECT
n_reset => dispState.clearLine.OUTPUTSELECT
n_reset => dispState.dispNextLoc.OUTPUTSELECT
n_reset => dispState.dispWrite.OUTPUTSELECT
n_reset => dispState.idle.OUTPUTSELECT
n_reset => escState.processingAdditionalParams.OUTPUTSELECT
n_reset => escState.processingParams.OUTPUTSELECT
n_reset => escState.waitForLeftBracket.OUTPUTSELECT
n_reset => escState.none.OUTPUTSELECT
n_reset => dispAttWRData[0].PRESET
n_reset => dispAttWRData[1].PRESET
n_reset => dispAttWRData[2].PRESET
n_reset => dispAttWRData[3].PRESET
n_reset => dispAttWRData[4].ACLR
n_reset => dispAttWRData[5].ACLR
n_reset => dispAttWRData[6].ACLR
n_reset => dispAttWRData[7].ACLR
n_reset => dispWR.ENA
n_reset => dispCharWRData[7].ENA
n_reset => dispCharWRData[6].ENA
n_reset => dispCharWRData[5].ENA
n_reset => dispCharWRData[4].ENA
n_reset => dispCharWRData[3].ENA
n_reset => dispCharWRData[2].ENA
n_reset => dispCharWRData[1].ENA
n_reset => dispCharWRData[0].ENA
n_reset => dispByteSent.ENA
n_reset => paramCount[2].ENA
n_reset => paramCount[1].ENA
n_reset => paramCount[0].ENA
n_reset => param1[6].ENA
n_reset => param1[5].ENA
n_reset => param1[4].ENA
n_reset => param1[3].ENA
n_reset => param1[2].ENA
n_reset => param1[1].ENA
n_reset => param1[0].ENA
n_reset => param2[6].ENA
n_reset => param2[5].ENA
n_reset => param2[4].ENA
n_reset => param2[3].ENA
n_reset => param2[2].ENA
n_reset => param2[1].ENA
n_reset => param2[0].ENA
n_reset => param3[6].ENA
n_reset => param3[5].ENA
n_reset => param3[4].ENA
n_reset => param3[3].ENA
n_reset => param3[2].ENA
n_reset => param3[1].ENA
n_reset => param3[0].ENA
n_reset => param4[6].ENA
n_reset => param4[5].ENA
n_reset => param4[4].ENA
n_reset => param4[3].ENA
n_reset => param4[2].ENA
n_reset => param4[1].ENA
n_reset => param4[0].ENA
n_reset => cursorVert[4].ENA
n_reset => cursorVert[3].ENA
n_reset => cursorVert[2].ENA
n_reset => cursorVert[1].ENA
n_reset => cursorVert[0].ENA
n_reset => cursorHoriz[6].ENA
n_reset => cursorHoriz[5].ENA
n_reset => cursorHoriz[4].ENA
n_reset => cursorHoriz[3].ENA
n_reset => cursorHoriz[2].ENA
n_reset => cursorHoriz[1].ENA
n_reset => cursorHoriz[0].ENA
n_reset => cursorVertRestore[4].ENA
n_reset => cursorVertRestore[3].ENA
n_reset => cursorVertRestore[2].ENA
n_reset => cursorVertRestore[1].ENA
n_reset => cursorVertRestore[0].ENA
n_reset => cursorHorizRestore[6].ENA
n_reset => cursorHorizRestore[5].ENA
n_reset => cursorHorizRestore[4].ENA
n_reset => cursorHorizRestore[3].ENA
n_reset => cursorHorizRestore[2].ENA
n_reset => cursorHorizRestore[1].ENA
n_reset => cursorHorizRestore[0].ENA
n_reset => savedCursorHoriz[6].ENA
n_reset => savedCursorHoriz[5].ENA
n_reset => savedCursorHoriz[4].ENA
n_reset => savedCursorHoriz[3].ENA
n_reset => savedCursorHoriz[2].ENA
n_reset => savedCursorHoriz[1].ENA
n_reset => savedCursorHoriz[0].ENA
n_reset => savedCursorVert[4].ENA
n_reset => savedCursorVert[3].ENA
n_reset => savedCursorVert[2].ENA
n_reset => savedCursorVert[1].ENA
n_reset => savedCursorVert[0].ENA
n_reset => attInverse.ENA
n_reset => attBold.ENA
n_reset => startAddr[10].ENA
n_reset => startAddr[9].ENA
n_reset => startAddr[8].ENA
n_reset => startAddr[7].ENA
n_reset => startAddr[6].ENA
n_reset => startAddr[5].ENA
n_reset => startAddr[4].ENA
n_reset => startAddr[3].ENA
n_reset => startAddr[2].ENA
n_reset => startAddr[1].ENA
n_reset => startAddr[0].ENA
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => dispByteLatch[0].CLK
n_wr => dispByteLatch[1].CLK
n_wr => dispByteLatch[2].CLK
n_wr => dispByteLatch[3].CLK
n_wr => dispByteLatch[4].CLK
n_wr => dispByteLatch[5].CLK
n_wr => dispByteLatch[6].CLK
n_wr => dispByteLatch[7].CLK
n_wr => dispByteWritten.CLK
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => dispByteLatch[0].ENA
regSel => dispByteLatch[1].ENA
regSel => dispByteLatch[2].ENA
regSel => dispByteLatch[3].ENA
regSel => dispByteLatch[4].ENA
regSel => dispByteLatch[5].ENA
regSel => dispByteLatch[6].ENA
regSel => dispByteLatch[7].ENA
regSel => dispByteWritten.ENA
dataIn[0] => dispByteLatch.DATAB
dataIn[1] => dispByteLatch.DATAB
dataIn[2] => dispByteLatch.DATAB
dataIn[3] => dispByteLatch.DATAB
dataIn[4] => dispByteLatch.DATAB
dataIn[5] => dispByteLatch.DATAB
dataIn[5] => controlReg[5].DATAIN
dataIn[6] => dispByteLatch.DATAB
dataIn[6] => controlReg[6].DATAIN
dataIn[7] => dispByteLatch.DATAB
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
videoR0 <= videoR0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoR1 <= videoR1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG0 <= videoG0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG1 <= videoG1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB0 <= videoB0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB1 <= videoB1~reg0.DB_MAX_OUTPUT_PORT_TYPE
hSync <= hSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSync <= vSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_hActive <= hActive.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_irt3:auto_generated.address_a[0]
address_a[1] => altsyncram_irt3:auto_generated.address_a[1]
address_a[2] => altsyncram_irt3:auto_generated.address_a[2]
address_a[3] => altsyncram_irt3:auto_generated.address_a[3]
address_a[4] => altsyncram_irt3:auto_generated.address_a[4]
address_a[5] => altsyncram_irt3:auto_generated.address_a[5]
address_a[6] => altsyncram_irt3:auto_generated.address_a[6]
address_a[7] => altsyncram_irt3:auto_generated.address_a[7]
address_a[8] => altsyncram_irt3:auto_generated.address_a[8]
address_a[9] => altsyncram_irt3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_irt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_irt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_irt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_irt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_irt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_irt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_irt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_irt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_irt3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
wren_a => altsyncram_ldr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ldr3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ldr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ldr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ldr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ldr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ldr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ldr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ldr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ldr3:auto_generated.data_a[7]
data_b[0] => altsyncram_ldr3:auto_generated.data_b[0]
data_b[1] => altsyncram_ldr3:auto_generated.data_b[1]
data_b[2] => altsyncram_ldr3:auto_generated.data_b[2]
data_b[3] => altsyncram_ldr3:auto_generated.data_b[3]
data_b[4] => altsyncram_ldr3:auto_generated.data_b[4]
data_b[5] => altsyncram_ldr3:auto_generated.data_b[5]
data_b[6] => altsyncram_ldr3:auto_generated.data_b[6]
data_b[7] => altsyncram_ldr3:auto_generated.data_b[7]
address_a[0] => altsyncram_ldr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ldr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ldr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ldr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ldr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ldr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ldr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ldr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ldr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ldr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ldr3:auto_generated.address_a[10]
address_b[0] => altsyncram_ldr3:auto_generated.address_b[0]
address_b[1] => altsyncram_ldr3:auto_generated.address_b[1]
address_b[2] => altsyncram_ldr3:auto_generated.address_b[2]
address_b[3] => altsyncram_ldr3:auto_generated.address_b[3]
address_b[4] => altsyncram_ldr3:auto_generated.address_b[4]
address_b[5] => altsyncram_ldr3:auto_generated.address_b[5]
address_b[6] => altsyncram_ldr3:auto_generated.address_b[6]
address_b[7] => altsyncram_ldr3:auto_generated.address_b[7]
address_b[8] => altsyncram_ldr3:auto_generated.address_b[8]
address_b[9] => altsyncram_ldr3:auto_generated.address_b[9]
address_b[10] => altsyncram_ldr3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ldr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ldr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ldr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ldr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ldr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ldr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ldr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ldr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ldr3:auto_generated.q_a[7]
q_b[0] <= altsyncram_ldr3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ldr3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ldr3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ldr3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ldr3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ldr3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ldr3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ldr3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD
i_CLOCK_50 => ps2_keyboard_to_ascii:ps2Keyboard.clk
i_CLOCK_50 => q_kbReadData[0].CLK
i_CLOCK_50 => q_kbReadData[1].CLK
i_CLOCK_50 => q_kbReadData[2].CLK
i_CLOCK_50 => q_kbReadData[3].CLK
i_CLOCK_50 => q_kbReadData[4].CLK
i_CLOCK_50 => q_kbReadData[5].CLK
i_CLOCK_50 => q_kbReadData[6].CLK
i_CLOCK_50 => q_kbReadData[7].CLK
i_CLOCK_50 => w_kbdStatus[0].CLK
i_CLOCK_50 => w_kbdStatus[1].CLK
i_CLOCK_50 => w_kbdStatus[2].CLK
i_CLOCK_50 => w_kbdStatus[3].CLK
i_CLOCK_50 => w_kbdStatus[4].CLK
i_CLOCK_50 => w_kbdStatus[5].CLK
i_CLOCK_50 => w_kbdStatus[6].CLK
i_CLOCK_50 => w_kbdStatus[7].CLK
i_CLOCK_50 => w_latKbDV1.CLK
i_n_reset => w_kbdStatus[0].ACLR
i_n_reset => w_kbdStatus[1].ACLR
i_n_reset => w_kbdStatus[2].ACLR
i_n_reset => w_kbdStatus[3].ACLR
i_n_reset => w_kbdStatus[4].ACLR
i_n_reset => w_kbdStatus[5].ACLR
i_n_reset => w_kbdStatus[6].ACLR
i_n_reset => w_kbdStatus[7].ACLR
i_n_reset => w_latKbDV1.ACLR
i_n_reset => q_kbReadData[0].ENA
i_n_reset => q_kbReadData[7].ENA
i_n_reset => q_kbReadData[6].ENA
i_n_reset => q_kbReadData[5].ENA
i_n_reset => q_kbReadData[4].ENA
i_n_reset => q_kbReadData[3].ENA
i_n_reset => q_kbReadData[2].ENA
i_n_reset => q_kbReadData[1].ENA
i_kbCS => process_0.IN0
i_RegSel => process_0.IN1
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_RegSel => o_kbdDat.OUTPUTSELECT
i_rd_Kbd => process_0.IN1
i_ps2_clk => ps2_keyboard_to_ascii:ps2Keyboard.ps2_clk
i_ps2_data => ps2_keyboard_to_ascii:ps2Keyboard.ps2_data
o_kbdDat[0] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[1] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[2] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[3] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[4] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[5] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[6] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE
o_kbdDat[7] <= o_kbdDat.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard
clk => ps2_keyboard:ps2_keyboard_0.clk
clk => ascii_code[0]~reg0.CLK
clk => ascii_code[1]~reg0.CLK
clk => ascii_code[2]~reg0.CLK
clk => ascii_code[3]~reg0.CLK
clk => ascii_code[4]~reg0.CLK
clk => ascii_code[5]~reg0.CLK
clk => ascii_code[6]~reg0.CLK
clk => shift_r.CLK
clk => shift_l.CLK
clk => control_l.CLK
clk => control_r.CLK
clk => caps_lock.CLK
clk => ascii[0].CLK
clk => ascii[1].CLK
clk => ascii[2].CLK
clk => ascii[3].CLK
clk => ascii[4].CLK
clk => ascii[5].CLK
clk => ascii[6].CLK
clk => ascii[7].CLK
clk => e0_code.CLK
clk => break.CLK
clk => ascii_new~reg0.CLK
clk => prev_ps2_code_new.CLK
clk => state~1.DATAIN
ps2_clk => ps2_keyboard:ps2_keyboard_0.ps2_clk
ps2_data => ps2_keyboard:ps2_keyboard_0.ps2_data
ascii_new <= ascii_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[0] <= ascii_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[1] <= ascii_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[2] <= ascii_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[3] <= ascii_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[4] <= ascii_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[5] <= ascii_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[6] <= ascii_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
clk => debounce:debounce_ps2_clk.clk
clk => ps2_code[0]~reg0.CLK
clk => ps2_code[1]~reg0.CLK
clk => ps2_code[2]~reg0.CLK
clk => ps2_code[3]~reg0.CLK
clk => ps2_code[4]~reg0.CLK
clk => ps2_code[5]~reg0.CLK
clk => ps2_code[6]~reg0.CLK
clk => ps2_code[7]~reg0.CLK
clk => ps2_code_new~reg0.CLK
clk => count_idle[0].CLK
clk => count_idle[1].CLK
clk => count_idle[2].CLK
clk => count_idle[3].CLK
clk => count_idle[4].CLK
clk => count_idle[5].CLK
clk => count_idle[6].CLK
clk => count_idle[7].CLK
clk => count_idle[8].CLK
clk => count_idle[9].CLK
clk => count_idle[10].CLK
clk => count_idle[11].CLK
clk => sync_ffs[0].CLK
clk => sync_ffs[1].CLK
clk => debounce:debounce_ps2_data.clk
ps2_clk => sync_ffs[0].DATAIN
ps2_data => sync_ffs[1].DATAIN
ps2_code_new <= ps2_code_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[0] <= ps2_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[1] <= ps2_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[2] <= ps2_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[3] <= ps2_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[4] <= ps2_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[5] <= ps2_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[6] <= ps2_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[7] <= ps2_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|BaudRate6850:BAUDRATEGEN
i_CLOCK_50 => o_serialEn~reg0.CLK
i_CLOCK_50 => w_serialCount[0].CLK
i_CLOCK_50 => w_serialCount[1].CLK
i_CLOCK_50 => w_serialCount[2].CLK
i_CLOCK_50 => w_serialCount[3].CLK
i_CLOCK_50 => w_serialCount[4].CLK
i_CLOCK_50 => w_serialCount[5].CLK
i_CLOCK_50 => w_serialCount[6].CLK
i_CLOCK_50 => w_serialCount[7].CLK
i_CLOCK_50 => w_serialCount[8].CLK
i_CLOCK_50 => w_serialCount[9].CLK
i_CLOCK_50 => w_serialCount[10].CLK
i_CLOCK_50 => w_serialCount[11].CLK
i_CLOCK_50 => w_serialCount[12].CLK
i_CLOCK_50 => w_serialCount[13].CLK
i_CLOCK_50 => w_serialCount[14].CLK
i_CLOCK_50 => w_serialCount[15].CLK
o_serialEn <= o_serialEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ANSITerm1:ANSITerm|bufferedUART:UART
clk => rxBuffer~12.CLK
clk => rxBuffer~0.CLK
clk => rxBuffer~1.CLK
clk => rxBuffer~2.CLK
clk => rxBuffer~3.CLK
clk => rxBuffer~4.CLK
clk => rxBuffer~5.CLK
clk => rxBuffer~6.CLK
clk => rxBuffer~7.CLK
clk => rxBuffer~8.CLK
clk => rxBuffer~9.CLK
clk => rxBuffer~10.CLK
clk => rxBuffer~11.CLK
clk => txBuffer[0].CLK
clk => txBuffer[1].CLK
clk => txBuffer[2].CLK
clk => txBuffer[3].CLK
clk => txBuffer[4].CLK
clk => txBuffer[5].CLK
clk => txBuffer[6].CLK
clk => txBuffer[7].CLK
clk => txd~reg0.CLK
clk => txByteSent.CLK
clk => txClockCount[0].CLK
clk => txClockCount[1].CLK
clk => txClockCount[2].CLK
clk => txClockCount[3].CLK
clk => txClockCount[4].CLK
clk => txClockCount[5].CLK
clk => txBitCount[0].CLK
clk => txBitCount[1].CLK
clk => txBitCount[2].CLK
clk => txBitCount[3].CLK
clk => rxCurrentByteBuffer[0].CLK
clk => rxCurrentByteBuffer[1].CLK
clk => rxCurrentByteBuffer[2].CLK
clk => rxCurrentByteBuffer[3].CLK
clk => rxCurrentByteBuffer[4].CLK
clk => rxCurrentByteBuffer[5].CLK
clk => rxCurrentByteBuffer[6].CLK
clk => rxCurrentByteBuffer[7].CLK
clk => rxInPointer[0].CLK
clk => rxInPointer[1].CLK
clk => rxInPointer[2].CLK
clk => rxInPointer[3].CLK
clk => rxInPointer[4].CLK
clk => rxInPointer[5].CLK
clk => rxClockCount[0].CLK
clk => rxClockCount[1].CLK
clk => rxClockCount[2].CLK
clk => rxClockCount[3].CLK
clk => rxClockCount[4].CLK
clk => rxClockCount[5].CLK
clk => rxBitCount[0].CLK
clk => rxBitCount[1].CLK
clk => rxBitCount[2].CLK
clk => rxBitCount[3].CLK
clk => rxFilter[0].CLK
clk => rxFilter[1].CLK
clk => rxFilter[2].CLK
clk => rxFilter[3].CLK
clk => rxFilter[4].CLK
clk => rxFilter[5].CLK
clk => rxdFiltered.CLK
clk => func_reset.CLK
clk => n_rts~reg0.CLK
clk => txState~4.DATAIN
clk => rxState~4.DATAIN
clk => rxBuffer.CLK0
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => controlReg[7].CLK
n_wr => txByteLatch[0].CLK
n_wr => txByteLatch[1].CLK
n_wr => txByteLatch[2].CLK
n_wr => txByteLatch[3].CLK
n_wr => txByteLatch[4].CLK
n_wr => txByteLatch[5].CLK
n_wr => txByteLatch[6].CLK
n_wr => txByteLatch[7].CLK
n_wr => txByteWritten.CLK
n_wr => process_1.IN1
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
n_rd => rxReadPointer[0].CLK
n_rd => rxReadPointer[1].CLK
n_rd => rxReadPointer[2].CLK
n_rd => rxReadPointer[3].CLK
n_rd => rxReadPointer[4].CLK
n_rd => rxReadPointer[5].CLK
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => process_1.IN1
regSel => rxReadPointer[5].ENA
regSel => rxReadPointer[4].ENA
regSel => rxReadPointer[3].ENA
regSel => rxReadPointer[2].ENA
regSel => rxReadPointer[1].ENA
regSel => rxReadPointer[0].ENA
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => controlReg[7].ENA
regSel => txByteLatch[0].ENA
regSel => txByteLatch[1].ENA
regSel => txByteLatch[2].ENA
regSel => txByteLatch[3].ENA
regSel => txByteLatch[4].ENA
regSel => txByteLatch[5].ENA
regSel => txByteLatch[6].ENA
regSel => txByteLatch[7].ENA
regSel => txByteWritten.ENA
dataIn[0] => Equal1.IN3
dataIn[0] => txByteLatch[0].DATAIN
dataIn[1] => Equal1.IN2
dataIn[1] => txByteLatch[1].DATAIN
dataIn[2] => txByteLatch[2].DATAIN
dataIn[3] => txByteLatch[3].DATAIN
dataIn[4] => txByteLatch[4].DATAIN
dataIn[5] => controlReg[5].DATAIN
dataIn[5] => txByteLatch[5].DATAIN
dataIn[6] => controlReg[6].DATAIN
dataIn[6] => txByteLatch[6].DATAIN
dataIn[7] => controlReg[7].DATAIN
dataIn[7] => txByteLatch[7].DATAIN
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
rxClkEn => rxBuffer.OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[0].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[1].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[2].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[3].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[4].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[5].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[6].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[7].OUTPUTSELECT
rxClkEn => rxState.stopBit.OUTPUTSELECT
rxClkEn => rxState.dataBit.OUTPUTSELECT
rxClkEn => rxState.idle.OUTPUTSELECT
rxClkEn => rxInPointer[0].ENA
rxClkEn => rxInPointer[1].ENA
rxClkEn => rxInPointer[2].ENA
rxClkEn => rxInPointer[3].ENA
rxClkEn => rxInPointer[4].ENA
rxClkEn => rxInPointer[5].ENA
rxClkEn => rxClockCount[0].ENA
rxClkEn => rxClockCount[1].ENA
rxClkEn => rxClockCount[2].ENA
rxClkEn => rxClockCount[3].ENA
rxClkEn => rxClockCount[4].ENA
rxClkEn => rxClockCount[5].ENA
rxClkEn => rxBitCount[0].ENA
rxClkEn => rxBitCount[1].ENA
rxClkEn => rxBitCount[2].ENA
rxClkEn => rxBitCount[3].ENA
txClkEn => txBuffer[0].OUTPUTSELECT
txClkEn => txBuffer[1].OUTPUTSELECT
txClkEn => txBuffer[2].OUTPUTSELECT
txClkEn => txBuffer[3].OUTPUTSELECT
txClkEn => txBuffer[4].OUTPUTSELECT
txClkEn => txBuffer[5].OUTPUTSELECT
txClkEn => txBuffer[6].OUTPUTSELECT
txClkEn => txBuffer[7].OUTPUTSELECT
txClkEn => txd.OUTPUTSELECT
txClkEn => txState.stopBit.OUTPUTSELECT
txClkEn => txState.dataBit.OUTPUTSELECT
txClkEn => txState.idle.OUTPUTSELECT
txClkEn => txByteSent.ENA
txClkEn => txClockCount[0].ENA
txClkEn => txClockCount[1].ENA
txClkEn => txClockCount[2].ENA
txClkEn => txClockCount[3].ENA
txClkEn => txClockCount[4].ENA
txClkEn => txClockCount[5].ENA
txClkEn => txBitCount[0].ENA
txClkEn => txBitCount[1].ENA
txClkEn => txBitCount[2].ENA
txClkEn => txBitCount[3].ENA
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_rts <= n_rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_cts => n_cts~buf0.DATAIN
n_dcd => statusReg[2].DATAIN
n_dcd => tx_fsm.IN1


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches
i_CLOCK_50 => debouncesw:debounceSw5.i_CLOCK_50
i_CLOCK_50 => pulse20ms.CLK
i_CLOCK_50 => deb_counter[0].CLK
i_CLOCK_50 => deb_counter[1].CLK
i_CLOCK_50 => deb_counter[2].CLK
i_CLOCK_50 => deb_counter[3].CLK
i_CLOCK_50 => deb_counter[4].CLK
i_CLOCK_50 => deb_counter[5].CLK
i_CLOCK_50 => deb_counter[6].CLK
i_CLOCK_50 => deb_counter[7].CLK
i_CLOCK_50 => deb_counter[8].CLK
i_CLOCK_50 => deb_counter[9].CLK
i_CLOCK_50 => deb_counter[10].CLK
i_CLOCK_50 => deb_counter[11].CLK
i_CLOCK_50 => deb_counter[12].CLK
i_CLOCK_50 => deb_counter[13].CLK
i_CLOCK_50 => deb_counter[14].CLK
i_CLOCK_50 => deb_counter[15].CLK
i_CLOCK_50 => deb_counter[16].CLK
i_CLOCK_50 => deb_counter[17].CLK
i_CLOCK_50 => deb_counter[18].CLK
i_CLOCK_50 => deb_counter[19].CLK
i_CLOCK_50 => debouncesw:debounceSw4.i_CLOCK_50
i_CLOCK_50 => debouncesw:debounceSw3.i_CLOCK_50
i_CLOCK_50 => debouncesw:debounceSw2.i_CLOCK_50
i_CLOCK_50 => debouncesw:debounceSw1.i_CLOCK_50
i_CLOCK_50 => debouncesw:debounceSw0.i_CLOCK_50
i_InPins[0] => debouncesw:debounceSw0.i_PinIn
i_InPins[1] => debouncesw:debounceSw1.i_PinIn
i_InPins[2] => debouncesw:debounceSw2.i_PinIn
i_InPins[3] => debouncesw:debounceSw3.i_PinIn
i_InPins[4] => debouncesw:debounceSw4.i_PinIn
i_InPins[5] => debouncesw:debounceSw5.i_PinIn
o_OutPins[0] <= debouncesw:debounceSw0.o_PinOut
o_OutPins[1] <= debouncesw:debounceSw1.o_PinOut
o_OutPins[2] <= debouncesw:debounceSw2.o_PinOut
o_OutPins[3] <= debouncesw:debounceSw3.o_PinOut
o_OutPins[4] <= debouncesw:debounceSw4.o_PinOut
o_OutPins[5] <= debouncesw:debounceSw5.o_PinOut


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => dly4.CLK
i_CLOCK_50 => dly3.CLK
i_CLOCK_50 => dly2.CLK
i_CLOCK_50 => dly1.CLK
i_slowCLK => dly2.ENA
i_slowCLK => dly1.ENA
i_PinIn => dly2.IN1
i_PinIn => dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw4
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => dly4.CLK
i_CLOCK_50 => dly3.CLK
i_CLOCK_50 => dly2.CLK
i_CLOCK_50 => dly1.CLK
i_slowCLK => dly2.ENA
i_slowCLK => dly1.ENA
i_PinIn => dly2.IN1
i_PinIn => dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw3
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => dly4.CLK
i_CLOCK_50 => dly3.CLK
i_CLOCK_50 => dly2.CLK
i_CLOCK_50 => dly1.CLK
i_slowCLK => dly2.ENA
i_slowCLK => dly1.ENA
i_PinIn => dly2.IN1
i_PinIn => dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw2
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => dly4.CLK
i_CLOCK_50 => dly3.CLK
i_CLOCK_50 => dly2.CLK
i_CLOCK_50 => dly1.CLK
i_slowCLK => dly2.ENA
i_slowCLK => dly1.ENA
i_PinIn => dly2.IN1
i_PinIn => dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw1
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => dly4.CLK
i_CLOCK_50 => dly3.CLK
i_CLOCK_50 => dly2.CLK
i_CLOCK_50 => dly1.CLK
i_slowCLK => dly2.ENA
i_slowCLK => dly1.ENA
i_PinIn => dly2.IN1
i_PinIn => dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw0
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => dly4.CLK
i_CLOCK_50 => dly3.CLK
i_CLOCK_50 => dly2.CLK
i_CLOCK_50 => dly1.CLK
i_slowCLK => dly2.ENA
i_slowCLK => dly1.ENA
i_PinIn => dly2.IN1
i_PinIn => dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8
clk => ebusmux:iBUSMUX.sys.clk
clk => ekl8e:iTTY1.sys.clk
clk => ekl8e:iTTY2.sys.clk
clk => edk8e:iRTC.sys.clk
clk => ekc8e:iPANEL.sys.clk
clk => ecpu:iCPU.sys.clk
clk => ems8c:iRAM.sys.clk
clk => erk8e:iDISK.sys.clk
rst => sys.rst.IN1
rst => erk8e:iDISK.sys.rst
swCPU[3] => ecpu:iCPU.swCPU[3]
swCPU[2] => ecpu:iCPU.swCPU[2]
swCPU[1] => ecpu:iCPU.swCPU[1]
swCPU[0] => ecpu:iCPU.swCPU[0]
swOPT.STARTUP => ecpu:iCPU.swOPT.STARTUP
swOPT.SP3 => ecpu:iCPU.swOPT.SP3
swOPT.SP2 => ecpu:iCPU.swOPT.SP2
swOPT.SP1 => ecpu:iCPU.swOPT.SP1
swOPT.SP0 => ecpu:iCPU.swOPT.SP0
swOPT.TSD => ecpu:iCPU.swOPT.TSD
swOPT.KM8E => ecpu:iCPU.swOPT.KM8E
swOPT.KE8 => ecpu:iCPU.swOPT.KE8
swRTC[2] => edk8e:iRTC.swRTC[2]
swRTC[1] => edk8e:iRTC.swRTC[1]
swRTC[0] => edk8e:iRTC.swRTC[0]
tty1BR[3] => ekl8e:iTTY1.uartBR[3]
tty1BR[2] => ekl8e:iTTY1.uartBR[2]
tty1BR[1] => ekl8e:iTTY1.uartBR[1]
tty1BR[0] => ekl8e:iTTY1.uartBR[0]
tty1HS[1] => ekl8e:iTTY1.uartHS[1]
tty1HS[0] => ekl8e:iTTY1.uartHS[0]
tty1CTS => ekl8e:iTTY1.cts
tty1RTS <= ekl8e:iTTY1.rts
tty1RXD => ekl8e:iTTY1.rxd
tty1TXD <= ekl8e:iTTY1.txd
tty2BR[3] => ekl8e:iTTY2.uartBR[3]
tty2BR[2] => ekl8e:iTTY2.uartBR[2]
tty2BR[1] => ekl8e:iTTY2.uartBR[1]
tty2BR[0] => ekl8e:iTTY2.uartBR[0]
tty2HS[1] => ekl8e:iTTY2.uartHS[1]
tty2HS[0] => ekl8e:iTTY2.uartHS[0]
tty2CTS => ekl8e:iTTY2.cts
tty2RTS <= ekl8e:iTTY2.rts
tty2RXD => ekl8e:iTTY2.rxd
tty2TXD <= ekl8e:iTTY2.txd
lprBR[3] => ~NO_FANOUT~
lprBR[2] => ~NO_FANOUT~
lprBR[1] => ~NO_FANOUT~
lprBR[0] => ~NO_FANOUT~
lprHS[1] => ~NO_FANOUT~
lprHS[0] => ~NO_FANOUT~
lprDTR => ~NO_FANOUT~
lprDSR <= lprDSR.DB_MAX_OUTPUT_PORT_TYPE
lprRXD => ~NO_FANOUT~
lprTXD <= lprTXD.DB_MAX_OUTPUT_PORT_TYPE
ptrBR[3] => ~NO_FANOUT~
ptrBR[2] => ~NO_FANOUT~
ptrBR[1] => ~NO_FANOUT~
ptrBR[0] => ~NO_FANOUT~
ptrHS[1] => ~NO_FANOUT~
ptrHS[0] => ~NO_FANOUT~
ptrCTS => ~NO_FANOUT~
ptrRTS <= ptrRTS.DB_MAX_OUTPUT_PORT_TYPE
ptrRXD => ~NO_FANOUT~
ptrTXD <= comb.DB_MAX_OUTPUT_PORT_TYPE
sdCD => erk8e:iDISK.sdCD
sdWP => erk8e:iDISK.sdWP
sdMISO => erk8e:iDISK.sdMISO
sdMOSI <= erk8e:iDISK.sdMOSI
sdSCLK <= erk8e:iDISK.sdSCLK
sdCS <= erk8e:iDISK.sdCS
rk8eSTAT.sdSTAT.debug[7] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[7]
rk8eSTAT.sdSTAT.debug[6] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[6]
rk8eSTAT.sdSTAT.debug[5] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[5]
rk8eSTAT.sdSTAT.debug[4] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[4]
rk8eSTAT.sdSTAT.debug[3] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[3]
rk8eSTAT.sdSTAT.debug[2] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[2]
rk8eSTAT.sdSTAT.debug[1] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[1]
rk8eSTAT.sdSTAT.debug[0] <= erk8e:iDISK.rk8eSTAT.sdSTAT.debug[0]
rk8eSTAT.sdSTAT.wrCNT[7] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[7]
rk8eSTAT.sdSTAT.wrCNT[6] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[6]
rk8eSTAT.sdSTAT.wrCNT[5] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[5]
rk8eSTAT.sdSTAT.wrCNT[4] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[4]
rk8eSTAT.sdSTAT.wrCNT[3] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[3]
rk8eSTAT.sdSTAT.wrCNT[2] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[2]
rk8eSTAT.sdSTAT.wrCNT[1] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[1]
rk8eSTAT.sdSTAT.wrCNT[0] <= erk8e:iDISK.rk8eSTAT.sdSTAT.wrCNT[0]
rk8eSTAT.sdSTAT.rdCNT[7] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[7]
rk8eSTAT.sdSTAT.rdCNT[6] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[6]
rk8eSTAT.sdSTAT.rdCNT[5] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[5]
rk8eSTAT.sdSTAT.rdCNT[4] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[4]
rk8eSTAT.sdSTAT.rdCNT[3] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[3]
rk8eSTAT.sdSTAT.rdCNT[2] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[2]
rk8eSTAT.sdSTAT.rdCNT[1] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[1]
rk8eSTAT.sdSTAT.rdCNT[0] <= erk8e:iDISK.rk8eSTAT.sdSTAT.rdCNT[0]
rk8eSTAT.sdSTAT.val[7] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[7]
rk8eSTAT.sdSTAT.val[6] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[6]
rk8eSTAT.sdSTAT.val[5] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[5]
rk8eSTAT.sdSTAT.val[4] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[4]
rk8eSTAT.sdSTAT.val[3] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[3]
rk8eSTAT.sdSTAT.val[2] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[2]
rk8eSTAT.sdSTAT.val[1] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[1]
rk8eSTAT.sdSTAT.val[0] <= erk8e:iDISK.rk8eSTAT.sdSTAT.val[0]
rk8eSTAT.sdSTAT.err[7] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[7]
rk8eSTAT.sdSTAT.err[6] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[6]
rk8eSTAT.sdSTAT.err[5] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[5]
rk8eSTAT.sdSTAT.err[4] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[4]
rk8eSTAT.sdSTAT.err[3] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[3]
rk8eSTAT.sdSTAT.err[2] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[2]
rk8eSTAT.sdSTAT.err[1] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[1]
rk8eSTAT.sdSTAT.err[0] <= erk8e:iDISK.rk8eSTAT.sdSTAT.err[0]
rk8eSTAT.sdSTAT.state.sdstateRWFAIL <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateRWFAIL
rk8eSTAT.sdSTAT.state.sdstateINFAIL <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateINFAIL
rk8eSTAT.sdSTAT.state.sdstateDONE <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateDONE
rk8eSTAT.sdSTAT.state.sdstateWRITE <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateWRITE
rk8eSTAT.sdSTAT.state.sdstateREAD <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateREAD
rk8eSTAT.sdSTAT.state.sdstateREADY <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateREADY
rk8eSTAT.sdSTAT.state.sdstateINIT <= erk8e:iDISK.rk8eSTAT.sdSTAT.state.sdstateINIT
rk8eSTAT.rk05STAT[3].sdDISKaddr[31] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[31]
rk8eSTAT.rk05STAT[3].sdDISKaddr[30] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[30]
rk8eSTAT.rk05STAT[3].sdDISKaddr[29] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[29]
rk8eSTAT.rk05STAT[3].sdDISKaddr[28] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[28]
rk8eSTAT.rk05STAT[3].sdDISKaddr[27] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[27]
rk8eSTAT.rk05STAT[3].sdDISKaddr[26] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[26]
rk8eSTAT.rk05STAT[3].sdDISKaddr[25] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[25]
rk8eSTAT.rk05STAT[3].sdDISKaddr[24] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[24]
rk8eSTAT.rk05STAT[3].sdDISKaddr[23] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[23]
rk8eSTAT.rk05STAT[3].sdDISKaddr[22] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[22]
rk8eSTAT.rk05STAT[3].sdDISKaddr[21] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[21]
rk8eSTAT.rk05STAT[3].sdDISKaddr[20] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[20]
rk8eSTAT.rk05STAT[3].sdDISKaddr[19] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[19]
rk8eSTAT.rk05STAT[3].sdDISKaddr[18] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[18]
rk8eSTAT.rk05STAT[3].sdDISKaddr[17] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[17]
rk8eSTAT.rk05STAT[3].sdDISKaddr[16] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[16]
rk8eSTAT.rk05STAT[3].sdDISKaddr[15] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[15]
rk8eSTAT.rk05STAT[3].sdDISKaddr[14] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[14]
rk8eSTAT.rk05STAT[3].sdDISKaddr[13] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[13]
rk8eSTAT.rk05STAT[3].sdDISKaddr[12] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[12]
rk8eSTAT.rk05STAT[3].sdDISKaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[11]
rk8eSTAT.rk05STAT[3].sdDISKaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[10]
rk8eSTAT.rk05STAT[3].sdDISKaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[9]
rk8eSTAT.rk05STAT[3].sdDISKaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[8]
rk8eSTAT.rk05STAT[3].sdDISKaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[7]
rk8eSTAT.rk05STAT[3].sdDISKaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[6]
rk8eSTAT.rk05STAT[3].sdDISKaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[5]
rk8eSTAT.rk05STAT[3].sdDISKaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[4]
rk8eSTAT.rk05STAT[3].sdDISKaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[3]
rk8eSTAT.rk05STAT[3].sdDISKaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[2]
rk8eSTAT.rk05STAT[3].sdDISKaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[1]
rk8eSTAT.rk05STAT[3].sdDISKaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdDISKaddr[0]
rk8eSTAT.rk05STAT[3].sdMEMaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[11]
rk8eSTAT.rk05STAT[3].sdMEMaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[10]
rk8eSTAT.rk05STAT[3].sdMEMaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[9]
rk8eSTAT.rk05STAT[3].sdMEMaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[8]
rk8eSTAT.rk05STAT[3].sdMEMaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[7]
rk8eSTAT.rk05STAT[3].sdMEMaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[6]
rk8eSTAT.rk05STAT[3].sdMEMaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[5]
rk8eSTAT.rk05STAT[3].sdMEMaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[4]
rk8eSTAT.rk05STAT[3].sdMEMaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[3]
rk8eSTAT.rk05STAT[3].sdMEMaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[2]
rk8eSTAT.rk05STAT[3].sdMEMaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[1]
rk8eSTAT.rk05STAT[3].sdMEMaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdMEMaddr[0]
rk8eSTAT.rk05STAT[3].sdLEN <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdLEN
rk8eSTAT.rk05STAT[3].sdOP.sdopWR <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdOP.sdopWR
rk8eSTAT.rk05STAT[3].sdOP.sdopRD <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdOP.sdopRD
rk8eSTAT.rk05STAT[3].sdOP.sdopABORT <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdOP.sdopABORT
rk8eSTAT.rk05STAT[3].sdOP.sdopNOP <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].sdOP.sdopNOP
rk8eSTAT.rk05STAT[3].wrinh <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].wrinh
rk8eSTAT.rk05STAT[3].recal <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].recal
rk8eSTAT.rk05STAT[3].mounted <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].mounted
rk8eSTAT.rk05STAT[3].state.rk05stDONE <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].state.rk05stDONE
rk8eSTAT.rk05STAT[3].state.rk05stBUSY <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].state.rk05stBUSY
rk8eSTAT.rk05STAT[3].state.rk05stIDLE <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].state.rk05stIDLE
rk8eSTAT.rk05STAT[3].active <= erk8e:iDISK.rk8eSTAT.rk05STAT[3].active
rk8eSTAT.rk05STAT[2].sdDISKaddr[31] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[31]
rk8eSTAT.rk05STAT[2].sdDISKaddr[30] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[30]
rk8eSTAT.rk05STAT[2].sdDISKaddr[29] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[29]
rk8eSTAT.rk05STAT[2].sdDISKaddr[28] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[28]
rk8eSTAT.rk05STAT[2].sdDISKaddr[27] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[27]
rk8eSTAT.rk05STAT[2].sdDISKaddr[26] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[26]
rk8eSTAT.rk05STAT[2].sdDISKaddr[25] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[25]
rk8eSTAT.rk05STAT[2].sdDISKaddr[24] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[24]
rk8eSTAT.rk05STAT[2].sdDISKaddr[23] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[23]
rk8eSTAT.rk05STAT[2].sdDISKaddr[22] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[22]
rk8eSTAT.rk05STAT[2].sdDISKaddr[21] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[21]
rk8eSTAT.rk05STAT[2].sdDISKaddr[20] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[20]
rk8eSTAT.rk05STAT[2].sdDISKaddr[19] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[19]
rk8eSTAT.rk05STAT[2].sdDISKaddr[18] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[18]
rk8eSTAT.rk05STAT[2].sdDISKaddr[17] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[17]
rk8eSTAT.rk05STAT[2].sdDISKaddr[16] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[16]
rk8eSTAT.rk05STAT[2].sdDISKaddr[15] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[15]
rk8eSTAT.rk05STAT[2].sdDISKaddr[14] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[14]
rk8eSTAT.rk05STAT[2].sdDISKaddr[13] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[13]
rk8eSTAT.rk05STAT[2].sdDISKaddr[12] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[12]
rk8eSTAT.rk05STAT[2].sdDISKaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[11]
rk8eSTAT.rk05STAT[2].sdDISKaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[10]
rk8eSTAT.rk05STAT[2].sdDISKaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[9]
rk8eSTAT.rk05STAT[2].sdDISKaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[8]
rk8eSTAT.rk05STAT[2].sdDISKaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[7]
rk8eSTAT.rk05STAT[2].sdDISKaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[6]
rk8eSTAT.rk05STAT[2].sdDISKaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[5]
rk8eSTAT.rk05STAT[2].sdDISKaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[4]
rk8eSTAT.rk05STAT[2].sdDISKaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[3]
rk8eSTAT.rk05STAT[2].sdDISKaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[2]
rk8eSTAT.rk05STAT[2].sdDISKaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[1]
rk8eSTAT.rk05STAT[2].sdDISKaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdDISKaddr[0]
rk8eSTAT.rk05STAT[2].sdMEMaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[11]
rk8eSTAT.rk05STAT[2].sdMEMaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[10]
rk8eSTAT.rk05STAT[2].sdMEMaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[9]
rk8eSTAT.rk05STAT[2].sdMEMaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[8]
rk8eSTAT.rk05STAT[2].sdMEMaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[7]
rk8eSTAT.rk05STAT[2].sdMEMaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[6]
rk8eSTAT.rk05STAT[2].sdMEMaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[5]
rk8eSTAT.rk05STAT[2].sdMEMaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[4]
rk8eSTAT.rk05STAT[2].sdMEMaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[3]
rk8eSTAT.rk05STAT[2].sdMEMaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[2]
rk8eSTAT.rk05STAT[2].sdMEMaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[1]
rk8eSTAT.rk05STAT[2].sdMEMaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdMEMaddr[0]
rk8eSTAT.rk05STAT[2].sdLEN <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdLEN
rk8eSTAT.rk05STAT[2].sdOP.sdopWR <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdOP.sdopWR
rk8eSTAT.rk05STAT[2].sdOP.sdopRD <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdOP.sdopRD
rk8eSTAT.rk05STAT[2].sdOP.sdopABORT <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdOP.sdopABORT
rk8eSTAT.rk05STAT[2].sdOP.sdopNOP <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].sdOP.sdopNOP
rk8eSTAT.rk05STAT[2].wrinh <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].wrinh
rk8eSTAT.rk05STAT[2].recal <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].recal
rk8eSTAT.rk05STAT[2].mounted <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].mounted
rk8eSTAT.rk05STAT[2].state.rk05stDONE <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].state.rk05stDONE
rk8eSTAT.rk05STAT[2].state.rk05stBUSY <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].state.rk05stBUSY
rk8eSTAT.rk05STAT[2].state.rk05stIDLE <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].state.rk05stIDLE
rk8eSTAT.rk05STAT[2].active <= erk8e:iDISK.rk8eSTAT.rk05STAT[2].active
rk8eSTAT.rk05STAT[1].sdDISKaddr[31] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[31]
rk8eSTAT.rk05STAT[1].sdDISKaddr[30] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[30]
rk8eSTAT.rk05STAT[1].sdDISKaddr[29] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[29]
rk8eSTAT.rk05STAT[1].sdDISKaddr[28] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[28]
rk8eSTAT.rk05STAT[1].sdDISKaddr[27] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[27]
rk8eSTAT.rk05STAT[1].sdDISKaddr[26] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[26]
rk8eSTAT.rk05STAT[1].sdDISKaddr[25] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[25]
rk8eSTAT.rk05STAT[1].sdDISKaddr[24] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[24]
rk8eSTAT.rk05STAT[1].sdDISKaddr[23] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[23]
rk8eSTAT.rk05STAT[1].sdDISKaddr[22] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[22]
rk8eSTAT.rk05STAT[1].sdDISKaddr[21] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[21]
rk8eSTAT.rk05STAT[1].sdDISKaddr[20] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[20]
rk8eSTAT.rk05STAT[1].sdDISKaddr[19] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[19]
rk8eSTAT.rk05STAT[1].sdDISKaddr[18] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[18]
rk8eSTAT.rk05STAT[1].sdDISKaddr[17] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[17]
rk8eSTAT.rk05STAT[1].sdDISKaddr[16] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[16]
rk8eSTAT.rk05STAT[1].sdDISKaddr[15] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[15]
rk8eSTAT.rk05STAT[1].sdDISKaddr[14] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[14]
rk8eSTAT.rk05STAT[1].sdDISKaddr[13] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[13]
rk8eSTAT.rk05STAT[1].sdDISKaddr[12] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[12]
rk8eSTAT.rk05STAT[1].sdDISKaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[11]
rk8eSTAT.rk05STAT[1].sdDISKaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[10]
rk8eSTAT.rk05STAT[1].sdDISKaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[9]
rk8eSTAT.rk05STAT[1].sdDISKaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[8]
rk8eSTAT.rk05STAT[1].sdDISKaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[7]
rk8eSTAT.rk05STAT[1].sdDISKaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[6]
rk8eSTAT.rk05STAT[1].sdDISKaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[5]
rk8eSTAT.rk05STAT[1].sdDISKaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[4]
rk8eSTAT.rk05STAT[1].sdDISKaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[3]
rk8eSTAT.rk05STAT[1].sdDISKaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[2]
rk8eSTAT.rk05STAT[1].sdDISKaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[1]
rk8eSTAT.rk05STAT[1].sdDISKaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdDISKaddr[0]
rk8eSTAT.rk05STAT[1].sdMEMaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[11]
rk8eSTAT.rk05STAT[1].sdMEMaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[10]
rk8eSTAT.rk05STAT[1].sdMEMaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[9]
rk8eSTAT.rk05STAT[1].sdMEMaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[8]
rk8eSTAT.rk05STAT[1].sdMEMaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[7]
rk8eSTAT.rk05STAT[1].sdMEMaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[6]
rk8eSTAT.rk05STAT[1].sdMEMaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[5]
rk8eSTAT.rk05STAT[1].sdMEMaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[4]
rk8eSTAT.rk05STAT[1].sdMEMaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[3]
rk8eSTAT.rk05STAT[1].sdMEMaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[2]
rk8eSTAT.rk05STAT[1].sdMEMaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[1]
rk8eSTAT.rk05STAT[1].sdMEMaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdMEMaddr[0]
rk8eSTAT.rk05STAT[1].sdLEN <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdLEN
rk8eSTAT.rk05STAT[1].sdOP.sdopWR <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdOP.sdopWR
rk8eSTAT.rk05STAT[1].sdOP.sdopRD <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdOP.sdopRD
rk8eSTAT.rk05STAT[1].sdOP.sdopABORT <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdOP.sdopABORT
rk8eSTAT.rk05STAT[1].sdOP.sdopNOP <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].sdOP.sdopNOP
rk8eSTAT.rk05STAT[1].wrinh <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].wrinh
rk8eSTAT.rk05STAT[1].recal <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].recal
rk8eSTAT.rk05STAT[1].mounted <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].mounted
rk8eSTAT.rk05STAT[1].state.rk05stDONE <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].state.rk05stDONE
rk8eSTAT.rk05STAT[1].state.rk05stBUSY <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].state.rk05stBUSY
rk8eSTAT.rk05STAT[1].state.rk05stIDLE <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].state.rk05stIDLE
rk8eSTAT.rk05STAT[1].active <= erk8e:iDISK.rk8eSTAT.rk05STAT[1].active
rk8eSTAT.rk05STAT[0].sdDISKaddr[31] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[31]
rk8eSTAT.rk05STAT[0].sdDISKaddr[30] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[30]
rk8eSTAT.rk05STAT[0].sdDISKaddr[29] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[29]
rk8eSTAT.rk05STAT[0].sdDISKaddr[28] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[28]
rk8eSTAT.rk05STAT[0].sdDISKaddr[27] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[27]
rk8eSTAT.rk05STAT[0].sdDISKaddr[26] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[26]
rk8eSTAT.rk05STAT[0].sdDISKaddr[25] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[25]
rk8eSTAT.rk05STAT[0].sdDISKaddr[24] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[24]
rk8eSTAT.rk05STAT[0].sdDISKaddr[23] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[23]
rk8eSTAT.rk05STAT[0].sdDISKaddr[22] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[22]
rk8eSTAT.rk05STAT[0].sdDISKaddr[21] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[21]
rk8eSTAT.rk05STAT[0].sdDISKaddr[20] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[20]
rk8eSTAT.rk05STAT[0].sdDISKaddr[19] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[19]
rk8eSTAT.rk05STAT[0].sdDISKaddr[18] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[18]
rk8eSTAT.rk05STAT[0].sdDISKaddr[17] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[17]
rk8eSTAT.rk05STAT[0].sdDISKaddr[16] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[16]
rk8eSTAT.rk05STAT[0].sdDISKaddr[15] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[15]
rk8eSTAT.rk05STAT[0].sdDISKaddr[14] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[14]
rk8eSTAT.rk05STAT[0].sdDISKaddr[13] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[13]
rk8eSTAT.rk05STAT[0].sdDISKaddr[12] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[12]
rk8eSTAT.rk05STAT[0].sdDISKaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[11]
rk8eSTAT.rk05STAT[0].sdDISKaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[10]
rk8eSTAT.rk05STAT[0].sdDISKaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[9]
rk8eSTAT.rk05STAT[0].sdDISKaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[8]
rk8eSTAT.rk05STAT[0].sdDISKaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[7]
rk8eSTAT.rk05STAT[0].sdDISKaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[6]
rk8eSTAT.rk05STAT[0].sdDISKaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[5]
rk8eSTAT.rk05STAT[0].sdDISKaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[4]
rk8eSTAT.rk05STAT[0].sdDISKaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[3]
rk8eSTAT.rk05STAT[0].sdDISKaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[2]
rk8eSTAT.rk05STAT[0].sdDISKaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[1]
rk8eSTAT.rk05STAT[0].sdDISKaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdDISKaddr[0]
rk8eSTAT.rk05STAT[0].sdMEMaddr[11] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[11]
rk8eSTAT.rk05STAT[0].sdMEMaddr[10] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[10]
rk8eSTAT.rk05STAT[0].sdMEMaddr[9] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[9]
rk8eSTAT.rk05STAT[0].sdMEMaddr[8] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[8]
rk8eSTAT.rk05STAT[0].sdMEMaddr[7] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[7]
rk8eSTAT.rk05STAT[0].sdMEMaddr[6] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[6]
rk8eSTAT.rk05STAT[0].sdMEMaddr[5] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[5]
rk8eSTAT.rk05STAT[0].sdMEMaddr[4] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[4]
rk8eSTAT.rk05STAT[0].sdMEMaddr[3] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[3]
rk8eSTAT.rk05STAT[0].sdMEMaddr[2] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[2]
rk8eSTAT.rk05STAT[0].sdMEMaddr[1] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[1]
rk8eSTAT.rk05STAT[0].sdMEMaddr[0] <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdMEMaddr[0]
rk8eSTAT.rk05STAT[0].sdLEN <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdLEN
rk8eSTAT.rk05STAT[0].sdOP.sdopWR <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdOP.sdopWR
rk8eSTAT.rk05STAT[0].sdOP.sdopRD <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdOP.sdopRD
rk8eSTAT.rk05STAT[0].sdOP.sdopABORT <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdOP.sdopABORT
rk8eSTAT.rk05STAT[0].sdOP.sdopNOP <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].sdOP.sdopNOP
rk8eSTAT.rk05STAT[0].wrinh <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].wrinh
rk8eSTAT.rk05STAT[0].recal <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].recal
rk8eSTAT.rk05STAT[0].mounted <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].mounted
rk8eSTAT.rk05STAT[0].state.rk05stDONE <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].state.rk05stDONE
rk8eSTAT.rk05STAT[0].state.rk05stBUSY <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].state.rk05stBUSY
rk8eSTAT.rk05STAT[0].state.rk05stIDLE <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].state.rk05stIDLE
rk8eSTAT.rk05STAT[0].active <= erk8e:iDISK.rk8eSTAT.rk05STAT[0].active
rk8eSTAT.sdWP <= erk8e:iDISK.rk8eSTAT.sdWP
rk8eSTAT.sdCD <= erk8e:iDISK.rk8eSTAT.sdCD
swROT[2] => ekc8e:iPANEL.swROT[2]
swROT[1] => ekc8e:iPANEL.swROT[1]
swROT[0] => ekc8e:iPANEL.swROT[0]
swDATA[11] => ekc8e:iPANEL.swDATA[11]
swDATA[11] => ecpu:iCPU.swDATA[11]
swDATA[10] => ekc8e:iPANEL.swDATA[10]
swDATA[10] => ecpu:iCPU.swDATA[10]
swDATA[9] => ekc8e:iPANEL.swDATA[9]
swDATA[9] => ecpu:iCPU.swDATA[9]
swDATA[8] => ekc8e:iPANEL.swDATA[8]
swDATA[8] => ecpu:iCPU.swDATA[8]
swDATA[7] => ekc8e:iPANEL.swDATA[7]
swDATA[7] => ecpu:iCPU.swDATA[7]
swDATA[6] => ekc8e:iPANEL.swDATA[6]
swDATA[6] => ecpu:iCPU.swDATA[6]
swDATA[5] => ekc8e:iPANEL.swDATA[5]
swDATA[5] => ecpu:iCPU.swDATA[5]
swDATA[4] => ekc8e:iPANEL.swDATA[4]
swDATA[4] => ecpu:iCPU.swDATA[4]
swDATA[3] => ekc8e:iPANEL.swDATA[3]
swDATA[3] => ecpu:iCPU.swDATA[3]
swDATA[2] => ekc8e:iPANEL.swDATA[2]
swDATA[2] => ecpu:iCPU.swDATA[2]
swDATA[1] => ekc8e:iPANEL.swDATA[1]
swDATA[1] => ecpu:iCPU.swDATA[1]
swDATA[0] => ekc8e:iPANEL.swDATA[0]
swDATA[0] => ecpu:iCPU.swDATA[0]
swCNTL.dep => ecpu:iCPU.swCNTL.dep
swCNTL.step => ecpu:iCPU.swCNTL.step
swCNTL.halt => ecpu:iCPU.swCNTL.halt
swCNTL.exam => ecpu:iCPU.swCNTL.exam
swCNTL.cont => ecpu:iCPU.swCNTL.cont
swCNTL.clear => ecpu:iCPU.swCNTL.clear
swCNTL.loadEXTD => ecpu:iCPU.swCNTL.loadEXTD
swCNTL.loadADDR => ecpu:iCPU.swCNTL.loadADDR
swCNTL.lock => ecpu:iCPU.swCNTL.lock
swCNTL.boot => ecpu:iCPU.swCNTL.boot
ledRUN <= ekc8e:iPANEL.ledRUN
ledADDR[14] <= ekc8e:iPANEL.ledADDR[14]
ledADDR[13] <= ekc8e:iPANEL.ledADDR[13]
ledADDR[12] <= ekc8e:iPANEL.ledADDR[12]
ledADDR[11] <= ekc8e:iPANEL.ledADDR[11]
ledADDR[10] <= ekc8e:iPANEL.ledADDR[10]
ledADDR[9] <= ekc8e:iPANEL.ledADDR[9]
ledADDR[8] <= ekc8e:iPANEL.ledADDR[8]
ledADDR[7] <= ekc8e:iPANEL.ledADDR[7]
ledADDR[6] <= ekc8e:iPANEL.ledADDR[6]
ledADDR[5] <= ekc8e:iPANEL.ledADDR[5]
ledADDR[4] <= ekc8e:iPANEL.ledADDR[4]
ledADDR[3] <= ekc8e:iPANEL.ledADDR[3]
ledADDR[2] <= ekc8e:iPANEL.ledADDR[2]
ledADDR[1] <= ekc8e:iPANEL.ledADDR[1]
ledADDR[0] <= ekc8e:iPANEL.ledADDR[0]
ledDATA[11] <= ekc8e:iPANEL.ledDATA[11]
ledDATA[10] <= ekc8e:iPANEL.ledDATA[10]
ledDATA[9] <= ekc8e:iPANEL.ledDATA[9]
ledDATA[8] <= ekc8e:iPANEL.ledDATA[8]
ledDATA[7] <= ekc8e:iPANEL.ledDATA[7]
ledDATA[6] <= ekc8e:iPANEL.ledDATA[6]
ledDATA[5] <= ekc8e:iPANEL.ledDATA[5]
ledDATA[4] <= ekc8e:iPANEL.ledDATA[4]
ledDATA[3] <= ekc8e:iPANEL.ledDATA[3]
ledDATA[2] <= ekc8e:iPANEL.ledDATA[2]
ledDATA[1] <= ekc8e:iPANEL.ledDATA[1]
ledDATA[0] <= ekc8e:iPANEL.ledDATA[0]


|pdp8_top|ePDP8:iPDP8|eBUSMUX:iBUSMUX
sys.rst => ackTIMER[0].ACLR
sys.rst => ackTIMER[1].ACLR
sys.rst => ackTIMER[2].ACLR
sys.rst => ackTIMER[3].ACLR
sys.rst => ackSTATE~6.DATAIN
sys.clk => ackTIMER[0].CLK
sys.clk => ackTIMER[1].CLK
sys.clk => ackTIMER[2].CLK
sys.clk => ackTIMER[3].CLK
sys.clk => ackSTATE~4.DATAIN
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => data.IN0
cpu.buss.lxdar => ackSTART.IN0
cpu.buss.lxdar => ackSTART.IN0
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ackSTART.IN1
cpu.buss.rd => ackSTART.IN1
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => ~NO_FANOUT~
cpu.buss.data[11] => ~NO_FANOUT~
cpu.buss.data[10] => ~NO_FANOUT~
cpu.buss.data[9] => ~NO_FANOUT~
cpu.buss.data[8] => ~NO_FANOUT~
cpu.buss.data[7] => ~NO_FANOUT~
cpu.buss.data[6] => ~NO_FANOUT~
cpu.buss.data[5] => ~NO_FANOUT~
cpu.buss.data[4] => ~NO_FANOUT~
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => ~NO_FANOUT~
cpu.buss.addr[10] => ~NO_FANOUT~
cpu.buss.addr[9] => ~NO_FANOUT~
cpu.buss.addr[8] => ~NO_FANOUT~
cpu.buss.addr[7] => ~NO_FANOUT~
cpu.buss.addr[6] => ~NO_FANOUT~
cpu.buss.addr[5] => ~NO_FANOUT~
cpu.buss.addr[4] => ~NO_FANOUT~
cpu.buss.addr[3] => ~NO_FANOUT~
cpu.buss.addr[2] => ~NO_FANOUT~
cpu.buss.addr[1] => ~NO_FANOUT~
cpu.buss.addr[0] => ~NO_FANOUT~
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
ramDEV.dma.eaddr[2] => ~NO_FANOUT~
ramDEV.dma.eaddr[1] => ~NO_FANOUT~
ramDEV.dma.eaddr[0] => ~NO_FANOUT~
ramDEV.dma.addr[11] => ~NO_FANOUT~
ramDEV.dma.addr[10] => ~NO_FANOUT~
ramDEV.dma.addr[9] => ~NO_FANOUT~
ramDEV.dma.addr[8] => ~NO_FANOUT~
ramDEV.dma.addr[7] => ~NO_FANOUT~
ramDEV.dma.addr[6] => ~NO_FANOUT~
ramDEV.dma.addr[5] => ~NO_FANOUT~
ramDEV.dma.addr[4] => ~NO_FANOUT~
ramDEV.dma.addr[3] => ~NO_FANOUT~
ramDEV.dma.addr[2] => ~NO_FANOUT~
ramDEV.dma.addr[1] => ~NO_FANOUT~
ramDEV.dma.addr[0] => ~NO_FANOUT~
ramDEV.dma.lxpar => ~NO_FANOUT~
ramDEV.dma.lxmar => ~NO_FANOUT~
ramDEV.dma.memsel => ~NO_FANOUT~
ramDEV.dma.wr => ~NO_FANOUT~
ramDEV.dma.rd => ~NO_FANOUT~
ramDEV.dma.req => ~NO_FANOUT~
ramDEV.intr => ~NO_FANOUT~
ramDEV.cpreq => ~NO_FANOUT~
ramDEV.skip => muxDEV.DATAB
ramDEV.devc[1] => muxDEV.DATAB
ramDEV.devc[0] => muxDEV.DATAB
ramDEV.data[11] => muxDEV.data[11].DATAB
ramDEV.data[10] => muxDEV.data[10].DATAB
ramDEV.data[9] => muxDEV.data[9].DATAB
ramDEV.data[8] => muxDEV.data[8].DATAB
ramDEV.data[7] => muxDEV.data[7].DATAB
ramDEV.data[6] => muxDEV.data[6].DATAB
ramDEV.data[5] => muxDEV.data[5].DATAB
ramDEV.data[4] => muxDEV.data[4].DATAB
ramDEV.data[3] => muxDEV.data[3].DATAB
ramDEV.data[2] => muxDEV.data[2].DATAB
ramDEV.data[1] => muxDEV.data[1].DATAB
ramDEV.data[0] => muxDEV.data[0].DATAB
ramDEV.ack => muxDEV.ack.OUTPUTSELECT
ramDEV.ack => muxDEV.data[0].OUTPUTSELECT
ramDEV.ack => muxDEV.data[1].OUTPUTSELECT
ramDEV.ack => muxDEV.data[2].OUTPUTSELECT
ramDEV.ack => muxDEV.data[3].OUTPUTSELECT
ramDEV.ack => muxDEV.data[4].OUTPUTSELECT
ramDEV.ack => muxDEV.data[5].OUTPUTSELECT
ramDEV.ack => muxDEV.data[6].OUTPUTSELECT
ramDEV.ack => muxDEV.data[7].OUTPUTSELECT
ramDEV.ack => muxDEV.data[8].OUTPUTSELECT
ramDEV.ack => muxDEV.data[9].OUTPUTSELECT
ramDEV.ack => muxDEV.data[10].OUTPUTSELECT
ramDEV.ack => muxDEV.data[11].OUTPUTSELECT
ramDEV.ack => muxDEV.OUTPUTSELECT
ramDEV.ack => muxDEV.OUTPUTSELECT
ramDEV.ack => muxDEV.OUTPUTSELECT
ramDEV.ack => ackDEV.IN0
diskDEV.dma.eaddr[2] => cpuDEV.dma.eaddr[2].DATAIN
diskDEV.dma.eaddr[1] => cpuDEV.dma.eaddr[1].DATAIN
diskDEV.dma.eaddr[0] => cpuDEV.dma.eaddr[0].DATAIN
diskDEV.dma.addr[11] => cpuDEV.dma.addr[11].DATAIN
diskDEV.dma.addr[10] => cpuDEV.dma.addr[10].DATAIN
diskDEV.dma.addr[9] => cpuDEV.dma.addr[9].DATAIN
diskDEV.dma.addr[8] => cpuDEV.dma.addr[8].DATAIN
diskDEV.dma.addr[7] => cpuDEV.dma.addr[7].DATAIN
diskDEV.dma.addr[6] => cpuDEV.dma.addr[6].DATAIN
diskDEV.dma.addr[5] => cpuDEV.dma.addr[5].DATAIN
diskDEV.dma.addr[4] => cpuDEV.dma.addr[4].DATAIN
diskDEV.dma.addr[3] => cpuDEV.dma.addr[3].DATAIN
diskDEV.dma.addr[2] => cpuDEV.dma.addr[2].DATAIN
diskDEV.dma.addr[1] => cpuDEV.dma.addr[1].DATAIN
diskDEV.dma.addr[0] => cpuDEV.dma.addr[0].DATAIN
diskDEV.dma.lxpar => cpuDEV.dma.lxpar.DATAIN
diskDEV.dma.lxmar => cpuDEV.dma.lxmar.DATAIN
diskDEV.dma.memsel => cpuDEV.dma.memsel.DATAIN
diskDEV.dma.wr => data.IN1
diskDEV.dma.wr => cpuDEV.dma.wr.DATAIN
diskDEV.dma.rd => cpuDEV.dma.rd.DATAIN
diskDEV.dma.req => cpuDEV.dma.req.DATAIN
diskDEV.intr => intr.IN0
diskDEV.cpreq => ~NO_FANOUT~
diskDEV.skip => muxDEV.DATAB
diskDEV.devc[1] => muxDEV.DATAB
diskDEV.devc[0] => muxDEV.DATAB
diskDEV.data[11] => muxDEV.DATAB
diskDEV.data[11] => data.DATAB
diskDEV.data[10] => muxDEV.DATAB
diskDEV.data[10] => data.DATAB
diskDEV.data[9] => muxDEV.DATAB
diskDEV.data[9] => data.DATAB
diskDEV.data[8] => muxDEV.DATAB
diskDEV.data[8] => data.DATAB
diskDEV.data[7] => muxDEV.DATAB
diskDEV.data[7] => data.DATAB
diskDEV.data[6] => muxDEV.DATAB
diskDEV.data[6] => data.DATAB
diskDEV.data[5] => muxDEV.DATAB
diskDEV.data[5] => data.DATAB
diskDEV.data[4] => muxDEV.DATAB
diskDEV.data[4] => data.DATAB
diskDEV.data[3] => muxDEV.DATAB
diskDEV.data[3] => data.DATAB
diskDEV.data[2] => muxDEV.DATAB
diskDEV.data[2] => data.DATAB
diskDEV.data[1] => muxDEV.DATAB
diskDEV.data[1] => data.DATAB
diskDEV.data[0] => muxDEV.DATAB
diskDEV.data[0] => data.DATAB
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => muxDEV.OUTPUTSELECT
diskDEV.ack => ackDEV.IN1
tty1DEV.dma.eaddr[2] => ~NO_FANOUT~
tty1DEV.dma.eaddr[1] => ~NO_FANOUT~
tty1DEV.dma.eaddr[0] => ~NO_FANOUT~
tty1DEV.dma.addr[11] => ~NO_FANOUT~
tty1DEV.dma.addr[10] => ~NO_FANOUT~
tty1DEV.dma.addr[9] => ~NO_FANOUT~
tty1DEV.dma.addr[8] => ~NO_FANOUT~
tty1DEV.dma.addr[7] => ~NO_FANOUT~
tty1DEV.dma.addr[6] => ~NO_FANOUT~
tty1DEV.dma.addr[5] => ~NO_FANOUT~
tty1DEV.dma.addr[4] => ~NO_FANOUT~
tty1DEV.dma.addr[3] => ~NO_FANOUT~
tty1DEV.dma.addr[2] => ~NO_FANOUT~
tty1DEV.dma.addr[1] => ~NO_FANOUT~
tty1DEV.dma.addr[0] => ~NO_FANOUT~
tty1DEV.dma.lxpar => ~NO_FANOUT~
tty1DEV.dma.lxmar => ~NO_FANOUT~
tty1DEV.dma.memsel => ~NO_FANOUT~
tty1DEV.dma.wr => ~NO_FANOUT~
tty1DEV.dma.rd => ~NO_FANOUT~
tty1DEV.dma.req => ~NO_FANOUT~
tty1DEV.intr => intr.IN1
tty1DEV.cpreq => ~NO_FANOUT~
tty1DEV.skip => muxDEV.DATAB
tty1DEV.devc[1] => muxDEV.DATAB
tty1DEV.devc[0] => muxDEV.DATAB
tty1DEV.data[11] => muxDEV.DATAB
tty1DEV.data[10] => muxDEV.DATAB
tty1DEV.data[9] => muxDEV.DATAB
tty1DEV.data[8] => muxDEV.DATAB
tty1DEV.data[7] => muxDEV.DATAB
tty1DEV.data[6] => muxDEV.DATAB
tty1DEV.data[5] => muxDEV.DATAB
tty1DEV.data[4] => muxDEV.DATAB
tty1DEV.data[3] => muxDEV.DATAB
tty1DEV.data[2] => muxDEV.DATAB
tty1DEV.data[1] => muxDEV.DATAB
tty1DEV.data[0] => muxDEV.DATAB
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => muxDEV.OUTPUTSELECT
tty1DEV.ack => ackDEV.IN1
tty2DEV.dma.eaddr[2] => ~NO_FANOUT~
tty2DEV.dma.eaddr[1] => ~NO_FANOUT~
tty2DEV.dma.eaddr[0] => ~NO_FANOUT~
tty2DEV.dma.addr[11] => ~NO_FANOUT~
tty2DEV.dma.addr[10] => ~NO_FANOUT~
tty2DEV.dma.addr[9] => ~NO_FANOUT~
tty2DEV.dma.addr[8] => ~NO_FANOUT~
tty2DEV.dma.addr[7] => ~NO_FANOUT~
tty2DEV.dma.addr[6] => ~NO_FANOUT~
tty2DEV.dma.addr[5] => ~NO_FANOUT~
tty2DEV.dma.addr[4] => ~NO_FANOUT~
tty2DEV.dma.addr[3] => ~NO_FANOUT~
tty2DEV.dma.addr[2] => ~NO_FANOUT~
tty2DEV.dma.addr[1] => ~NO_FANOUT~
tty2DEV.dma.addr[0] => ~NO_FANOUT~
tty2DEV.dma.lxpar => ~NO_FANOUT~
tty2DEV.dma.lxmar => ~NO_FANOUT~
tty2DEV.dma.memsel => ~NO_FANOUT~
tty2DEV.dma.wr => ~NO_FANOUT~
tty2DEV.dma.rd => ~NO_FANOUT~
tty2DEV.dma.req => ~NO_FANOUT~
tty2DEV.intr => intr.IN1
tty2DEV.cpreq => ~NO_FANOUT~
tty2DEV.skip => muxDEV.DATAB
tty2DEV.devc[1] => muxDEV.DATAB
tty2DEV.devc[0] => muxDEV.DATAB
tty2DEV.data[11] => muxDEV.DATAB
tty2DEV.data[10] => muxDEV.DATAB
tty2DEV.data[9] => muxDEV.DATAB
tty2DEV.data[8] => muxDEV.DATAB
tty2DEV.data[7] => muxDEV.DATAB
tty2DEV.data[6] => muxDEV.DATAB
tty2DEV.data[5] => muxDEV.DATAB
tty2DEV.data[4] => muxDEV.DATAB
tty2DEV.data[3] => muxDEV.DATAB
tty2DEV.data[2] => muxDEV.DATAB
tty2DEV.data[1] => muxDEV.DATAB
tty2DEV.data[0] => muxDEV.DATAB
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => muxDEV.OUTPUTSELECT
tty2DEV.ack => ackDEV.IN1
lprDEV.dma.eaddr[2] => ~NO_FANOUT~
lprDEV.dma.eaddr[1] => ~NO_FANOUT~
lprDEV.dma.eaddr[0] => ~NO_FANOUT~
lprDEV.dma.addr[11] => ~NO_FANOUT~
lprDEV.dma.addr[10] => ~NO_FANOUT~
lprDEV.dma.addr[9] => ~NO_FANOUT~
lprDEV.dma.addr[8] => ~NO_FANOUT~
lprDEV.dma.addr[7] => ~NO_FANOUT~
lprDEV.dma.addr[6] => ~NO_FANOUT~
lprDEV.dma.addr[5] => ~NO_FANOUT~
lprDEV.dma.addr[4] => ~NO_FANOUT~
lprDEV.dma.addr[3] => ~NO_FANOUT~
lprDEV.dma.addr[2] => ~NO_FANOUT~
lprDEV.dma.addr[1] => ~NO_FANOUT~
lprDEV.dma.addr[0] => ~NO_FANOUT~
lprDEV.dma.lxpar => ~NO_FANOUT~
lprDEV.dma.lxmar => ~NO_FANOUT~
lprDEV.dma.memsel => ~NO_FANOUT~
lprDEV.dma.wr => ~NO_FANOUT~
lprDEV.dma.rd => ~NO_FANOUT~
lprDEV.dma.req => ~NO_FANOUT~
lprDEV.intr => intr.IN1
lprDEV.cpreq => ~NO_FANOUT~
lprDEV.skip => muxDEV.DATAB
lprDEV.devc[1] => muxDEV.DATAB
lprDEV.devc[0] => muxDEV.DATAB
lprDEV.data[11] => muxDEV.DATAB
lprDEV.data[10] => muxDEV.DATAB
lprDEV.data[9] => muxDEV.DATAB
lprDEV.data[8] => muxDEV.DATAB
lprDEV.data[7] => muxDEV.DATAB
lprDEV.data[6] => muxDEV.DATAB
lprDEV.data[5] => muxDEV.DATAB
lprDEV.data[4] => muxDEV.DATAB
lprDEV.data[3] => muxDEV.DATAB
lprDEV.data[2] => muxDEV.DATAB
lprDEV.data[1] => muxDEV.DATAB
lprDEV.data[0] => muxDEV.DATAB
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => muxDEV.OUTPUTSELECT
lprDEV.ack => ackDEV.IN1
ptrDEV.dma.eaddr[2] => ~NO_FANOUT~
ptrDEV.dma.eaddr[1] => ~NO_FANOUT~
ptrDEV.dma.eaddr[0] => ~NO_FANOUT~
ptrDEV.dma.addr[11] => ~NO_FANOUT~
ptrDEV.dma.addr[10] => ~NO_FANOUT~
ptrDEV.dma.addr[9] => ~NO_FANOUT~
ptrDEV.dma.addr[8] => ~NO_FANOUT~
ptrDEV.dma.addr[7] => ~NO_FANOUT~
ptrDEV.dma.addr[6] => ~NO_FANOUT~
ptrDEV.dma.addr[5] => ~NO_FANOUT~
ptrDEV.dma.addr[4] => ~NO_FANOUT~
ptrDEV.dma.addr[3] => ~NO_FANOUT~
ptrDEV.dma.addr[2] => ~NO_FANOUT~
ptrDEV.dma.addr[1] => ~NO_FANOUT~
ptrDEV.dma.addr[0] => ~NO_FANOUT~
ptrDEV.dma.lxpar => ~NO_FANOUT~
ptrDEV.dma.lxmar => ~NO_FANOUT~
ptrDEV.dma.memsel => ~NO_FANOUT~
ptrDEV.dma.wr => ~NO_FANOUT~
ptrDEV.dma.rd => ~NO_FANOUT~
ptrDEV.dma.req => ~NO_FANOUT~
ptrDEV.intr => intr.IN1
ptrDEV.cpreq => ~NO_FANOUT~
ptrDEV.skip => muxDEV.DATAB
ptrDEV.devc[1] => muxDEV.DATAB
ptrDEV.devc[0] => muxDEV.DATAB
ptrDEV.data[11] => muxDEV.DATAB
ptrDEV.data[10] => muxDEV.DATAB
ptrDEV.data[9] => muxDEV.DATAB
ptrDEV.data[8] => muxDEV.DATAB
ptrDEV.data[7] => muxDEV.DATAB
ptrDEV.data[6] => muxDEV.DATAB
ptrDEV.data[5] => muxDEV.DATAB
ptrDEV.data[4] => muxDEV.DATAB
ptrDEV.data[3] => muxDEV.DATAB
ptrDEV.data[2] => muxDEV.DATAB
ptrDEV.data[1] => muxDEV.DATAB
ptrDEV.data[0] => muxDEV.DATAB
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => muxDEV.OUTPUTSELECT
ptrDEV.ack => ackDEV.IN1
rtcDEV.dma.eaddr[2] => ~NO_FANOUT~
rtcDEV.dma.eaddr[1] => ~NO_FANOUT~
rtcDEV.dma.eaddr[0] => ~NO_FANOUT~
rtcDEV.dma.addr[11] => ~NO_FANOUT~
rtcDEV.dma.addr[10] => ~NO_FANOUT~
rtcDEV.dma.addr[9] => ~NO_FANOUT~
rtcDEV.dma.addr[8] => ~NO_FANOUT~
rtcDEV.dma.addr[7] => ~NO_FANOUT~
rtcDEV.dma.addr[6] => ~NO_FANOUT~
rtcDEV.dma.addr[5] => ~NO_FANOUT~
rtcDEV.dma.addr[4] => ~NO_FANOUT~
rtcDEV.dma.addr[3] => ~NO_FANOUT~
rtcDEV.dma.addr[2] => ~NO_FANOUT~
rtcDEV.dma.addr[1] => ~NO_FANOUT~
rtcDEV.dma.addr[0] => ~NO_FANOUT~
rtcDEV.dma.lxpar => ~NO_FANOUT~
rtcDEV.dma.lxmar => ~NO_FANOUT~
rtcDEV.dma.memsel => ~NO_FANOUT~
rtcDEV.dma.wr => ~NO_FANOUT~
rtcDEV.dma.rd => ~NO_FANOUT~
rtcDEV.dma.req => ~NO_FANOUT~
rtcDEV.intr => intr.IN1
rtcDEV.cpreq => ~NO_FANOUT~
rtcDEV.skip => muxDEV.DATAB
rtcDEV.devc[1] => muxDEV.DATAB
rtcDEV.devc[0] => muxDEV.DATAB
rtcDEV.data[11] => muxDEV.DATAB
rtcDEV.data[10] => muxDEV.DATAB
rtcDEV.data[9] => muxDEV.DATAB
rtcDEV.data[8] => muxDEV.DATAB
rtcDEV.data[7] => muxDEV.DATAB
rtcDEV.data[6] => muxDEV.DATAB
rtcDEV.data[5] => muxDEV.DATAB
rtcDEV.data[4] => muxDEV.DATAB
rtcDEV.data[3] => muxDEV.DATAB
rtcDEV.data[2] => muxDEV.DATAB
rtcDEV.data[1] => muxDEV.DATAB
rtcDEV.data[0] => muxDEV.DATAB
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => muxDEV.OUTPUTSELECT
rtcDEV.ack => ackDEV.IN1
xramDEV.dma.eaddr[2] => ~NO_FANOUT~
xramDEV.dma.eaddr[1] => ~NO_FANOUT~
xramDEV.dma.eaddr[0] => ~NO_FANOUT~
xramDEV.dma.addr[11] => ~NO_FANOUT~
xramDEV.dma.addr[10] => ~NO_FANOUT~
xramDEV.dma.addr[9] => ~NO_FANOUT~
xramDEV.dma.addr[8] => ~NO_FANOUT~
xramDEV.dma.addr[7] => ~NO_FANOUT~
xramDEV.dma.addr[6] => ~NO_FANOUT~
xramDEV.dma.addr[5] => ~NO_FANOUT~
xramDEV.dma.addr[4] => ~NO_FANOUT~
xramDEV.dma.addr[3] => ~NO_FANOUT~
xramDEV.dma.addr[2] => ~NO_FANOUT~
xramDEV.dma.addr[1] => ~NO_FANOUT~
xramDEV.dma.addr[0] => ~NO_FANOUT~
xramDEV.dma.lxpar => ~NO_FANOUT~
xramDEV.dma.lxmar => ~NO_FANOUT~
xramDEV.dma.memsel => ~NO_FANOUT~
xramDEV.dma.wr => ~NO_FANOUT~
xramDEV.dma.rd => ~NO_FANOUT~
xramDEV.dma.req => ~NO_FANOUT~
xramDEV.intr => ~NO_FANOUT~
xramDEV.cpreq => ~NO_FANOUT~
xramDEV.skip => muxDEV.DATAB
xramDEV.devc[1] => muxDEV.DATAB
xramDEV.devc[0] => muxDEV.DATAB
xramDEV.data[11] => muxDEV.DATAB
xramDEV.data[10] => muxDEV.DATAB
xramDEV.data[9] => muxDEV.DATAB
xramDEV.data[8] => muxDEV.DATAB
xramDEV.data[7] => muxDEV.DATAB
xramDEV.data[6] => muxDEV.DATAB
xramDEV.data[5] => muxDEV.DATAB
xramDEV.data[4] => muxDEV.DATAB
xramDEV.data[3] => muxDEV.DATAB
xramDEV.data[2] => muxDEV.DATAB
xramDEV.data[1] => muxDEV.DATAB
xramDEV.data[0] => muxDEV.DATAB
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => muxDEV.OUTPUTSELECT
xramDEV.ack => ackDEV.IN1
romDEV.dma.eaddr[2] => ~NO_FANOUT~
romDEV.dma.eaddr[1] => ~NO_FANOUT~
romDEV.dma.eaddr[0] => ~NO_FANOUT~
romDEV.dma.addr[11] => ~NO_FANOUT~
romDEV.dma.addr[10] => ~NO_FANOUT~
romDEV.dma.addr[9] => ~NO_FANOUT~
romDEV.dma.addr[8] => ~NO_FANOUT~
romDEV.dma.addr[7] => ~NO_FANOUT~
romDEV.dma.addr[6] => ~NO_FANOUT~
romDEV.dma.addr[5] => ~NO_FANOUT~
romDEV.dma.addr[4] => ~NO_FANOUT~
romDEV.dma.addr[3] => ~NO_FANOUT~
romDEV.dma.addr[2] => ~NO_FANOUT~
romDEV.dma.addr[1] => ~NO_FANOUT~
romDEV.dma.addr[0] => ~NO_FANOUT~
romDEV.dma.lxpar => ~NO_FANOUT~
romDEV.dma.lxmar => ~NO_FANOUT~
romDEV.dma.memsel => ~NO_FANOUT~
romDEV.dma.wr => ~NO_FANOUT~
romDEV.dma.rd => ~NO_FANOUT~
romDEV.dma.req => ~NO_FANOUT~
romDEV.intr => ~NO_FANOUT~
romDEV.cpreq => ~NO_FANOUT~
romDEV.skip => muxDEV.DATAB
romDEV.devc[1] => muxDEV.DATAB
romDEV.devc[0] => muxDEV.DATAB
romDEV.data[11] => muxDEV.DATAB
romDEV.data[10] => muxDEV.DATAB
romDEV.data[9] => muxDEV.DATAB
romDEV.data[8] => muxDEV.DATAB
romDEV.data[7] => muxDEV.DATAB
romDEV.data[6] => muxDEV.DATAB
romDEV.data[5] => muxDEV.DATAB
romDEV.data[4] => muxDEV.DATAB
romDEV.data[3] => muxDEV.DATAB
romDEV.data[2] => muxDEV.DATAB
romDEV.data[1] => muxDEV.DATAB
romDEV.data[0] => muxDEV.DATAB
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => muxDEV.OUTPUTSELECT
romDEV.ack => ackDEV.IN1
panelDEV.dma.eaddr[2] => ~NO_FANOUT~
panelDEV.dma.eaddr[1] => ~NO_FANOUT~
panelDEV.dma.eaddr[0] => ~NO_FANOUT~
panelDEV.dma.addr[11] => ~NO_FANOUT~
panelDEV.dma.addr[10] => ~NO_FANOUT~
panelDEV.dma.addr[9] => ~NO_FANOUT~
panelDEV.dma.addr[8] => ~NO_FANOUT~
panelDEV.dma.addr[7] => ~NO_FANOUT~
panelDEV.dma.addr[6] => ~NO_FANOUT~
panelDEV.dma.addr[5] => ~NO_FANOUT~
panelDEV.dma.addr[4] => ~NO_FANOUT~
panelDEV.dma.addr[3] => ~NO_FANOUT~
panelDEV.dma.addr[2] => ~NO_FANOUT~
panelDEV.dma.addr[1] => ~NO_FANOUT~
panelDEV.dma.addr[0] => ~NO_FANOUT~
panelDEV.dma.lxpar => ~NO_FANOUT~
panelDEV.dma.lxmar => ~NO_FANOUT~
panelDEV.dma.memsel => ~NO_FANOUT~
panelDEV.dma.wr => ~NO_FANOUT~
panelDEV.dma.rd => ~NO_FANOUT~
panelDEV.dma.req => ~NO_FANOUT~
panelDEV.intr => cpuDEV.cpreq.DATAIN
panelDEV.cpreq => ~NO_FANOUT~
panelDEV.skip => muxDEV.DATAB
panelDEV.devc[1] => muxDEV.DATAB
panelDEV.devc[0] => muxDEV.DATAB
panelDEV.data[11] => muxDEV.DATAB
panelDEV.data[10] => muxDEV.DATAB
panelDEV.data[9] => muxDEV.DATAB
panelDEV.data[8] => muxDEV.DATAB
panelDEV.data[7] => muxDEV.DATAB
panelDEV.data[6] => muxDEV.DATAB
panelDEV.data[5] => muxDEV.DATAB
panelDEV.data[4] => muxDEV.DATAB
panelDEV.data[3] => muxDEV.DATAB
panelDEV.data[2] => muxDEV.DATAB
panelDEV.data[1] => muxDEV.DATAB
panelDEV.data[0] => muxDEV.DATAB
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => muxDEV.OUTPUTSELECT
panelDEV.ack => ackDEV.IN1
postDEV.dma.eaddr[2] => ~NO_FANOUT~
postDEV.dma.eaddr[1] => ~NO_FANOUT~
postDEV.dma.eaddr[0] => ~NO_FANOUT~
postDEV.dma.addr[11] => ~NO_FANOUT~
postDEV.dma.addr[10] => ~NO_FANOUT~
postDEV.dma.addr[9] => ~NO_FANOUT~
postDEV.dma.addr[8] => ~NO_FANOUT~
postDEV.dma.addr[7] => ~NO_FANOUT~
postDEV.dma.addr[6] => ~NO_FANOUT~
postDEV.dma.addr[5] => ~NO_FANOUT~
postDEV.dma.addr[4] => ~NO_FANOUT~
postDEV.dma.addr[3] => ~NO_FANOUT~
postDEV.dma.addr[2] => ~NO_FANOUT~
postDEV.dma.addr[1] => ~NO_FANOUT~
postDEV.dma.addr[0] => ~NO_FANOUT~
postDEV.dma.lxpar => ~NO_FANOUT~
postDEV.dma.lxmar => ~NO_FANOUT~
postDEV.dma.memsel => ~NO_FANOUT~
postDEV.dma.wr => ~NO_FANOUT~
postDEV.dma.rd => ~NO_FANOUT~
postDEV.dma.req => ~NO_FANOUT~
postDEV.intr => ~NO_FANOUT~
postDEV.cpreq => ~NO_FANOUT~
postDEV.skip => muxDEV.DATAB
postDEV.devc[1] => muxDEV.DATAB
postDEV.devc[0] => muxDEV.DATAB
postDEV.data[11] => muxDEV.DATAB
postDEV.data[10] => muxDEV.DATAB
postDEV.data[9] => muxDEV.DATAB
postDEV.data[8] => muxDEV.DATAB
postDEV.data[7] => muxDEV.DATAB
postDEV.data[6] => muxDEV.DATAB
postDEV.data[5] => muxDEV.DATAB
postDEV.data[4] => muxDEV.DATAB
postDEV.data[3] => muxDEV.DATAB
postDEV.data[2] => muxDEV.DATAB
postDEV.data[1] => muxDEV.DATAB
postDEV.data[0] => muxDEV.DATAB
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => muxDEV.OUTPUTSELECT
postDEV.ack => ackDEV.IN1
mmapDEV.dma.eaddr[2] => ~NO_FANOUT~
mmapDEV.dma.eaddr[1] => ~NO_FANOUT~
mmapDEV.dma.eaddr[0] => ~NO_FANOUT~
mmapDEV.dma.addr[11] => ~NO_FANOUT~
mmapDEV.dma.addr[10] => ~NO_FANOUT~
mmapDEV.dma.addr[9] => ~NO_FANOUT~
mmapDEV.dma.addr[8] => ~NO_FANOUT~
mmapDEV.dma.addr[7] => ~NO_FANOUT~
mmapDEV.dma.addr[6] => ~NO_FANOUT~
mmapDEV.dma.addr[5] => ~NO_FANOUT~
mmapDEV.dma.addr[4] => ~NO_FANOUT~
mmapDEV.dma.addr[3] => ~NO_FANOUT~
mmapDEV.dma.addr[2] => ~NO_FANOUT~
mmapDEV.dma.addr[1] => ~NO_FANOUT~
mmapDEV.dma.addr[0] => ~NO_FANOUT~
mmapDEV.dma.lxpar => ~NO_FANOUT~
mmapDEV.dma.lxmar => ~NO_FANOUT~
mmapDEV.dma.memsel => ~NO_FANOUT~
mmapDEV.dma.wr => ~NO_FANOUT~
mmapDEV.dma.rd => ~NO_FANOUT~
mmapDEV.dma.req => ~NO_FANOUT~
mmapDEV.intr => ~NO_FANOUT~
mmapDEV.cpreq => ~NO_FANOUT~
mmapDEV.skip => muxDEV.DATAB
mmapDEV.devc[1] => muxDEV.DATAB
mmapDEV.devc[0] => muxDEV.DATAB
mmapDEV.data[11] => muxDEV.DATAB
mmapDEV.data[10] => muxDEV.DATAB
mmapDEV.data[9] => muxDEV.DATAB
mmapDEV.data[8] => muxDEV.DATAB
mmapDEV.data[7] => muxDEV.DATAB
mmapDEV.data[6] => muxDEV.DATAB
mmapDEV.data[5] => muxDEV.DATAB
mmapDEV.data[4] => muxDEV.DATAB
mmapDEV.data[3] => muxDEV.DATAB
mmapDEV.data[2] => muxDEV.DATAB
mmapDEV.data[1] => muxDEV.DATAB
mmapDEV.data[0] => muxDEV.DATAB
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => muxDEV.OUTPUTSELECT
mmapDEV.ack => ackDEV.IN1
mmapDEV.ack => muxDEV.DATAA
cpuDEV.dma.eaddr[2] <= diskDEV.dma.eaddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.eaddr[1] <= diskDEV.dma.eaddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.eaddr[0] <= diskDEV.dma.eaddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[11] <= diskDEV.dma.addr[11].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[10] <= diskDEV.dma.addr[10].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[9] <= diskDEV.dma.addr[9].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[8] <= diskDEV.dma.addr[8].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[7] <= diskDEV.dma.addr[7].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[6] <= diskDEV.dma.addr[6].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[5] <= diskDEV.dma.addr[5].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[4] <= diskDEV.dma.addr[4].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[3] <= diskDEV.dma.addr[3].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[2] <= diskDEV.dma.addr[2].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[1] <= diskDEV.dma.addr[1].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.addr[0] <= diskDEV.dma.addr[0].DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.lxpar <= diskDEV.dma.lxpar.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.lxmar <= diskDEV.dma.lxmar.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.memsel <= diskDEV.dma.memsel.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.wr <= diskDEV.dma.wr.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.rd <= diskDEV.dma.rd.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.dma.req <= diskDEV.dma.req.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.cpreq <= panelDEV.intr.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.skip <= muxDEV.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.devc[1] <= muxDEV.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.devc[0] <= muxDEV.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
cpuDEV.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1
sys.rst => euart_brg:iKL8E_BRG.sys.rst
sys.rst => ekl8e_rx:iKL8E_RX.sys.rst
sys.rst => ekl8e_tx:iKL8E_TX.sys.rst
sys.clk => euart_brg:iKL8E_BRG.sys.clk
sys.clk => ekl8e_rx:iKL8E_RX.sys.clk
sys.clk => ekl8e_tx:iKL8E_TX.sys.clk
uartBR[3] => euart_brg:iKL8E_BRG.uartBR[3]
uartBR[2] => euart_brg:iKL8E_BRG.uartBR[2]
uartBR[1] => euart_brg:iKL8E_BRG.uartBR[1]
uartBR[0] => euart_brg:iKL8E_BRG.uartBR[0]
uartHS[1] => ~NO_FANOUT~
uartHS[0] => ~NO_FANOUT~
devNUM[5] => Add0.IN12
devNUM[5] => ekl8e_rx:iKL8E_RX.devNUM[5]
devNUM[4] => Add0.IN11
devNUM[4] => ekl8e_rx:iKL8E_RX.devNUM[4]
devNUM[3] => Add0.IN10
devNUM[3] => ekl8e_rx:iKL8E_RX.devNUM[3]
devNUM[2] => Add0.IN9
devNUM[2] => ekl8e_rx:iKL8E_RX.devNUM[2]
devNUM[1] => Add0.IN8
devNUM[1] => ekl8e_rx:iKL8E_RX.devNUM[1]
devNUM[0] => Add0.IN7
devNUM[0] => ekl8e_rx:iKL8E_RX.devNUM[0]
cpu.run => ekl8e_rx:iKL8E_RX.cpu.run
cpu.run => ekl8e_tx:iKL8E_TX.cpu.run
cpu.buss.intgnt => ekl8e_rx:iKL8E_RX.cpu.buss.intgnt
cpu.buss.intgnt => ekl8e_tx:iKL8E_TX.cpu.buss.intgnt
cpu.buss.dmagnt => ekl8e_rx:iKL8E_RX.cpu.buss.dmagnt
cpu.buss.dmagnt => ekl8e_tx:iKL8E_TX.cpu.buss.dmagnt
cpu.buss.lxdar => ekl8e_rx:iKL8E_RX.cpu.buss.lxdar
cpu.buss.lxdar => ekl8e_tx:iKL8E_TX.cpu.buss.lxdar
cpu.buss.lxmar => ekl8e_rx:iKL8E_RX.cpu.buss.lxmar
cpu.buss.lxmar => ekl8e_tx:iKL8E_TX.cpu.buss.lxmar
cpu.buss.lxpar => ekl8e_rx:iKL8E_RX.cpu.buss.lxpar
cpu.buss.lxpar => ekl8e_tx:iKL8E_TX.cpu.buss.lxpar
cpu.buss.wr => ekl8e_rx:iKL8E_RX.cpu.buss.wr
cpu.buss.wr => ekl8e_tx:iKL8E_TX.cpu.buss.wr
cpu.buss.rd => ekl8e_rx:iKL8E_RX.cpu.buss.rd
cpu.buss.rd => ekl8e_tx:iKL8E_TX.cpu.buss.rd
cpu.buss.memsel => ekl8e_rx:iKL8E_RX.cpu.buss.memsel
cpu.buss.memsel => ekl8e_tx:iKL8E_TX.cpu.buss.memsel
cpu.buss.ifetch => ekl8e_rx:iKL8E_RX.cpu.buss.ifetch
cpu.buss.ifetch => ekl8e_tx:iKL8E_TX.cpu.buss.ifetch
cpu.buss.dataf => ekl8e_rx:iKL8E_RX.cpu.buss.dataf
cpu.buss.dataf => ekl8e_tx:iKL8E_TX.cpu.buss.dataf
cpu.buss.ioclr => ekl8e_rx:iKL8E_RX.cpu.buss.ioclr
cpu.buss.ioclr => ekl8e_tx:iKL8E_TX.cpu.buss.ioclr
cpu.buss.data[11] => ekl8e_rx:iKL8E_RX.cpu.buss.data[11]
cpu.buss.data[11] => ekl8e_tx:iKL8E_TX.cpu.buss.data[11]
cpu.buss.data[10] => ekl8e_rx:iKL8E_RX.cpu.buss.data[10]
cpu.buss.data[10] => ekl8e_tx:iKL8E_TX.cpu.buss.data[10]
cpu.buss.data[9] => ekl8e_rx:iKL8E_RX.cpu.buss.data[9]
cpu.buss.data[9] => ekl8e_tx:iKL8E_TX.cpu.buss.data[9]
cpu.buss.data[8] => ekl8e_rx:iKL8E_RX.cpu.buss.data[8]
cpu.buss.data[8] => ekl8e_tx:iKL8E_TX.cpu.buss.data[8]
cpu.buss.data[7] => ekl8e_rx:iKL8E_RX.cpu.buss.data[7]
cpu.buss.data[7] => ekl8e_tx:iKL8E_TX.cpu.buss.data[7]
cpu.buss.data[6] => ekl8e_rx:iKL8E_RX.cpu.buss.data[6]
cpu.buss.data[6] => ekl8e_tx:iKL8E_TX.cpu.buss.data[6]
cpu.buss.data[5] => ekl8e_rx:iKL8E_RX.cpu.buss.data[5]
cpu.buss.data[5] => ekl8e_tx:iKL8E_TX.cpu.buss.data[5]
cpu.buss.data[4] => ekl8e_rx:iKL8E_RX.cpu.buss.data[4]
cpu.buss.data[4] => ekl8e_tx:iKL8E_TX.cpu.buss.data[4]
cpu.buss.data[3] => ekl8e_rx:iKL8E_RX.cpu.buss.data[3]
cpu.buss.data[3] => ekl8e_tx:iKL8E_TX.cpu.buss.data[3]
cpu.buss.data[2] => ekl8e_rx:iKL8E_RX.cpu.buss.data[2]
cpu.buss.data[2] => ekl8e_tx:iKL8E_TX.cpu.buss.data[2]
cpu.buss.data[1] => ekl8e_rx:iKL8E_RX.cpu.buss.data[1]
cpu.buss.data[1] => ekl8e_tx:iKL8E_TX.cpu.buss.data[1]
cpu.buss.data[0] => ekl8e_rx:iKL8E_RX.cpu.buss.data[0]
cpu.buss.data[0] => ekl8e_tx:iKL8E_TX.cpu.buss.data[0]
cpu.buss.eaddr[2] => ekl8e_rx:iKL8E_RX.cpu.buss.eaddr[2]
cpu.buss.eaddr[2] => ekl8e_tx:iKL8E_TX.cpu.buss.eaddr[2]
cpu.buss.eaddr[1] => ekl8e_rx:iKL8E_RX.cpu.buss.eaddr[1]
cpu.buss.eaddr[1] => ekl8e_tx:iKL8E_TX.cpu.buss.eaddr[1]
cpu.buss.eaddr[0] => ekl8e_rx:iKL8E_RX.cpu.buss.eaddr[0]
cpu.buss.eaddr[0] => ekl8e_tx:iKL8E_TX.cpu.buss.eaddr[0]
cpu.buss.addr[11] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[11]
cpu.buss.addr[11] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[11]
cpu.buss.addr[10] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[10]
cpu.buss.addr[10] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[10]
cpu.buss.addr[9] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[9]
cpu.buss.addr[9] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[9]
cpu.buss.addr[8] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[8]
cpu.buss.addr[8] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[8]
cpu.buss.addr[7] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[7]
cpu.buss.addr[7] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[7]
cpu.buss.addr[6] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[6]
cpu.buss.addr[6] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[6]
cpu.buss.addr[5] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[5]
cpu.buss.addr[5] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[5]
cpu.buss.addr[4] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[4]
cpu.buss.addr[4] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[4]
cpu.buss.addr[3] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[3]
cpu.buss.addr[3] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[3]
cpu.buss.addr[2] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[2]
cpu.buss.addr[2] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[2]
cpu.buss.addr[1] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[1]
cpu.buss.addr[1] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[1]
cpu.buss.addr[0] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[0]
cpu.buss.addr[0] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[0]
cpu.regs.XMA[2] => ekl8e_rx:iKL8E_RX.cpu.regs.XMA[2]
cpu.regs.XMA[2] => ekl8e_tx:iKL8E_TX.cpu.regs.XMA[2]
cpu.regs.XMA[1] => ekl8e_rx:iKL8E_RX.cpu.regs.XMA[1]
cpu.regs.XMA[1] => ekl8e_tx:iKL8E_TX.cpu.regs.XMA[1]
cpu.regs.XMA[0] => ekl8e_rx:iKL8E_RX.cpu.regs.XMA[0]
cpu.regs.XMA[0] => ekl8e_tx:iKL8E_TX.cpu.regs.XMA[0]
cpu.regs.SC[11] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[11]
cpu.regs.SC[11] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[11]
cpu.regs.SC[10] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[10]
cpu.regs.SC[10] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[10]
cpu.regs.SC[9] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[9]
cpu.regs.SC[9] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[9]
cpu.regs.SC[8] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[8]
cpu.regs.SC[8] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[8]
cpu.regs.SC[7] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[7]
cpu.regs.SC[7] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[7]
cpu.regs.SC[6] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[6]
cpu.regs.SC[6] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[6]
cpu.regs.SC[5] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[5]
cpu.regs.SC[5] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[5]
cpu.regs.SC[4] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[4]
cpu.regs.SC[4] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[4]
cpu.regs.SC[3] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[3]
cpu.regs.SC[3] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[3]
cpu.regs.SC[2] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[2]
cpu.regs.SC[2] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[2]
cpu.regs.SC[1] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[1]
cpu.regs.SC[1] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[1]
cpu.regs.SC[0] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[0]
cpu.regs.SC[0] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[0]
cpu.regs.ST[11] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[11]
cpu.regs.ST[11] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[11]
cpu.regs.ST[10] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[10]
cpu.regs.ST[10] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[10]
cpu.regs.ST[9] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[9]
cpu.regs.ST[9] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[9]
cpu.regs.ST[8] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[8]
cpu.regs.ST[8] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[8]
cpu.regs.ST[7] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[7]
cpu.regs.ST[7] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[7]
cpu.regs.ST[6] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[6]
cpu.regs.ST[6] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[6]
cpu.regs.ST[5] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[5]
cpu.regs.ST[5] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[5]
cpu.regs.ST[4] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[4]
cpu.regs.ST[4] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[4]
cpu.regs.ST[3] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[3]
cpu.regs.ST[3] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[3]
cpu.regs.ST[2] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[2]
cpu.regs.ST[2] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[2]
cpu.regs.ST[1] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[1]
cpu.regs.ST[1] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[1]
cpu.regs.ST[0] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[0]
cpu.regs.ST[0] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[0]
cpu.regs.MQ[11] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[11]
cpu.regs.MQ[11] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[11]
cpu.regs.MQ[10] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[10]
cpu.regs.MQ[10] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[10]
cpu.regs.MQ[9] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[9]
cpu.regs.MQ[9] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[9]
cpu.regs.MQ[8] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[8]
cpu.regs.MQ[8] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[8]
cpu.regs.MQ[7] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[7]
cpu.regs.MQ[7] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[7]
cpu.regs.MQ[6] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[6]
cpu.regs.MQ[6] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[6]
cpu.regs.MQ[5] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[5]
cpu.regs.MQ[5] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[5]
cpu.regs.MQ[4] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[4]
cpu.regs.MQ[4] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[4]
cpu.regs.MQ[3] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[3]
cpu.regs.MQ[3] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[3]
cpu.regs.MQ[2] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[2]
cpu.regs.MQ[2] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[2]
cpu.regs.MQ[1] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[1]
cpu.regs.MQ[1] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[1]
cpu.regs.MQ[0] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[0]
cpu.regs.MQ[0] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[0]
cpu.regs.MD[11] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[11]
cpu.regs.MD[11] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[11]
cpu.regs.MD[10] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[10]
cpu.regs.MD[10] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[10]
cpu.regs.MD[9] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[9]
cpu.regs.MD[9] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[9]
cpu.regs.MD[8] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[8]
cpu.regs.MD[8] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[8]
cpu.regs.MD[7] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[7]
cpu.regs.MD[7] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[7]
cpu.regs.MD[6] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[6]
cpu.regs.MD[6] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[6]
cpu.regs.MD[5] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[5]
cpu.regs.MD[5] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[5]
cpu.regs.MD[4] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[4]
cpu.regs.MD[4] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[4]
cpu.regs.MD[3] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[3]
cpu.regs.MD[3] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[3]
cpu.regs.MD[2] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[2]
cpu.regs.MD[2] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[2]
cpu.regs.MD[1] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[1]
cpu.regs.MD[1] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[1]
cpu.regs.MD[0] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[0]
cpu.regs.MD[0] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[0]
cpu.regs.MA[11] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[11]
cpu.regs.MA[11] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[11]
cpu.regs.MA[10] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[10]
cpu.regs.MA[10] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[10]
cpu.regs.MA[9] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[9]
cpu.regs.MA[9] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[9]
cpu.regs.MA[8] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[8]
cpu.regs.MA[8] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[8]
cpu.regs.MA[7] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[7]
cpu.regs.MA[7] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[7]
cpu.regs.MA[6] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[6]
cpu.regs.MA[6] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[6]
cpu.regs.MA[5] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[5]
cpu.regs.MA[5] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[5]
cpu.regs.MA[4] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[4]
cpu.regs.MA[4] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[4]
cpu.regs.MA[3] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[3]
cpu.regs.MA[3] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[3]
cpu.regs.MA[2] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[2]
cpu.regs.MA[2] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[2]
cpu.regs.MA[1] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[1]
cpu.regs.MA[1] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[1]
cpu.regs.MA[0] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[0]
cpu.regs.MA[0] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[0]
cpu.regs.IR[11] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[11]
cpu.regs.IR[11] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[11]
cpu.regs.IR[10] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[10]
cpu.regs.IR[10] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[10]
cpu.regs.IR[9] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[9]
cpu.regs.IR[9] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[9]
cpu.regs.IR[8] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[8]
cpu.regs.IR[8] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[8]
cpu.regs.IR[7] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[7]
cpu.regs.IR[7] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[7]
cpu.regs.IR[6] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[6]
cpu.regs.IR[6] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[6]
cpu.regs.IR[5] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[5]
cpu.regs.IR[5] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[5]
cpu.regs.IR[4] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[4]
cpu.regs.IR[4] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[4]
cpu.regs.IR[3] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[3]
cpu.regs.IR[3] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[3]
cpu.regs.IR[2] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[2]
cpu.regs.IR[2] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[2]
cpu.regs.IR[1] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[1]
cpu.regs.IR[1] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[1]
cpu.regs.IR[0] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[0]
cpu.regs.IR[0] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[0]
cpu.regs.AC[11] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[11]
cpu.regs.AC[11] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[11]
cpu.regs.AC[10] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[10]
cpu.regs.AC[10] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[10]
cpu.regs.AC[9] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[9]
cpu.regs.AC[9] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[9]
cpu.regs.AC[8] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[8]
cpu.regs.AC[8] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[8]
cpu.regs.AC[7] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[7]
cpu.regs.AC[7] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[7]
cpu.regs.AC[6] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[6]
cpu.regs.AC[6] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[6]
cpu.regs.AC[5] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[5]
cpu.regs.AC[5] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[5]
cpu.regs.AC[4] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[4]
cpu.regs.AC[4] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[4]
cpu.regs.AC[3] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[3]
cpu.regs.AC[3] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[3]
cpu.regs.AC[2] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[2]
cpu.regs.AC[2] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[2]
cpu.regs.AC[1] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[1]
cpu.regs.AC[1] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[1]
cpu.regs.AC[0] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[0]
cpu.regs.AC[0] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[0]
cpu.regs.PC[11] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[11]
cpu.regs.PC[11] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[11]
cpu.regs.PC[10] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[10]
cpu.regs.PC[10] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[10]
cpu.regs.PC[9] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[9]
cpu.regs.PC[9] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[9]
cpu.regs.PC[8] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[8]
cpu.regs.PC[8] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[8]
cpu.regs.PC[7] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[7]
cpu.regs.PC[7] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[7]
cpu.regs.PC[6] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[6]
cpu.regs.PC[6] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[6]
cpu.regs.PC[5] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[5]
cpu.regs.PC[5] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[5]
cpu.regs.PC[4] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[4]
cpu.regs.PC[4] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[4]
cpu.regs.PC[3] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[3]
cpu.regs.PC[3] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[3]
cpu.regs.PC[2] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[2]
cpu.regs.PC[2] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[2]
cpu.regs.PC[1] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[1]
cpu.regs.PC[1] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[1]
cpu.regs.PC[0] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[0]
cpu.regs.PC[0] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[0]
dev.dma.eaddr[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[11] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[10] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[9] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[8] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[7] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[6] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[5] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[4] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[3] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.lxpar <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.lxmar <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.memsel <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.wr <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.rd <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.req <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
rts <= comb.DB_MAX_OUTPUT_PORT_TYPE
rxd => ekl8e_rx:iKL8E_RX.rxd
txd <= ekl8e_tx:iKL8E_TX.txd


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eUART_BRG:iKL8E_BRG
sys.rst => clkBR~reg0.ACLR
sys.rst => \UART_CLKDIV:count[0].ACLR
sys.rst => \UART_CLKDIV:count[1].ACLR
sys.rst => \UART_CLKDIV:count[2].ACLR
sys.rst => \UART_CLKDIV:count[3].ACLR
sys.rst => \UART_CLKDIV:count[4].ACLR
sys.rst => \UART_CLKDIV:count[5].ACLR
sys.rst => \UART_CLKDIV:count[6].ACLR
sys.rst => \UART_CLKDIV:count[7].ACLR
sys.rst => \UART_CLKDIV:count[8].ACLR
sys.rst => \UART_CLKDIV:count[9].ACLR
sys.rst => \UART_CLKDIV:count[10].ACLR
sys.rst => \UART_CLKDIV:count[11].ACLR
sys.clk => clkBR~reg0.CLK
sys.clk => \UART_CLKDIV:count[0].CLK
sys.clk => \UART_CLKDIV:count[1].CLK
sys.clk => \UART_CLKDIV:count[2].CLK
sys.clk => \UART_CLKDIV:count[3].CLK
sys.clk => \UART_CLKDIV:count[4].CLK
sys.clk => \UART_CLKDIV:count[5].CLK
sys.clk => \UART_CLKDIV:count[6].CLK
sys.clk => \UART_CLKDIV:count[7].CLK
sys.clk => \UART_CLKDIV:count[8].CLK
sys.clk => \UART_CLKDIV:count[9].CLK
sys.clk => \UART_CLKDIV:count[10].CLK
sys.clk => \UART_CLKDIV:count[11].CLK
uartBR[3] => Mux0.IN11
uartBR[3] => Mux1.IN11
uartBR[3] => Mux2.IN6
uartBR[3] => Mux3.IN6
uartBR[3] => Mux4.IN11
uartBR[3] => Mux5.IN11
uartBR[3] => Mux6.IN11
uartBR[3] => Mux7.IN11
uartBR[3] => Mux8.IN11
uartBR[3] => Mux9.IN11
uartBR[3] => Mux10.IN11
uartBR[3] => Mux11.IN11
uartBR[2] => Mux0.IN10
uartBR[2] => Mux1.IN10
uartBR[2] => Mux4.IN10
uartBR[2] => Mux5.IN10
uartBR[2] => Mux6.IN10
uartBR[2] => Mux7.IN10
uartBR[2] => Mux8.IN10
uartBR[2] => Mux9.IN10
uartBR[2] => Mux10.IN10
uartBR[2] => Mux11.IN10
uartBR[1] => Mux0.IN9
uartBR[1] => Mux1.IN9
uartBR[1] => Mux2.IN5
uartBR[1] => Mux3.IN5
uartBR[1] => Mux4.IN9
uartBR[1] => Mux5.IN9
uartBR[1] => Mux6.IN9
uartBR[1] => Mux7.IN9
uartBR[1] => Mux8.IN9
uartBR[1] => Mux9.IN9
uartBR[1] => Mux10.IN9
uartBR[1] => Mux11.IN9
uartBR[0] => Mux0.IN8
uartBR[0] => Mux1.IN8
uartBR[0] => Mux2.IN4
uartBR[0] => Mux3.IN4
uartBR[0] => Mux4.IN8
uartBR[0] => Mux5.IN8
uartBR[0] => Mux6.IN8
uartBR[0] => Mux7.IN8
uartBR[0] => Mux8.IN8
uartBR[0] => Mux9.IN8
uartBR[0] => Mux10.IN8
uartBR[0] => Mux11.IN8
clkBR <= clkBR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX
sys.rst => euart_rx:iUART_RX.sys.rst
sys.rst => datREG[7].ACLR
sys.rst => datREG[6].ACLR
sys.rst => datREG[5].ACLR
sys.rst => datREG[4].ACLR
sys.rst => datREG[3].ACLR
sys.rst => datREG[2].ACLR
sys.rst => datREG[1].ACLR
sys.rst => datREG[0].ACLR
sys.rst => kirREG.ACLR
sys.rst => kieREG.PRESET
sys.clk => euart_rx:iUART_RX.sys.clk
sys.clk => datREG[7].CLK
sys.clk => datREG[6].CLK
sys.clk => datREG[5].CLK
sys.clk => datREG[4].CLK
sys.clk => datREG[3].CLK
sys.clk => datREG[2].CLK
sys.clk => datREG[1].CLK
sys.clk => datREG[0].CLK
sys.clk => kirREG.CLK
sys.clk => kieREG.CLK
intEN <= kieREG.DB_MAX_OUTPUT_PORT_TYPE
clkBR => euart_rx:iUART_RX.clkBR
devNUM[5] => Equal1.IN5
devNUM[4] => Equal1.IN4
devNUM[3] => Equal1.IN3
devNUM[2] => Equal1.IN2
devNUM[1] => Equal1.IN1
devNUM[0] => Equal1.IN0
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => KL8E_BUSINTF.IN1
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => kieREG.OUTPUTSELECT
cpu.buss.ioclr => KL8E_KIR.IN1
cpu.buss.data[11] => Mux5.IN3
cpu.buss.data[10] => ~NO_FANOUT~
cpu.buss.data[9] => ~NO_FANOUT~
cpu.buss.data[8] => ~NO_FANOUT~
cpu.buss.data[7] => ~NO_FANOUT~
cpu.buss.data[6] => ~NO_FANOUT~
cpu.buss.data[5] => ~NO_FANOUT~
cpu.buss.data[4] => ~NO_FANOUT~
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => Mux0.IN5
cpu.buss.addr[11] => Mux1.IN5
cpu.buss.addr[11] => Mux2.IN5
cpu.buss.addr[11] => Mux3.IN9
cpu.buss.addr[11] => Mux4.IN10
cpu.buss.addr[11] => Mux5.IN2
cpu.buss.addr[10] => Mux0.IN4
cpu.buss.addr[10] => Mux1.IN4
cpu.buss.addr[10] => Mux3.IN8
cpu.buss.addr[10] => Mux4.IN9
cpu.buss.addr[10] => Mux5.IN1
cpu.buss.addr[9] => Mux2.IN4
cpu.buss.addr[9] => Mux3.IN7
cpu.buss.addr[9] => Mux4.IN8
cpu.buss.addr[9] => Mux5.IN0
cpu.buss.addr[8] => Equal1.IN11
cpu.buss.addr[7] => Equal1.IN10
cpu.buss.addr[6] => Equal1.IN9
cpu.buss.addr[5] => Equal1.IN8
cpu.buss.addr[4] => Equal1.IN7
cpu.buss.addr[3] => Equal1.IN6
cpu.buss.addr[2] => Equal0.IN2
cpu.buss.addr[1] => Equal0.IN1
cpu.buss.addr[0] => Equal0.IN0
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= <GND>
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= datREG[7].DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= datREG[6].DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= datREG[5].DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= datREG[4].DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= datREG[3].DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= datREG[2].DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= datREG[1].DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= datREG[0].DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= <GND>
dev.data[2] <= <GND>
dev.data[1] <= <GND>
dev.data[0] <= <GND>
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
rxd => euart_rx:iUART_RX.rxd


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX
sys.rst => rxReg[7].ACLR
sys.rst => rxReg[6].ACLR
sys.rst => rxReg[5].ACLR
sys.rst => rxReg[4].ACLR
sys.rst => rxReg[3].ACLR
sys.rst => rxReg[2].ACLR
sys.rst => rxReg[1].ACLR
sys.rst => rxReg[0].ACLR
sys.rst => \UARTRX:brdiv[0].ACLR
sys.rst => \UARTRX:brdiv[1].ACLR
sys.rst => \UARTRX:brdiv[2].ACLR
sys.rst => \UARTRX:brdiv[3].ACLR
sys.rst => rxdd[1].ACLR
sys.rst => rxdd[0].ACLR
sys.rst => state~15.DATAIN
sys.clk => rxReg[7].CLK
sys.clk => rxReg[6].CLK
sys.clk => rxReg[5].CLK
sys.clk => rxReg[4].CLK
sys.clk => rxReg[3].CLK
sys.clk => rxReg[2].CLK
sys.clk => rxReg[1].CLK
sys.clk => rxReg[0].CLK
sys.clk => \UARTRX:brdiv[0].CLK
sys.clk => \UARTRX:brdiv[1].CLK
sys.clk => \UARTRX:brdiv[2].CLK
sys.clk => \UARTRX:brdiv[3].CLK
sys.clk => rxdd[1].CLK
sys.clk => rxdd[0].CLK
sys.clk => state~13.DATAIN
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
rxd => rxdd[0].DATAIN
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= rxReg[7].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= rxReg[6].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= rxReg[5].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= rxReg[4].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= rxReg[3].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= rxReg[2].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= rxReg[1].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= rxReg[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX
sys.rst => euart_tx:iUART_TX.sys.rst
sys.rst => tirREG.ACLR
sys.clk => euart_tx:iUART_TX.sys.clk
sys.clk => tirREG.CLK
intEN => Mux2.IN6
intEN => intr.IN1
clkBR => euart_tx:iUART_TX.clkBR
devNUM[5] => Equal1.IN5
devNUM[4] => Equal1.IN4
devNUM[3] => Equal1.IN3
devNUM[2] => Equal1.IN2
devNUM[1] => Equal1.IN1
devNUM[0] => Equal1.IN0
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => KL8E_BUSINTF.IN1
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => KL8E_TIR.IN1
cpu.buss.data[11] => euart_tx:iUART_TX.data[7]
cpu.buss.data[10] => euart_tx:iUART_TX.data[6]
cpu.buss.data[9] => euart_tx:iUART_TX.data[5]
cpu.buss.data[8] => euart_tx:iUART_TX.data[4]
cpu.buss.data[7] => euart_tx:iUART_TX.data[3]
cpu.buss.data[6] => euart_tx:iUART_TX.data[2]
cpu.buss.data[5] => euart_tx:iUART_TX.data[1]
cpu.buss.data[4] => euart_tx:iUART_TX.data[0]
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => Mux0.IN5
cpu.buss.addr[11] => Mux1.IN10
cpu.buss.addr[11] => Mux2.IN9
cpu.buss.addr[11] => Mux3.IN10
cpu.buss.addr[11] => Mux4.IN5
cpu.buss.addr[11] => Mux5.IN5
cpu.buss.addr[10] => Mux0.IN4
cpu.buss.addr[10] => Mux1.IN9
cpu.buss.addr[10] => Mux2.IN8
cpu.buss.addr[10] => Mux3.IN9
cpu.buss.addr[10] => Mux4.IN4
cpu.buss.addr[9] => Mux1.IN8
cpu.buss.addr[9] => Mux2.IN7
cpu.buss.addr[9] => Mux3.IN8
cpu.buss.addr[9] => Mux5.IN4
cpu.buss.addr[8] => Equal1.IN11
cpu.buss.addr[7] => Equal1.IN10
cpu.buss.addr[6] => Equal1.IN9
cpu.buss.addr[5] => Equal1.IN8
cpu.buss.addr[4] => Equal1.IN7
cpu.buss.addr[3] => Equal1.IN6
cpu.buss.addr[2] => Equal0.IN2
cpu.buss.addr[1] => Equal0.IN1
cpu.buss.addr[0] => Equal0.IN0
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= <GND>
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= <GND>
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= <GND>
dev.data[10] <= <GND>
dev.data[9] <= <GND>
dev.data[8] <= <GND>
dev.data[7] <= <GND>
dev.data[6] <= <GND>
dev.data[5] <= <GND>
dev.data[4] <= <GND>
dev.data[3] <= <GND>
dev.data[2] <= <GND>
dev.data[1] <= <GND>
dev.data[0] <= <GND>
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
txd <= euart_tx:iUART_TX.txd


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX
sys.rst => txReg[7].ACLR
sys.rst => txReg[6].ACLR
sys.rst => txReg[5].ACLR
sys.rst => txReg[4].ACLR
sys.rst => txReg[3].ACLR
sys.rst => txReg[2].ACLR
sys.rst => txReg[1].ACLR
sys.rst => txReg[0].ACLR
sys.rst => \UARTTX:brdiv[0].ACLR
sys.rst => \UARTTX:brdiv[1].ACLR
sys.rst => \UARTTX:brdiv[2].ACLR
sys.rst => \UARTTX:brdiv[3].ACLR
sys.rst => state~15.DATAIN
sys.clk => txReg[7].CLK
sys.clk => txReg[6].CLK
sys.clk => txReg[5].CLK
sys.clk => txReg[4].CLK
sys.clk => txReg[3].CLK
sys.clk => txReg[2].CLK
sys.clk => txReg[1].CLK
sys.clk => txReg[0].CLK
sys.clk => \UARTTX:brdiv[0].CLK
sys.clk => \UARTTX:brdiv[1].CLK
sys.clk => \UARTTX:brdiv[2].CLK
sys.clk => \UARTTX:brdiv[3].CLK
sys.clk => state~13.DATAIN
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
data[7] => txReg.DATAB
data[6] => txReg.DATAB
data[5] => txReg.DATAB
data[4] => txReg.DATAB
data[3] => txReg.DATAB
data[2] => txReg.DATAB
data[1] => txReg.DATAB
data[0] => txReg.DATAB
load => brdiv.OUTPUTSELECT
load => brdiv.OUTPUTSELECT
load => brdiv.OUTPUTSELECT
load => brdiv.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
txd <= Selector16.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2
sys.rst => euart_brg:iKL8E_BRG.sys.rst
sys.rst => ekl8e_rx:iKL8E_RX.sys.rst
sys.rst => ekl8e_tx:iKL8E_TX.sys.rst
sys.clk => euart_brg:iKL8E_BRG.sys.clk
sys.clk => ekl8e_rx:iKL8E_RX.sys.clk
sys.clk => ekl8e_tx:iKL8E_TX.sys.clk
uartBR[3] => euart_brg:iKL8E_BRG.uartBR[3]
uartBR[2] => euart_brg:iKL8E_BRG.uartBR[2]
uartBR[1] => euart_brg:iKL8E_BRG.uartBR[1]
uartBR[0] => euart_brg:iKL8E_BRG.uartBR[0]
uartHS[1] => ~NO_FANOUT~
uartHS[0] => ~NO_FANOUT~
devNUM[5] => Add0.IN12
devNUM[5] => ekl8e_rx:iKL8E_RX.devNUM[5]
devNUM[4] => Add0.IN11
devNUM[4] => ekl8e_rx:iKL8E_RX.devNUM[4]
devNUM[3] => Add0.IN10
devNUM[3] => ekl8e_rx:iKL8E_RX.devNUM[3]
devNUM[2] => Add0.IN9
devNUM[2] => ekl8e_rx:iKL8E_RX.devNUM[2]
devNUM[1] => Add0.IN8
devNUM[1] => ekl8e_rx:iKL8E_RX.devNUM[1]
devNUM[0] => Add0.IN7
devNUM[0] => ekl8e_rx:iKL8E_RX.devNUM[0]
cpu.run => ekl8e_rx:iKL8E_RX.cpu.run
cpu.run => ekl8e_tx:iKL8E_TX.cpu.run
cpu.buss.intgnt => ekl8e_rx:iKL8E_RX.cpu.buss.intgnt
cpu.buss.intgnt => ekl8e_tx:iKL8E_TX.cpu.buss.intgnt
cpu.buss.dmagnt => ekl8e_rx:iKL8E_RX.cpu.buss.dmagnt
cpu.buss.dmagnt => ekl8e_tx:iKL8E_TX.cpu.buss.dmagnt
cpu.buss.lxdar => ekl8e_rx:iKL8E_RX.cpu.buss.lxdar
cpu.buss.lxdar => ekl8e_tx:iKL8E_TX.cpu.buss.lxdar
cpu.buss.lxmar => ekl8e_rx:iKL8E_RX.cpu.buss.lxmar
cpu.buss.lxmar => ekl8e_tx:iKL8E_TX.cpu.buss.lxmar
cpu.buss.lxpar => ekl8e_rx:iKL8E_RX.cpu.buss.lxpar
cpu.buss.lxpar => ekl8e_tx:iKL8E_TX.cpu.buss.lxpar
cpu.buss.wr => ekl8e_rx:iKL8E_RX.cpu.buss.wr
cpu.buss.wr => ekl8e_tx:iKL8E_TX.cpu.buss.wr
cpu.buss.rd => ekl8e_rx:iKL8E_RX.cpu.buss.rd
cpu.buss.rd => ekl8e_tx:iKL8E_TX.cpu.buss.rd
cpu.buss.memsel => ekl8e_rx:iKL8E_RX.cpu.buss.memsel
cpu.buss.memsel => ekl8e_tx:iKL8E_TX.cpu.buss.memsel
cpu.buss.ifetch => ekl8e_rx:iKL8E_RX.cpu.buss.ifetch
cpu.buss.ifetch => ekl8e_tx:iKL8E_TX.cpu.buss.ifetch
cpu.buss.dataf => ekl8e_rx:iKL8E_RX.cpu.buss.dataf
cpu.buss.dataf => ekl8e_tx:iKL8E_TX.cpu.buss.dataf
cpu.buss.ioclr => ekl8e_rx:iKL8E_RX.cpu.buss.ioclr
cpu.buss.ioclr => ekl8e_tx:iKL8E_TX.cpu.buss.ioclr
cpu.buss.data[11] => ekl8e_rx:iKL8E_RX.cpu.buss.data[11]
cpu.buss.data[11] => ekl8e_tx:iKL8E_TX.cpu.buss.data[11]
cpu.buss.data[10] => ekl8e_rx:iKL8E_RX.cpu.buss.data[10]
cpu.buss.data[10] => ekl8e_tx:iKL8E_TX.cpu.buss.data[10]
cpu.buss.data[9] => ekl8e_rx:iKL8E_RX.cpu.buss.data[9]
cpu.buss.data[9] => ekl8e_tx:iKL8E_TX.cpu.buss.data[9]
cpu.buss.data[8] => ekl8e_rx:iKL8E_RX.cpu.buss.data[8]
cpu.buss.data[8] => ekl8e_tx:iKL8E_TX.cpu.buss.data[8]
cpu.buss.data[7] => ekl8e_rx:iKL8E_RX.cpu.buss.data[7]
cpu.buss.data[7] => ekl8e_tx:iKL8E_TX.cpu.buss.data[7]
cpu.buss.data[6] => ekl8e_rx:iKL8E_RX.cpu.buss.data[6]
cpu.buss.data[6] => ekl8e_tx:iKL8E_TX.cpu.buss.data[6]
cpu.buss.data[5] => ekl8e_rx:iKL8E_RX.cpu.buss.data[5]
cpu.buss.data[5] => ekl8e_tx:iKL8E_TX.cpu.buss.data[5]
cpu.buss.data[4] => ekl8e_rx:iKL8E_RX.cpu.buss.data[4]
cpu.buss.data[4] => ekl8e_tx:iKL8E_TX.cpu.buss.data[4]
cpu.buss.data[3] => ekl8e_rx:iKL8E_RX.cpu.buss.data[3]
cpu.buss.data[3] => ekl8e_tx:iKL8E_TX.cpu.buss.data[3]
cpu.buss.data[2] => ekl8e_rx:iKL8E_RX.cpu.buss.data[2]
cpu.buss.data[2] => ekl8e_tx:iKL8E_TX.cpu.buss.data[2]
cpu.buss.data[1] => ekl8e_rx:iKL8E_RX.cpu.buss.data[1]
cpu.buss.data[1] => ekl8e_tx:iKL8E_TX.cpu.buss.data[1]
cpu.buss.data[0] => ekl8e_rx:iKL8E_RX.cpu.buss.data[0]
cpu.buss.data[0] => ekl8e_tx:iKL8E_TX.cpu.buss.data[0]
cpu.buss.eaddr[2] => ekl8e_rx:iKL8E_RX.cpu.buss.eaddr[2]
cpu.buss.eaddr[2] => ekl8e_tx:iKL8E_TX.cpu.buss.eaddr[2]
cpu.buss.eaddr[1] => ekl8e_rx:iKL8E_RX.cpu.buss.eaddr[1]
cpu.buss.eaddr[1] => ekl8e_tx:iKL8E_TX.cpu.buss.eaddr[1]
cpu.buss.eaddr[0] => ekl8e_rx:iKL8E_RX.cpu.buss.eaddr[0]
cpu.buss.eaddr[0] => ekl8e_tx:iKL8E_TX.cpu.buss.eaddr[0]
cpu.buss.addr[11] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[11]
cpu.buss.addr[11] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[11]
cpu.buss.addr[10] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[10]
cpu.buss.addr[10] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[10]
cpu.buss.addr[9] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[9]
cpu.buss.addr[9] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[9]
cpu.buss.addr[8] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[8]
cpu.buss.addr[8] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[8]
cpu.buss.addr[7] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[7]
cpu.buss.addr[7] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[7]
cpu.buss.addr[6] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[6]
cpu.buss.addr[6] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[6]
cpu.buss.addr[5] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[5]
cpu.buss.addr[5] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[5]
cpu.buss.addr[4] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[4]
cpu.buss.addr[4] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[4]
cpu.buss.addr[3] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[3]
cpu.buss.addr[3] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[3]
cpu.buss.addr[2] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[2]
cpu.buss.addr[2] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[2]
cpu.buss.addr[1] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[1]
cpu.buss.addr[1] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[1]
cpu.buss.addr[0] => ekl8e_rx:iKL8E_RX.cpu.buss.addr[0]
cpu.buss.addr[0] => ekl8e_tx:iKL8E_TX.cpu.buss.addr[0]
cpu.regs.XMA[2] => ekl8e_rx:iKL8E_RX.cpu.regs.XMA[2]
cpu.regs.XMA[2] => ekl8e_tx:iKL8E_TX.cpu.regs.XMA[2]
cpu.regs.XMA[1] => ekl8e_rx:iKL8E_RX.cpu.regs.XMA[1]
cpu.regs.XMA[1] => ekl8e_tx:iKL8E_TX.cpu.regs.XMA[1]
cpu.regs.XMA[0] => ekl8e_rx:iKL8E_RX.cpu.regs.XMA[0]
cpu.regs.XMA[0] => ekl8e_tx:iKL8E_TX.cpu.regs.XMA[0]
cpu.regs.SC[11] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[11]
cpu.regs.SC[11] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[11]
cpu.regs.SC[10] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[10]
cpu.regs.SC[10] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[10]
cpu.regs.SC[9] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[9]
cpu.regs.SC[9] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[9]
cpu.regs.SC[8] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[8]
cpu.regs.SC[8] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[8]
cpu.regs.SC[7] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[7]
cpu.regs.SC[7] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[7]
cpu.regs.SC[6] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[6]
cpu.regs.SC[6] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[6]
cpu.regs.SC[5] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[5]
cpu.regs.SC[5] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[5]
cpu.regs.SC[4] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[4]
cpu.regs.SC[4] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[4]
cpu.regs.SC[3] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[3]
cpu.regs.SC[3] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[3]
cpu.regs.SC[2] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[2]
cpu.regs.SC[2] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[2]
cpu.regs.SC[1] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[1]
cpu.regs.SC[1] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[1]
cpu.regs.SC[0] => ekl8e_rx:iKL8E_RX.cpu.regs.SC[0]
cpu.regs.SC[0] => ekl8e_tx:iKL8E_TX.cpu.regs.SC[0]
cpu.regs.ST[11] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[11]
cpu.regs.ST[11] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[11]
cpu.regs.ST[10] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[10]
cpu.regs.ST[10] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[10]
cpu.regs.ST[9] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[9]
cpu.regs.ST[9] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[9]
cpu.regs.ST[8] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[8]
cpu.regs.ST[8] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[8]
cpu.regs.ST[7] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[7]
cpu.regs.ST[7] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[7]
cpu.regs.ST[6] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[6]
cpu.regs.ST[6] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[6]
cpu.regs.ST[5] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[5]
cpu.regs.ST[5] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[5]
cpu.regs.ST[4] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[4]
cpu.regs.ST[4] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[4]
cpu.regs.ST[3] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[3]
cpu.regs.ST[3] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[3]
cpu.regs.ST[2] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[2]
cpu.regs.ST[2] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[2]
cpu.regs.ST[1] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[1]
cpu.regs.ST[1] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[1]
cpu.regs.ST[0] => ekl8e_rx:iKL8E_RX.cpu.regs.ST[0]
cpu.regs.ST[0] => ekl8e_tx:iKL8E_TX.cpu.regs.ST[0]
cpu.regs.MQ[11] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[11]
cpu.regs.MQ[11] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[11]
cpu.regs.MQ[10] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[10]
cpu.regs.MQ[10] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[10]
cpu.regs.MQ[9] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[9]
cpu.regs.MQ[9] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[9]
cpu.regs.MQ[8] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[8]
cpu.regs.MQ[8] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[8]
cpu.regs.MQ[7] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[7]
cpu.regs.MQ[7] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[7]
cpu.regs.MQ[6] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[6]
cpu.regs.MQ[6] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[6]
cpu.regs.MQ[5] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[5]
cpu.regs.MQ[5] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[5]
cpu.regs.MQ[4] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[4]
cpu.regs.MQ[4] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[4]
cpu.regs.MQ[3] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[3]
cpu.regs.MQ[3] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[3]
cpu.regs.MQ[2] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[2]
cpu.regs.MQ[2] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[2]
cpu.regs.MQ[1] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[1]
cpu.regs.MQ[1] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[1]
cpu.regs.MQ[0] => ekl8e_rx:iKL8E_RX.cpu.regs.MQ[0]
cpu.regs.MQ[0] => ekl8e_tx:iKL8E_TX.cpu.regs.MQ[0]
cpu.regs.MD[11] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[11]
cpu.regs.MD[11] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[11]
cpu.regs.MD[10] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[10]
cpu.regs.MD[10] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[10]
cpu.regs.MD[9] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[9]
cpu.regs.MD[9] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[9]
cpu.regs.MD[8] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[8]
cpu.regs.MD[8] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[8]
cpu.regs.MD[7] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[7]
cpu.regs.MD[7] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[7]
cpu.regs.MD[6] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[6]
cpu.regs.MD[6] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[6]
cpu.regs.MD[5] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[5]
cpu.regs.MD[5] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[5]
cpu.regs.MD[4] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[4]
cpu.regs.MD[4] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[4]
cpu.regs.MD[3] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[3]
cpu.regs.MD[3] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[3]
cpu.regs.MD[2] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[2]
cpu.regs.MD[2] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[2]
cpu.regs.MD[1] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[1]
cpu.regs.MD[1] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[1]
cpu.regs.MD[0] => ekl8e_rx:iKL8E_RX.cpu.regs.MD[0]
cpu.regs.MD[0] => ekl8e_tx:iKL8E_TX.cpu.regs.MD[0]
cpu.regs.MA[11] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[11]
cpu.regs.MA[11] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[11]
cpu.regs.MA[10] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[10]
cpu.regs.MA[10] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[10]
cpu.regs.MA[9] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[9]
cpu.regs.MA[9] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[9]
cpu.regs.MA[8] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[8]
cpu.regs.MA[8] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[8]
cpu.regs.MA[7] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[7]
cpu.regs.MA[7] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[7]
cpu.regs.MA[6] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[6]
cpu.regs.MA[6] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[6]
cpu.regs.MA[5] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[5]
cpu.regs.MA[5] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[5]
cpu.regs.MA[4] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[4]
cpu.regs.MA[4] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[4]
cpu.regs.MA[3] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[3]
cpu.regs.MA[3] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[3]
cpu.regs.MA[2] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[2]
cpu.regs.MA[2] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[2]
cpu.regs.MA[1] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[1]
cpu.regs.MA[1] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[1]
cpu.regs.MA[0] => ekl8e_rx:iKL8E_RX.cpu.regs.MA[0]
cpu.regs.MA[0] => ekl8e_tx:iKL8E_TX.cpu.regs.MA[0]
cpu.regs.IR[11] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[11]
cpu.regs.IR[11] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[11]
cpu.regs.IR[10] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[10]
cpu.regs.IR[10] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[10]
cpu.regs.IR[9] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[9]
cpu.regs.IR[9] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[9]
cpu.regs.IR[8] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[8]
cpu.regs.IR[8] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[8]
cpu.regs.IR[7] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[7]
cpu.regs.IR[7] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[7]
cpu.regs.IR[6] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[6]
cpu.regs.IR[6] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[6]
cpu.regs.IR[5] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[5]
cpu.regs.IR[5] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[5]
cpu.regs.IR[4] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[4]
cpu.regs.IR[4] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[4]
cpu.regs.IR[3] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[3]
cpu.regs.IR[3] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[3]
cpu.regs.IR[2] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[2]
cpu.regs.IR[2] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[2]
cpu.regs.IR[1] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[1]
cpu.regs.IR[1] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[1]
cpu.regs.IR[0] => ekl8e_rx:iKL8E_RX.cpu.regs.IR[0]
cpu.regs.IR[0] => ekl8e_tx:iKL8E_TX.cpu.regs.IR[0]
cpu.regs.AC[11] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[11]
cpu.regs.AC[11] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[11]
cpu.regs.AC[10] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[10]
cpu.regs.AC[10] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[10]
cpu.regs.AC[9] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[9]
cpu.regs.AC[9] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[9]
cpu.regs.AC[8] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[8]
cpu.regs.AC[8] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[8]
cpu.regs.AC[7] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[7]
cpu.regs.AC[7] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[7]
cpu.regs.AC[6] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[6]
cpu.regs.AC[6] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[6]
cpu.regs.AC[5] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[5]
cpu.regs.AC[5] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[5]
cpu.regs.AC[4] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[4]
cpu.regs.AC[4] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[4]
cpu.regs.AC[3] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[3]
cpu.regs.AC[3] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[3]
cpu.regs.AC[2] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[2]
cpu.regs.AC[2] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[2]
cpu.regs.AC[1] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[1]
cpu.regs.AC[1] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[1]
cpu.regs.AC[0] => ekl8e_rx:iKL8E_RX.cpu.regs.AC[0]
cpu.regs.AC[0] => ekl8e_tx:iKL8E_TX.cpu.regs.AC[0]
cpu.regs.PC[11] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[11]
cpu.regs.PC[11] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[11]
cpu.regs.PC[10] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[10]
cpu.regs.PC[10] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[10]
cpu.regs.PC[9] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[9]
cpu.regs.PC[9] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[9]
cpu.regs.PC[8] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[8]
cpu.regs.PC[8] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[8]
cpu.regs.PC[7] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[7]
cpu.regs.PC[7] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[7]
cpu.regs.PC[6] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[6]
cpu.regs.PC[6] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[6]
cpu.regs.PC[5] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[5]
cpu.regs.PC[5] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[5]
cpu.regs.PC[4] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[4]
cpu.regs.PC[4] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[4]
cpu.regs.PC[3] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[3]
cpu.regs.PC[3] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[3]
cpu.regs.PC[2] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[2]
cpu.regs.PC[2] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[2]
cpu.regs.PC[1] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[1]
cpu.regs.PC[1] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[1]
cpu.regs.PC[0] => ekl8e_rx:iKL8E_RX.cpu.regs.PC[0]
cpu.regs.PC[0] => ekl8e_tx:iKL8E_TX.cpu.regs.PC[0]
dev.dma.eaddr[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[11] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[10] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[9] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[8] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[7] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[6] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[5] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[4] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[3] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.lxpar <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.lxmar <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.memsel <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.wr <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.rd <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.req <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
cts => ~NO_FANOUT~
rts <= comb.DB_MAX_OUTPUT_PORT_TYPE
rxd => ekl8e_rx:iKL8E_RX.rxd
txd <= ekl8e_tx:iKL8E_TX.txd


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eUART_BRG:iKL8E_BRG
sys.rst => clkBR~reg0.ACLR
sys.rst => \UART_CLKDIV:count[0].ACLR
sys.rst => \UART_CLKDIV:count[1].ACLR
sys.rst => \UART_CLKDIV:count[2].ACLR
sys.rst => \UART_CLKDIV:count[3].ACLR
sys.rst => \UART_CLKDIV:count[4].ACLR
sys.rst => \UART_CLKDIV:count[5].ACLR
sys.rst => \UART_CLKDIV:count[6].ACLR
sys.rst => \UART_CLKDIV:count[7].ACLR
sys.rst => \UART_CLKDIV:count[8].ACLR
sys.rst => \UART_CLKDIV:count[9].ACLR
sys.rst => \UART_CLKDIV:count[10].ACLR
sys.rst => \UART_CLKDIV:count[11].ACLR
sys.clk => clkBR~reg0.CLK
sys.clk => \UART_CLKDIV:count[0].CLK
sys.clk => \UART_CLKDIV:count[1].CLK
sys.clk => \UART_CLKDIV:count[2].CLK
sys.clk => \UART_CLKDIV:count[3].CLK
sys.clk => \UART_CLKDIV:count[4].CLK
sys.clk => \UART_CLKDIV:count[5].CLK
sys.clk => \UART_CLKDIV:count[6].CLK
sys.clk => \UART_CLKDIV:count[7].CLK
sys.clk => \UART_CLKDIV:count[8].CLK
sys.clk => \UART_CLKDIV:count[9].CLK
sys.clk => \UART_CLKDIV:count[10].CLK
sys.clk => \UART_CLKDIV:count[11].CLK
uartBR[3] => Mux0.IN11
uartBR[3] => Mux1.IN11
uartBR[3] => Mux2.IN6
uartBR[3] => Mux3.IN6
uartBR[3] => Mux4.IN11
uartBR[3] => Mux5.IN11
uartBR[3] => Mux6.IN11
uartBR[3] => Mux7.IN11
uartBR[3] => Mux8.IN11
uartBR[3] => Mux9.IN11
uartBR[3] => Mux10.IN11
uartBR[3] => Mux11.IN11
uartBR[2] => Mux0.IN10
uartBR[2] => Mux1.IN10
uartBR[2] => Mux4.IN10
uartBR[2] => Mux5.IN10
uartBR[2] => Mux6.IN10
uartBR[2] => Mux7.IN10
uartBR[2] => Mux8.IN10
uartBR[2] => Mux9.IN10
uartBR[2] => Mux10.IN10
uartBR[2] => Mux11.IN10
uartBR[1] => Mux0.IN9
uartBR[1] => Mux1.IN9
uartBR[1] => Mux2.IN5
uartBR[1] => Mux3.IN5
uartBR[1] => Mux4.IN9
uartBR[1] => Mux5.IN9
uartBR[1] => Mux6.IN9
uartBR[1] => Mux7.IN9
uartBR[1] => Mux8.IN9
uartBR[1] => Mux9.IN9
uartBR[1] => Mux10.IN9
uartBR[1] => Mux11.IN9
uartBR[0] => Mux0.IN8
uartBR[0] => Mux1.IN8
uartBR[0] => Mux2.IN4
uartBR[0] => Mux3.IN4
uartBR[0] => Mux4.IN8
uartBR[0] => Mux5.IN8
uartBR[0] => Mux6.IN8
uartBR[0] => Mux7.IN8
uartBR[0] => Mux8.IN8
uartBR[0] => Mux9.IN8
uartBR[0] => Mux10.IN8
uartBR[0] => Mux11.IN8
clkBR <= clkBR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX
sys.rst => euart_rx:iUART_RX.sys.rst
sys.rst => datREG[7].ACLR
sys.rst => datREG[6].ACLR
sys.rst => datREG[5].ACLR
sys.rst => datREG[4].ACLR
sys.rst => datREG[3].ACLR
sys.rst => datREG[2].ACLR
sys.rst => datREG[1].ACLR
sys.rst => datREG[0].ACLR
sys.rst => kirREG.ACLR
sys.rst => kieREG.PRESET
sys.clk => euart_rx:iUART_RX.sys.clk
sys.clk => datREG[7].CLK
sys.clk => datREG[6].CLK
sys.clk => datREG[5].CLK
sys.clk => datREG[4].CLK
sys.clk => datREG[3].CLK
sys.clk => datREG[2].CLK
sys.clk => datREG[1].CLK
sys.clk => datREG[0].CLK
sys.clk => kirREG.CLK
sys.clk => kieREG.CLK
intEN <= kieREG.DB_MAX_OUTPUT_PORT_TYPE
clkBR => euart_rx:iUART_RX.clkBR
devNUM[5] => Equal1.IN5
devNUM[4] => Equal1.IN4
devNUM[3] => Equal1.IN3
devNUM[2] => Equal1.IN2
devNUM[1] => Equal1.IN1
devNUM[0] => Equal1.IN0
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => KL8E_BUSINTF.IN1
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => kieREG.OUTPUTSELECT
cpu.buss.ioclr => KL8E_KIR.IN1
cpu.buss.data[11] => Mux5.IN3
cpu.buss.data[10] => ~NO_FANOUT~
cpu.buss.data[9] => ~NO_FANOUT~
cpu.buss.data[8] => ~NO_FANOUT~
cpu.buss.data[7] => ~NO_FANOUT~
cpu.buss.data[6] => ~NO_FANOUT~
cpu.buss.data[5] => ~NO_FANOUT~
cpu.buss.data[4] => ~NO_FANOUT~
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => Mux0.IN5
cpu.buss.addr[11] => Mux1.IN5
cpu.buss.addr[11] => Mux2.IN5
cpu.buss.addr[11] => Mux3.IN9
cpu.buss.addr[11] => Mux4.IN10
cpu.buss.addr[11] => Mux5.IN2
cpu.buss.addr[10] => Mux0.IN4
cpu.buss.addr[10] => Mux1.IN4
cpu.buss.addr[10] => Mux3.IN8
cpu.buss.addr[10] => Mux4.IN9
cpu.buss.addr[10] => Mux5.IN1
cpu.buss.addr[9] => Mux2.IN4
cpu.buss.addr[9] => Mux3.IN7
cpu.buss.addr[9] => Mux4.IN8
cpu.buss.addr[9] => Mux5.IN0
cpu.buss.addr[8] => Equal1.IN11
cpu.buss.addr[7] => Equal1.IN10
cpu.buss.addr[6] => Equal1.IN9
cpu.buss.addr[5] => Equal1.IN8
cpu.buss.addr[4] => Equal1.IN7
cpu.buss.addr[3] => Equal1.IN6
cpu.buss.addr[2] => Equal0.IN2
cpu.buss.addr[1] => Equal0.IN1
cpu.buss.addr[0] => Equal0.IN0
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= <GND>
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= datREG[7].DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= datREG[6].DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= datREG[5].DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= datREG[4].DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= datREG[3].DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= datREG[2].DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= datREG[1].DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= datREG[0].DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= <GND>
dev.data[2] <= <GND>
dev.data[1] <= <GND>
dev.data[0] <= <GND>
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
rxd => euart_rx:iUART_RX.rxd


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX
sys.rst => rxReg[7].ACLR
sys.rst => rxReg[6].ACLR
sys.rst => rxReg[5].ACLR
sys.rst => rxReg[4].ACLR
sys.rst => rxReg[3].ACLR
sys.rst => rxReg[2].ACLR
sys.rst => rxReg[1].ACLR
sys.rst => rxReg[0].ACLR
sys.rst => \UARTRX:brdiv[0].ACLR
sys.rst => \UARTRX:brdiv[1].ACLR
sys.rst => \UARTRX:brdiv[2].ACLR
sys.rst => \UARTRX:brdiv[3].ACLR
sys.rst => rxdd[1].ACLR
sys.rst => rxdd[0].ACLR
sys.rst => state~15.DATAIN
sys.clk => rxReg[7].CLK
sys.clk => rxReg[6].CLK
sys.clk => rxReg[5].CLK
sys.clk => rxReg[4].CLK
sys.clk => rxReg[3].CLK
sys.clk => rxReg[2].CLK
sys.clk => rxReg[1].CLK
sys.clk => rxReg[0].CLK
sys.clk => \UARTRX:brdiv[0].CLK
sys.clk => \UARTRX:brdiv[1].CLK
sys.clk => \UARTRX:brdiv[2].CLK
sys.clk => \UARTRX:brdiv[3].CLK
sys.clk => rxdd[1].CLK
sys.clk => rxdd[0].CLK
sys.clk => state~13.DATAIN
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => rxReg.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
rxd => rxdd[0].DATAIN
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= rxReg[7].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= rxReg[6].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= rxReg[5].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= rxReg[4].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= rxReg[3].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= rxReg[2].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= rxReg[1].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= rxReg[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX
sys.rst => euart_tx:iUART_TX.sys.rst
sys.rst => tirREG.ACLR
sys.clk => euart_tx:iUART_TX.sys.clk
sys.clk => tirREG.CLK
intEN => Mux2.IN6
intEN => intr.IN1
clkBR => euart_tx:iUART_TX.clkBR
devNUM[5] => Equal1.IN5
devNUM[4] => Equal1.IN4
devNUM[3] => Equal1.IN3
devNUM[2] => Equal1.IN2
devNUM[1] => Equal1.IN1
devNUM[0] => Equal1.IN0
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => KL8E_BUSINTF.IN1
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => KL8E_TIR.IN1
cpu.buss.data[11] => euart_tx:iUART_TX.data[7]
cpu.buss.data[10] => euart_tx:iUART_TX.data[6]
cpu.buss.data[9] => euart_tx:iUART_TX.data[5]
cpu.buss.data[8] => euart_tx:iUART_TX.data[4]
cpu.buss.data[7] => euart_tx:iUART_TX.data[3]
cpu.buss.data[6] => euart_tx:iUART_TX.data[2]
cpu.buss.data[5] => euart_tx:iUART_TX.data[1]
cpu.buss.data[4] => euart_tx:iUART_TX.data[0]
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => Mux0.IN5
cpu.buss.addr[11] => Mux1.IN10
cpu.buss.addr[11] => Mux2.IN9
cpu.buss.addr[11] => Mux3.IN10
cpu.buss.addr[11] => Mux4.IN5
cpu.buss.addr[11] => Mux5.IN5
cpu.buss.addr[10] => Mux0.IN4
cpu.buss.addr[10] => Mux1.IN9
cpu.buss.addr[10] => Mux2.IN8
cpu.buss.addr[10] => Mux3.IN9
cpu.buss.addr[10] => Mux4.IN4
cpu.buss.addr[9] => Mux1.IN8
cpu.buss.addr[9] => Mux2.IN7
cpu.buss.addr[9] => Mux3.IN8
cpu.buss.addr[9] => Mux5.IN4
cpu.buss.addr[8] => Equal1.IN11
cpu.buss.addr[7] => Equal1.IN10
cpu.buss.addr[6] => Equal1.IN9
cpu.buss.addr[5] => Equal1.IN8
cpu.buss.addr[4] => Equal1.IN7
cpu.buss.addr[3] => Equal1.IN6
cpu.buss.addr[2] => Equal0.IN2
cpu.buss.addr[1] => Equal0.IN1
cpu.buss.addr[0] => Equal0.IN0
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= <GND>
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= <GND>
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= <GND>
dev.data[10] <= <GND>
dev.data[9] <= <GND>
dev.data[8] <= <GND>
dev.data[7] <= <GND>
dev.data[6] <= <GND>
dev.data[5] <= <GND>
dev.data[4] <= <GND>
dev.data[3] <= <GND>
dev.data[2] <= <GND>
dev.data[1] <= <GND>
dev.data[0] <= <GND>
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
txd <= euart_tx:iUART_TX.txd


|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX
sys.rst => txReg[7].ACLR
sys.rst => txReg[6].ACLR
sys.rst => txReg[5].ACLR
sys.rst => txReg[4].ACLR
sys.rst => txReg[3].ACLR
sys.rst => txReg[2].ACLR
sys.rst => txReg[1].ACLR
sys.rst => txReg[0].ACLR
sys.rst => \UARTTX:brdiv[0].ACLR
sys.rst => \UARTTX:brdiv[1].ACLR
sys.rst => \UARTTX:brdiv[2].ACLR
sys.rst => \UARTTX:brdiv[3].ACLR
sys.rst => state~15.DATAIN
sys.clk => txReg[7].CLK
sys.clk => txReg[6].CLK
sys.clk => txReg[5].CLK
sys.clk => txReg[4].CLK
sys.clk => txReg[3].CLK
sys.clk => txReg[2].CLK
sys.clk => txReg[1].CLK
sys.clk => txReg[0].CLK
sys.clk => \UARTTX:brdiv[0].CLK
sys.clk => \UARTTX:brdiv[1].CLK
sys.clk => \UARTTX:brdiv[2].CLK
sys.clk => \UARTTX:brdiv[3].CLK
sys.clk => state~13.DATAIN
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => brdiv.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
clkBR => state.OUTPUTSELECT
data[7] => txReg.DATAB
data[6] => txReg.DATAB
data[5] => txReg.DATAB
data[4] => txReg.DATAB
data[3] => txReg.DATAB
data[2] => txReg.DATAB
data[1] => txReg.DATAB
data[0] => txReg.DATAB
load => brdiv.OUTPUTSELECT
load => brdiv.OUTPUTSELECT
load => brdiv.OUTPUTSELECT
load => brdiv.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => txReg.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
load => state.OUTPUTSELECT
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
txd <= Selector16.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eDK8E:iRTC
sys.rst => clkIrREG.ACLR
sys.rst => count[0].ACLR
sys.rst => count[1].ACLR
sys.rst => count[2].ACLR
sys.rst => count[3].ACLR
sys.rst => count[4].ACLR
sys.rst => count[5].ACLR
sys.rst => count[6].ACLR
sys.rst => count[7].ACLR
sys.rst => count[8].ACLR
sys.rst => count[9].ACLR
sys.rst => count[10].ACLR
sys.rst => count[11].ACLR
sys.rst => count[12].ACLR
sys.rst => count[13].ACLR
sys.rst => count[14].ACLR
sys.rst => count[15].ACLR
sys.rst => count[16].ACLR
sys.rst => count[17].ACLR
sys.rst => count[18].ACLR
sys.rst => count[19].ACLR
sys.rst => count[20].ACLR
sys.rst => count[21].ACLR
sys.rst => count[22].ACLR
sys.rst => count[23].ACLR
sys.rst => count[24].ACLR
sys.rst => count[25].ACLR
sys.rst => clkIeREG.ACLR
sys.rst => clkStatREG[11].ACLR
sys.rst => clkStatREG[10].ACLR
sys.rst => clkStatREG[9].ACLR
sys.rst => clkStatREG[8].ACLR
sys.rst => clkStatREG[7].ACLR
sys.rst => clkStatREG[6].ACLR
sys.rst => clkStatREG[5].ACLR
sys.rst => clkStatREG[4].ACLR
sys.rst => clkStatREG[3].ACLR
sys.rst => clkStatREG[2].ACLR
sys.rst => clkStatREG[1].ACLR
sys.rst => clkStatREG[0].ACLR
sys.rst => clkBufREG[11].ACLR
sys.rst => clkBufREG[10].ACLR
sys.rst => clkBufREG[9].ACLR
sys.rst => clkBufREG[8].ACLR
sys.rst => clkBufREG[7].ACLR
sys.rst => clkBufREG[6].ACLR
sys.rst => clkBufREG[5].ACLR
sys.rst => clkBufREG[4].ACLR
sys.rst => clkBufREG[3].ACLR
sys.rst => clkBufREG[2].ACLR
sys.rst => clkBufREG[1].ACLR
sys.rst => clkBufREG[0].ACLR
sys.rst => clkCntREG[11].ACLR
sys.rst => clkCntREG[10].ACLR
sys.rst => clkCntREG[9].ACLR
sys.rst => clkCntREG[8].ACLR
sys.rst => clkCntREG[7].ACLR
sys.rst => clkCntREG[6].ACLR
sys.rst => clkCntREG[5].ACLR
sys.rst => clkCntREG[4].ACLR
sys.rst => clkCntREG[3].ACLR
sys.rst => clkCntREG[2].ACLR
sys.rst => clkCntREG[1].ACLR
sys.rst => clkCntREG[0].ACLR
sys.rst => clkEnREG[11].ACLR
sys.rst => clkEnREG[10].ACLR
sys.rst => clkEnREG[9].ACLR
sys.rst => clkEnREG[8].ACLR
sys.rst => clkEnREG[7].ACLR
sys.rst => clkEnREG[6].ACLR
sys.rst => clkEnREG[5].ACLR
sys.rst => clkEnREG[4].ACLR
sys.rst => clkEnREG[3].ACLR
sys.rst => clkEnREG[2].ACLR
sys.rst => clkEnREG[1].ACLR
sys.rst => clkEnREG[0].ACLR
sys.clk => clkIrREG.CLK
sys.clk => count[0].CLK
sys.clk => count[1].CLK
sys.clk => count[2].CLK
sys.clk => count[3].CLK
sys.clk => count[4].CLK
sys.clk => count[5].CLK
sys.clk => count[6].CLK
sys.clk => count[7].CLK
sys.clk => count[8].CLK
sys.clk => count[9].CLK
sys.clk => count[10].CLK
sys.clk => count[11].CLK
sys.clk => count[12].CLK
sys.clk => count[13].CLK
sys.clk => count[14].CLK
sys.clk => count[15].CLK
sys.clk => count[16].CLK
sys.clk => count[17].CLK
sys.clk => count[18].CLK
sys.clk => count[19].CLK
sys.clk => count[20].CLK
sys.clk => count[21].CLK
sys.clk => count[22].CLK
sys.clk => count[23].CLK
sys.clk => count[24].CLK
sys.clk => count[25].CLK
sys.clk => clkIeREG.CLK
sys.clk => clkStatREG[11].CLK
sys.clk => clkStatREG[10].CLK
sys.clk => clkStatREG[9].CLK
sys.clk => clkStatREG[8].CLK
sys.clk => clkStatREG[7].CLK
sys.clk => clkStatREG[6].CLK
sys.clk => clkStatREG[5].CLK
sys.clk => clkStatREG[4].CLK
sys.clk => clkStatREG[3].CLK
sys.clk => clkStatREG[2].CLK
sys.clk => clkStatREG[1].CLK
sys.clk => clkStatREG[0].CLK
sys.clk => clkBufREG[11].CLK
sys.clk => clkBufREG[10].CLK
sys.clk => clkBufREG[9].CLK
sys.clk => clkBufREG[8].CLK
sys.clk => clkBufREG[7].CLK
sys.clk => clkBufREG[6].CLK
sys.clk => clkBufREG[5].CLK
sys.clk => clkBufREG[4].CLK
sys.clk => clkBufREG[3].CLK
sys.clk => clkBufREG[2].CLK
sys.clk => clkBufREG[1].CLK
sys.clk => clkBufREG[0].CLK
sys.clk => clkCntREG[11].CLK
sys.clk => clkCntREG[10].CLK
sys.clk => clkCntREG[9].CLK
sys.clk => clkCntREG[8].CLK
sys.clk => clkCntREG[7].CLK
sys.clk => clkCntREG[6].CLK
sys.clk => clkCntREG[5].CLK
sys.clk => clkCntREG[4].CLK
sys.clk => clkCntREG[3].CLK
sys.clk => clkCntREG[2].CLK
sys.clk => clkCntREG[1].CLK
sys.clk => clkCntREG[0].CLK
sys.clk => clkEnREG[11].CLK
sys.clk => clkEnREG[10].CLK
sys.clk => clkEnREG[9].CLK
sys.clk => clkEnREG[8].CLK
sys.clk => clkEnREG[7].CLK
sys.clk => clkEnREG[6].CLK
sys.clk => clkEnREG[5].CLK
sys.clk => clkEnREG[4].CLK
sys.clk => clkEnREG[3].CLK
sys.clk => clkEnREG[2].CLK
sys.clk => clkEnREG[1].CLK
sys.clk => clkEnREG[0].CLK
swRTC[2] => Equal2.IN2
swRTC[2] => Equal3.IN0
swRTC[2] => Equal4.IN2
swRTC[2] => Equal5.IN1
swRTC[2] => Equal6.IN2
swRTC[2] => Equal7.IN1
swRTC[2] => Equal8.IN2
swRTC[1] => Equal2.IN1
swRTC[1] => Equal3.IN2
swRTC[1] => Equal4.IN0
swRTC[1] => Equal5.IN0
swRTC[1] => Equal6.IN1
swRTC[1] => Equal7.IN2
swRTC[1] => Equal8.IN1
swRTC[0] => Equal2.IN0
swRTC[0] => Equal3.IN1
swRTC[0] => Equal4.IN1
swRTC[0] => Equal5.IN2
swRTC[0] => Equal6.IN0
swRTC[0] => Equal7.IN0
swRTC[0] => Equal8.IN0
devNUM[5] => Equal1.IN5
devNUM[4] => Equal1.IN4
devNUM[3] => Equal1.IN3
devNUM[2] => Equal1.IN2
devNUM[1] => Equal1.IN1
devNUM[0] => Equal1.IN0
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => DK8E_BUSINTF.IN1
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => clkIeREG.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => count.OUTPUTSELECT
cpu.buss.ioclr => clkIrREG.OUTPUTSELECT
cpu.buss.ioclr => clkEnREG[0].ENA
cpu.buss.ioclr => clkEnREG[1].ENA
cpu.buss.ioclr => clkEnREG[2].ENA
cpu.buss.ioclr => clkEnREG[3].ENA
cpu.buss.ioclr => clkEnREG[4].ENA
cpu.buss.ioclr => clkEnREG[5].ENA
cpu.buss.ioclr => clkEnREG[6].ENA
cpu.buss.ioclr => clkEnREG[7].ENA
cpu.buss.ioclr => clkEnREG[8].ENA
cpu.buss.ioclr => clkEnREG[9].ENA
cpu.buss.ioclr => clkEnREG[10].ENA
cpu.buss.ioclr => clkEnREG[11].ENA
cpu.buss.ioclr => clkCntREG[0].ENA
cpu.buss.ioclr => clkCntREG[1].ENA
cpu.buss.ioclr => clkCntREG[2].ENA
cpu.buss.ioclr => clkCntREG[3].ENA
cpu.buss.ioclr => clkCntREG[4].ENA
cpu.buss.ioclr => clkCntREG[5].ENA
cpu.buss.ioclr => clkCntREG[6].ENA
cpu.buss.ioclr => clkCntREG[7].ENA
cpu.buss.ioclr => clkCntREG[8].ENA
cpu.buss.ioclr => clkCntREG[9].ENA
cpu.buss.ioclr => clkCntREG[10].ENA
cpu.buss.ioclr => clkCntREG[11].ENA
cpu.buss.ioclr => clkBufREG[0].ENA
cpu.buss.ioclr => clkBufREG[1].ENA
cpu.buss.ioclr => clkBufREG[2].ENA
cpu.buss.ioclr => clkBufREG[3].ENA
cpu.buss.ioclr => clkBufREG[4].ENA
cpu.buss.ioclr => clkBufREG[5].ENA
cpu.buss.ioclr => clkBufREG[6].ENA
cpu.buss.ioclr => clkBufREG[7].ENA
cpu.buss.ioclr => clkBufREG[8].ENA
cpu.buss.ioclr => clkBufREG[9].ENA
cpu.buss.ioclr => clkBufREG[10].ENA
cpu.buss.ioclr => clkBufREG[11].ENA
cpu.buss.ioclr => clkStatREG[0].ENA
cpu.buss.ioclr => clkStatREG[1].ENA
cpu.buss.ioclr => clkStatREG[2].ENA
cpu.buss.ioclr => clkStatREG[3].ENA
cpu.buss.ioclr => clkStatREG[4].ENA
cpu.buss.ioclr => clkStatREG[5].ENA
cpu.buss.ioclr => clkStatREG[6].ENA
cpu.buss.ioclr => clkStatREG[7].ENA
cpu.buss.ioclr => clkStatREG[8].ENA
cpu.buss.ioclr => clkStatREG[9].ENA
cpu.buss.ioclr => clkStatREG[10].ENA
cpu.buss.ioclr => clkStatREG[11].ENA
cpu.buss.data[11] => ~NO_FANOUT~
cpu.buss.data[10] => ~NO_FANOUT~
cpu.buss.data[9] => ~NO_FANOUT~
cpu.buss.data[8] => ~NO_FANOUT~
cpu.buss.data[7] => ~NO_FANOUT~
cpu.buss.data[6] => ~NO_FANOUT~
cpu.buss.data[5] => ~NO_FANOUT~
cpu.buss.data[4] => ~NO_FANOUT~
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => Mux0.IN10
cpu.buss.addr[11] => Mux1.IN10
cpu.buss.addr[11] => Mux2.IN10
cpu.buss.addr[11] => Mux3.IN10
cpu.buss.addr[11] => Mux4.IN10
cpu.buss.addr[11] => Mux5.IN10
cpu.buss.addr[11] => Mux6.IN10
cpu.buss.addr[11] => Mux7.IN10
cpu.buss.addr[11] => Mux8.IN10
cpu.buss.addr[11] => Mux9.IN10
cpu.buss.addr[11] => Mux10.IN10
cpu.buss.addr[11] => Mux11.IN10
cpu.buss.addr[11] => Mux12.IN10
cpu.buss.addr[11] => Mux13.IN10
cpu.buss.addr[11] => Mux14.IN10
cpu.buss.addr[11] => Mux15.IN10
cpu.buss.addr[11] => Mux20.IN4
cpu.buss.addr[11] => Mux21.IN3
cpu.buss.addr[10] => Mux0.IN9
cpu.buss.addr[10] => Mux1.IN9
cpu.buss.addr[10] => Mux2.IN9
cpu.buss.addr[10] => Mux3.IN9
cpu.buss.addr[10] => Mux4.IN9
cpu.buss.addr[10] => Mux5.IN9
cpu.buss.addr[10] => Mux6.IN9
cpu.buss.addr[10] => Mux7.IN9
cpu.buss.addr[10] => Mux8.IN9
cpu.buss.addr[10] => Mux9.IN9
cpu.buss.addr[10] => Mux10.IN9
cpu.buss.addr[10] => Mux11.IN9
cpu.buss.addr[10] => Mux12.IN9
cpu.buss.addr[10] => Mux13.IN9
cpu.buss.addr[10] => Mux14.IN9
cpu.buss.addr[10] => Mux15.IN9
cpu.buss.addr[10] => Mux20.IN3
cpu.buss.addr[10] => Mux21.IN2
cpu.buss.addr[9] => Mux0.IN8
cpu.buss.addr[9] => Mux1.IN8
cpu.buss.addr[9] => Mux2.IN8
cpu.buss.addr[9] => Mux3.IN8
cpu.buss.addr[9] => Mux4.IN8
cpu.buss.addr[9] => Mux5.IN8
cpu.buss.addr[9] => Mux6.IN8
cpu.buss.addr[9] => Mux7.IN8
cpu.buss.addr[9] => Mux8.IN8
cpu.buss.addr[9] => Mux9.IN8
cpu.buss.addr[9] => Mux10.IN8
cpu.buss.addr[9] => Mux11.IN8
cpu.buss.addr[9] => Mux12.IN8
cpu.buss.addr[9] => Mux13.IN8
cpu.buss.addr[9] => Mux14.IN8
cpu.buss.addr[9] => Mux15.IN8
cpu.buss.addr[9] => Mux20.IN2
cpu.buss.addr[9] => Mux21.IN1
cpu.buss.addr[8] => Equal1.IN11
cpu.buss.addr[7] => Equal1.IN10
cpu.buss.addr[6] => Equal1.IN9
cpu.buss.addr[5] => Equal1.IN8
cpu.buss.addr[4] => Equal1.IN7
cpu.buss.addr[3] => Equal1.IN6
cpu.buss.addr[2] => Equal0.IN2
cpu.buss.addr[1] => Equal0.IN1
cpu.buss.addr[0] => Equal0.IN0
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= skip.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= <GND>
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
schmittIN[2] => ~NO_FANOUT~
schmittIN[1] => ~NO_FANOUT~
schmittIN[0] => ~NO_FANOUT~
clkTRIG <= comb.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eKC8E:iPANEL
sys.rst => ~NO_FANOUT~
sys.clk => ~NO_FANOUT~
cpu.run => ledRUN.DATAIN
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => ~NO_FANOUT~
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => ~NO_FANOUT~
cpu.buss.data[11] => ~NO_FANOUT~
cpu.buss.data[10] => ~NO_FANOUT~
cpu.buss.data[9] => ~NO_FANOUT~
cpu.buss.data[8] => ~NO_FANOUT~
cpu.buss.data[7] => ~NO_FANOUT~
cpu.buss.data[6] => ~NO_FANOUT~
cpu.buss.data[5] => ~NO_FANOUT~
cpu.buss.data[4] => ~NO_FANOUT~
cpu.buss.data[3] => ~NO_FANOUT~
cpu.buss.data[2] => ~NO_FANOUT~
cpu.buss.data[1] => ~NO_FANOUT~
cpu.buss.data[0] => ~NO_FANOUT~
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => ~NO_FANOUT~
cpu.buss.addr[10] => ~NO_FANOUT~
cpu.buss.addr[9] => ~NO_FANOUT~
cpu.buss.addr[8] => ~NO_FANOUT~
cpu.buss.addr[7] => ~NO_FANOUT~
cpu.buss.addr[6] => ~NO_FANOUT~
cpu.buss.addr[5] => ~NO_FANOUT~
cpu.buss.addr[4] => ~NO_FANOUT~
cpu.buss.addr[3] => ~NO_FANOUT~
cpu.buss.addr[2] => ~NO_FANOUT~
cpu.buss.addr[1] => ~NO_FANOUT~
cpu.buss.addr[0] => ~NO_FANOUT~
cpu.regs.XMA[2] => ledADDR[2].DATAIN
cpu.regs.XMA[1] => ledADDR[1].DATAIN
cpu.regs.XMA[0] => ledADDR[0].DATAIN
cpu.regs.SC[11] => Mux11.IN7
cpu.regs.SC[10] => Mux10.IN7
cpu.regs.SC[9] => Mux9.IN7
cpu.regs.SC[8] => Mux8.IN7
cpu.regs.SC[7] => Mux7.IN7
cpu.regs.SC[6] => Mux6.IN7
cpu.regs.SC[5] => Mux5.IN7
cpu.regs.SC[4] => Mux4.IN7
cpu.regs.SC[3] => Mux3.IN7
cpu.regs.SC[2] => Mux2.IN7
cpu.regs.SC[1] => Mux1.IN7
cpu.regs.SC[0] => Mux0.IN7
cpu.regs.ST[11] => Mux11.IN6
cpu.regs.ST[10] => Mux10.IN6
cpu.regs.ST[9] => Mux9.IN6
cpu.regs.ST[8] => Mux8.IN6
cpu.regs.ST[7] => Mux7.IN6
cpu.regs.ST[6] => Mux6.IN6
cpu.regs.ST[5] => Mux5.IN6
cpu.regs.ST[4] => Mux4.IN6
cpu.regs.ST[3] => Mux3.IN6
cpu.regs.ST[2] => Mux2.IN6
cpu.regs.ST[1] => Mux1.IN6
cpu.regs.ST[0] => Mux0.IN6
cpu.regs.MQ[11] => Mux11.IN5
cpu.regs.MQ[10] => Mux10.IN5
cpu.regs.MQ[9] => Mux9.IN5
cpu.regs.MQ[8] => Mux8.IN5
cpu.regs.MQ[7] => Mux7.IN5
cpu.regs.MQ[6] => Mux6.IN5
cpu.regs.MQ[5] => Mux5.IN5
cpu.regs.MQ[4] => Mux4.IN5
cpu.regs.MQ[3] => Mux3.IN5
cpu.regs.MQ[2] => Mux2.IN5
cpu.regs.MQ[1] => Mux1.IN5
cpu.regs.MQ[0] => Mux0.IN5
cpu.regs.MD[11] => Mux11.IN4
cpu.regs.MD[10] => Mux10.IN4
cpu.regs.MD[9] => Mux9.IN4
cpu.regs.MD[8] => Mux8.IN4
cpu.regs.MD[7] => Mux7.IN4
cpu.regs.MD[6] => Mux6.IN4
cpu.regs.MD[5] => Mux5.IN4
cpu.regs.MD[4] => Mux4.IN4
cpu.regs.MD[3] => Mux3.IN4
cpu.regs.MD[2] => Mux2.IN4
cpu.regs.MD[1] => Mux1.IN4
cpu.regs.MD[0] => Mux0.IN4
cpu.regs.MA[11] => Mux11.IN3
cpu.regs.MA[11] => ledADDR[14].DATAIN
cpu.regs.MA[10] => Mux10.IN3
cpu.regs.MA[10] => ledADDR[13].DATAIN
cpu.regs.MA[9] => Mux9.IN3
cpu.regs.MA[9] => ledADDR[12].DATAIN
cpu.regs.MA[8] => Mux8.IN3
cpu.regs.MA[8] => ledADDR[11].DATAIN
cpu.regs.MA[7] => Mux7.IN3
cpu.regs.MA[7] => ledADDR[10].DATAIN
cpu.regs.MA[6] => Mux6.IN3
cpu.regs.MA[6] => ledADDR[9].DATAIN
cpu.regs.MA[5] => Mux5.IN3
cpu.regs.MA[5] => ledADDR[8].DATAIN
cpu.regs.MA[4] => Mux4.IN3
cpu.regs.MA[4] => ledADDR[7].DATAIN
cpu.regs.MA[3] => Mux3.IN3
cpu.regs.MA[3] => ledADDR[6].DATAIN
cpu.regs.MA[2] => Mux2.IN3
cpu.regs.MA[2] => ledADDR[5].DATAIN
cpu.regs.MA[1] => Mux1.IN3
cpu.regs.MA[1] => ledADDR[4].DATAIN
cpu.regs.MA[0] => Mux0.IN3
cpu.regs.MA[0] => ledADDR[3].DATAIN
cpu.regs.IR[11] => Mux11.IN2
cpu.regs.IR[10] => Mux10.IN2
cpu.regs.IR[9] => Mux9.IN2
cpu.regs.IR[8] => Mux8.IN2
cpu.regs.IR[7] => Mux7.IN2
cpu.regs.IR[6] => Mux6.IN2
cpu.regs.IR[5] => Mux5.IN2
cpu.regs.IR[4] => Mux4.IN2
cpu.regs.IR[3] => Mux3.IN2
cpu.regs.IR[2] => Mux2.IN2
cpu.regs.IR[1] => Mux1.IN2
cpu.regs.IR[0] => Mux0.IN2
cpu.regs.AC[11] => Mux11.IN1
cpu.regs.AC[10] => Mux10.IN1
cpu.regs.AC[9] => Mux9.IN1
cpu.regs.AC[8] => Mux8.IN1
cpu.regs.AC[7] => Mux7.IN1
cpu.regs.AC[6] => Mux6.IN1
cpu.regs.AC[5] => Mux5.IN1
cpu.regs.AC[4] => Mux4.IN1
cpu.regs.AC[3] => Mux3.IN1
cpu.regs.AC[2] => Mux2.IN1
cpu.regs.AC[1] => Mux1.IN1
cpu.regs.AC[0] => Mux0.IN1
cpu.regs.PC[11] => Mux11.IN0
cpu.regs.PC[10] => Mux10.IN0
cpu.regs.PC[9] => Mux9.IN0
cpu.regs.PC[8] => Mux8.IN0
cpu.regs.PC[7] => Mux7.IN0
cpu.regs.PC[6] => Mux6.IN0
cpu.regs.PC[5] => Mux5.IN0
cpu.regs.PC[4] => Mux4.IN0
cpu.regs.PC[3] => Mux3.IN0
cpu.regs.PC[2] => Mux2.IN0
cpu.regs.PC[1] => Mux1.IN0
cpu.regs.PC[0] => Mux0.IN0
swROT[2] => Mux0.IN10
swROT[2] => Mux1.IN10
swROT[2] => Mux2.IN10
swROT[2] => Mux3.IN10
swROT[2] => Mux4.IN10
swROT[2] => Mux5.IN10
swROT[2] => Mux6.IN10
swROT[2] => Mux7.IN10
swROT[2] => Mux8.IN10
swROT[2] => Mux9.IN10
swROT[2] => Mux10.IN10
swROT[2] => Mux11.IN10
swROT[1] => Mux0.IN9
swROT[1] => Mux1.IN9
swROT[1] => Mux2.IN9
swROT[1] => Mux3.IN9
swROT[1] => Mux4.IN9
swROT[1] => Mux5.IN9
swROT[1] => Mux6.IN9
swROT[1] => Mux7.IN9
swROT[1] => Mux8.IN9
swROT[1] => Mux9.IN9
swROT[1] => Mux10.IN9
swROT[1] => Mux11.IN9
swROT[0] => Mux0.IN8
swROT[0] => Mux1.IN8
swROT[0] => Mux2.IN8
swROT[0] => Mux3.IN8
swROT[0] => Mux4.IN8
swROT[0] => Mux5.IN8
swROT[0] => Mux6.IN8
swROT[0] => Mux7.IN8
swROT[0] => Mux8.IN8
swROT[0] => Mux9.IN8
swROT[0] => Mux10.IN8
swROT[0] => Mux11.IN8
swDATA[11] => ~NO_FANOUT~
swDATA[10] => ~NO_FANOUT~
swDATA[9] => ~NO_FANOUT~
swDATA[8] => ~NO_FANOUT~
swDATA[7] => ~NO_FANOUT~
swDATA[6] => ~NO_FANOUT~
swDATA[5] => ~NO_FANOUT~
swDATA[4] => ~NO_FANOUT~
swDATA[3] => ~NO_FANOUT~
swDATA[2] => ~NO_FANOUT~
swDATA[1] => ~NO_FANOUT~
swDATA[0] => ~NO_FANOUT~
ledRUN <= cpu.run.DB_MAX_OUTPUT_PORT_TYPE
ledADDR[14] <= cpu.regs.MA[11].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[13] <= cpu.regs.MA[10].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[12] <= cpu.regs.MA[9].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[11] <= cpu.regs.MA[8].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[10] <= cpu.regs.MA[7].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[9] <= cpu.regs.MA[6].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[8] <= cpu.regs.MA[5].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[7] <= cpu.regs.MA[4].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[6] <= cpu.regs.MA[3].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[5] <= cpu.regs.MA[2].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[4] <= cpu.regs.MA[1].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[3] <= cpu.regs.MA[0].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[2] <= cpu.regs.XMA[2].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[1] <= cpu.regs.XMA[1].DB_MAX_OUTPUT_PORT_TYPE
ledADDR[0] <= cpu.regs.XMA[0].DB_MAX_OUTPUT_PORT_TYPE
ledDATA[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ledDATA[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= <GND>
dev.cpreq <= <GND>
dev.skip <= <GND>
dev.devc[1] <= <GND>
dev.devc[0] <= <GND>
dev.data[11] <= <GND>
dev.data[10] <= <GND>
dev.data[9] <= <GND>
dev.data[8] <= <GND>
dev.data[7] <= <GND>
dev.data[6] <= <GND>
dev.data[5] <= <GND>
dev.data[4] <= <GND>
dev.data[3] <= <GND>
dev.data[2] <= <GND>
dev.data[1] <= <GND>
dev.data[0] <= <GND>
dev.ack <= <GND>


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU
sys.rst => ealu:iALU.sys.rst
sys.rst => cpu.regs.XMA[2]~reg0.ACLR
sys.rst => cpu.regs.XMA[1]~reg0.ACLR
sys.rst => cpu.regs.XMA[0]~reg0.ACLR
sys.rst => cpu.regs.SC[11]~reg0.ACLR
sys.rst => cpu.regs.SC[10]~reg0.ACLR
sys.rst => cpu.regs.SC[9]~reg0.ACLR
sys.rst => cpu.regs.SC[8]~reg0.ACLR
sys.rst => cpu.regs.SC[7]~reg0.ACLR
sys.rst => cpu.regs.SC[6]~reg0.ACLR
sys.rst => cpu.regs.SC[5]~reg0.ACLR
sys.rst => cpu.regs.SC[4]~reg0.ACLR
sys.rst => cpu.regs.SC[3]~reg0.ACLR
sys.rst => cpu.regs.SC[2]~reg0.ACLR
sys.rst => cpu.regs.SC[1]~reg0.ACLR
sys.rst => cpu.regs.SC[0]~reg0.ACLR
sys.rst => cpu.regs.ST[11]~reg0.ACLR
sys.rst => cpu.regs.ST[10]~reg0.ACLR
sys.rst => cpu.regs.ST[9]~reg0.ACLR
sys.rst => cpu.regs.ST[8]~reg0.ACLR
sys.rst => cpu.regs.ST[7]~reg0.ACLR
sys.rst => cpu.regs.ST[6]~reg0.ACLR
sys.rst => cpu.regs.ST[5]~reg0.ACLR
sys.rst => cpu.regs.ST[4]~reg0.ACLR
sys.rst => cpu.regs.ST[3]~reg0.ACLR
sys.rst => cpu.regs.ST[2]~reg0.ACLR
sys.rst => cpu.regs.ST[1]~reg0.ACLR
sys.rst => cpu.regs.ST[0]~reg0.ACLR
sys.rst => cpu.regs.MQ[11]~reg0.ACLR
sys.rst => cpu.regs.MQ[10]~reg0.ACLR
sys.rst => cpu.regs.MQ[9]~reg0.ACLR
sys.rst => cpu.regs.MQ[8]~reg0.ACLR
sys.rst => cpu.regs.MQ[7]~reg0.ACLR
sys.rst => cpu.regs.MQ[6]~reg0.ACLR
sys.rst => cpu.regs.MQ[5]~reg0.ACLR
sys.rst => cpu.regs.MQ[4]~reg0.ACLR
sys.rst => cpu.regs.MQ[3]~reg0.ACLR
sys.rst => cpu.regs.MQ[2]~reg0.ACLR
sys.rst => cpu.regs.MQ[1]~reg0.ACLR
sys.rst => cpu.regs.MQ[0]~reg0.ACLR
sys.rst => cpu.regs.MD[11]~reg0.ACLR
sys.rst => cpu.regs.MD[10]~reg0.ACLR
sys.rst => cpu.regs.MD[9]~reg0.ACLR
sys.rst => cpu.regs.MD[8]~reg0.ACLR
sys.rst => cpu.regs.MD[7]~reg0.ACLR
sys.rst => cpu.regs.MD[6]~reg0.ACLR
sys.rst => cpu.regs.MD[5]~reg0.ACLR
sys.rst => cpu.regs.MD[4]~reg0.ACLR
sys.rst => cpu.regs.MD[3]~reg0.ACLR
sys.rst => cpu.regs.MD[2]~reg0.ACLR
sys.rst => cpu.regs.MD[1]~reg0.ACLR
sys.rst => cpu.regs.MD[0]~reg0.ACLR
sys.rst => cpu.regs.MA[11]~reg0.ACLR
sys.rst => cpu.regs.MA[10]~reg0.ACLR
sys.rst => cpu.regs.MA[9]~reg0.ACLR
sys.rst => cpu.regs.MA[8]~reg0.ACLR
sys.rst => cpu.regs.MA[7]~reg0.ACLR
sys.rst => cpu.regs.MA[6]~reg0.ACLR
sys.rst => cpu.regs.MA[5]~reg0.ACLR
sys.rst => cpu.regs.MA[4]~reg0.ACLR
sys.rst => cpu.regs.MA[3]~reg0.ACLR
sys.rst => cpu.regs.MA[2]~reg0.ACLR
sys.rst => cpu.regs.MA[1]~reg0.ACLR
sys.rst => cpu.regs.MA[0]~reg0.ACLR
sys.rst => cpu.regs.IR[11]~reg0.ACLR
sys.rst => cpu.regs.IR[10]~reg0.ACLR
sys.rst => cpu.regs.IR[9]~reg0.ACLR
sys.rst => cpu.regs.IR[8]~reg0.ACLR
sys.rst => cpu.regs.IR[7]~reg0.ACLR
sys.rst => cpu.regs.IR[6]~reg0.ACLR
sys.rst => cpu.regs.IR[5]~reg0.ACLR
sys.rst => cpu.regs.IR[4]~reg0.ACLR
sys.rst => cpu.regs.IR[3]~reg0.ACLR
sys.rst => cpu.regs.IR[2]~reg0.ACLR
sys.rst => cpu.regs.IR[1]~reg0.ACLR
sys.rst => cpu.regs.IR[0]~reg0.ACLR
sys.rst => cpu.regs.AC[11]~reg0.ACLR
sys.rst => cpu.regs.AC[10]~reg0.ACLR
sys.rst => cpu.regs.AC[9]~reg0.ACLR
sys.rst => cpu.regs.AC[8]~reg0.ACLR
sys.rst => cpu.regs.AC[7]~reg0.ACLR
sys.rst => cpu.regs.AC[6]~reg0.ACLR
sys.rst => cpu.regs.AC[5]~reg0.ACLR
sys.rst => cpu.regs.AC[4]~reg0.ACLR
sys.rst => cpu.regs.AC[3]~reg0.ACLR
sys.rst => cpu.regs.AC[2]~reg0.ACLR
sys.rst => cpu.regs.AC[1]~reg0.ACLR
sys.rst => cpu.regs.AC[0]~reg0.ACLR
sys.rst => cpu.regs.PC[11]~reg0.ACLR
sys.rst => cpu.regs.PC[10]~reg0.ACLR
sys.rst => cpu.regs.PC[9]~reg0.ACLR
sys.rst => cpu.regs.PC[8]~reg0.ACLR
sys.rst => cpu.regs.PC[7]~reg0.ACLR
sys.rst => cpu.regs.PC[6]~reg0.ACLR
sys.rst => cpu.regs.PC[5]~reg0.ACLR
sys.rst => cpu.regs.PC[4]~reg0.ACLR
sys.rst => cpu.regs.PC[3]~reg0.ACLR
sys.rst => cpu.regs.PC[2]~reg0.ACLR
sys.rst => cpu.regs.PC[1]~reg0.ACLR
sys.rst => cpu.regs.PC[0]~reg0.ACLR
sys.rst => waitfb.ACLR
sys.rst => intgntb.ACLR
sys.rst => memselb.ACLR
sys.rst => lxparb.ACLR
sys.rst => lxmarb.ACLR
sys.rst => lxdarb.ACLR
sys.rst => datafb.ACLR
sys.rst => ifetchb.ACLR
sys.rst => rdb.ACLR
sys.rst => wrb.ACLR
sys.rst => ioclrb.PRESET
sys.rst => dmagnt.ACLR
sys.rst => MD[0].ACLR
sys.rst => MD[1].ACLR
sys.rst => MD[2].ACLR
sys.rst => MD[3].ACLR
sys.rst => MD[4].ACLR
sys.rst => MD[5].ACLR
sys.rst => MD[6].ACLR
sys.rst => MD[7].ACLR
sys.rst => MD[8].ACLR
sys.rst => MD[9].ACLR
sys.rst => MD[10].ACLR
sys.rst => MD[11].ACLR
sys.rst => ectrlff:iCTRLFF.sys.rst
sys.rst => eeae:iEAE.sys.rst
sys.rst => eemode:iEMODE.sys.rst
sys.rst => efz:iFZ.sys.rst
sys.rst => egtf:iGTF.sys.rst
sys.rst => ehlttrp:iHLTTRP.sys.rst
sys.rst => epc:iPC.sys.rst
sys.rst => emq:iMQ.sys.rst
sys.rst => emqa:iMQA.sys.rst
sys.rst => eie:iIE.sys.rst
sys.rst => eii:iII.sys.rst
sys.rst => eusrtrp:iUSRTRP.sys.rst
sys.rst => eir:iIR.sys.rst
sys.rst => ema:iMA.sys.rst
sys.rst => emb:iMB.sys.rst
sys.rst => eib:iIB.sys.rst
sys.rst => eif:iIF.sys.rst
sys.rst => eid:iID.sys.rst
sys.rst => edf:iDF.sys.rst
sys.rst => ebtstrp:iBTSTRP.sys.rst
sys.rst => epdf:iPDF.sys.rst
sys.rst => epex:iPEX.sys.rst
sys.rst => epnltrp:iPNLTRP.sys.rst
sys.rst => epwrtrp:iPWRTRP.sys.rst
sys.rst => eesc:iSC.sys.rst
sys.rst => esf:iSF.sys.rst
sys.rst => esp:iSP1.sys.rst
sys.rst => esp:iSP2.sys.rst
sys.rst => esr:iSR.sys.rst
sys.rst => eub:iUB.sys.rst
sys.rst => euf:iUF.sys.rst
sys.rst => exma:iXMA.sys.rst
sys.rst => state~3.DATAIN
sys.clk => ealu:iALU.sys.clk
sys.clk => cpu.regs.XMA[2]~reg0.CLK
sys.clk => cpu.regs.XMA[1]~reg0.CLK
sys.clk => cpu.regs.XMA[0]~reg0.CLK
sys.clk => cpu.regs.SC[11]~reg0.CLK
sys.clk => cpu.regs.SC[10]~reg0.CLK
sys.clk => cpu.regs.SC[9]~reg0.CLK
sys.clk => cpu.regs.SC[8]~reg0.CLK
sys.clk => cpu.regs.SC[7]~reg0.CLK
sys.clk => cpu.regs.SC[6]~reg0.CLK
sys.clk => cpu.regs.SC[5]~reg0.CLK
sys.clk => cpu.regs.SC[4]~reg0.CLK
sys.clk => cpu.regs.SC[3]~reg0.CLK
sys.clk => cpu.regs.SC[2]~reg0.CLK
sys.clk => cpu.regs.SC[1]~reg0.CLK
sys.clk => cpu.regs.SC[0]~reg0.CLK
sys.clk => cpu.regs.ST[11]~reg0.CLK
sys.clk => cpu.regs.ST[10]~reg0.CLK
sys.clk => cpu.regs.ST[9]~reg0.CLK
sys.clk => cpu.regs.ST[8]~reg0.CLK
sys.clk => cpu.regs.ST[7]~reg0.CLK
sys.clk => cpu.regs.ST[6]~reg0.CLK
sys.clk => cpu.regs.ST[5]~reg0.CLK
sys.clk => cpu.regs.ST[4]~reg0.CLK
sys.clk => cpu.regs.ST[3]~reg0.CLK
sys.clk => cpu.regs.ST[2]~reg0.CLK
sys.clk => cpu.regs.ST[1]~reg0.CLK
sys.clk => cpu.regs.ST[0]~reg0.CLK
sys.clk => cpu.regs.MQ[11]~reg0.CLK
sys.clk => cpu.regs.MQ[10]~reg0.CLK
sys.clk => cpu.regs.MQ[9]~reg0.CLK
sys.clk => cpu.regs.MQ[8]~reg0.CLK
sys.clk => cpu.regs.MQ[7]~reg0.CLK
sys.clk => cpu.regs.MQ[6]~reg0.CLK
sys.clk => cpu.regs.MQ[5]~reg0.CLK
sys.clk => cpu.regs.MQ[4]~reg0.CLK
sys.clk => cpu.regs.MQ[3]~reg0.CLK
sys.clk => cpu.regs.MQ[2]~reg0.CLK
sys.clk => cpu.regs.MQ[1]~reg0.CLK
sys.clk => cpu.regs.MQ[0]~reg0.CLK
sys.clk => cpu.regs.MD[11]~reg0.CLK
sys.clk => cpu.regs.MD[10]~reg0.CLK
sys.clk => cpu.regs.MD[9]~reg0.CLK
sys.clk => cpu.regs.MD[8]~reg0.CLK
sys.clk => cpu.regs.MD[7]~reg0.CLK
sys.clk => cpu.regs.MD[6]~reg0.CLK
sys.clk => cpu.regs.MD[5]~reg0.CLK
sys.clk => cpu.regs.MD[4]~reg0.CLK
sys.clk => cpu.regs.MD[3]~reg0.CLK
sys.clk => cpu.regs.MD[2]~reg0.CLK
sys.clk => cpu.regs.MD[1]~reg0.CLK
sys.clk => cpu.regs.MD[0]~reg0.CLK
sys.clk => cpu.regs.MA[11]~reg0.CLK
sys.clk => cpu.regs.MA[10]~reg0.CLK
sys.clk => cpu.regs.MA[9]~reg0.CLK
sys.clk => cpu.regs.MA[8]~reg0.CLK
sys.clk => cpu.regs.MA[7]~reg0.CLK
sys.clk => cpu.regs.MA[6]~reg0.CLK
sys.clk => cpu.regs.MA[5]~reg0.CLK
sys.clk => cpu.regs.MA[4]~reg0.CLK
sys.clk => cpu.regs.MA[3]~reg0.CLK
sys.clk => cpu.regs.MA[2]~reg0.CLK
sys.clk => cpu.regs.MA[1]~reg0.CLK
sys.clk => cpu.regs.MA[0]~reg0.CLK
sys.clk => cpu.regs.IR[11]~reg0.CLK
sys.clk => cpu.regs.IR[10]~reg0.CLK
sys.clk => cpu.regs.IR[9]~reg0.CLK
sys.clk => cpu.regs.IR[8]~reg0.CLK
sys.clk => cpu.regs.IR[7]~reg0.CLK
sys.clk => cpu.regs.IR[6]~reg0.CLK
sys.clk => cpu.regs.IR[5]~reg0.CLK
sys.clk => cpu.regs.IR[4]~reg0.CLK
sys.clk => cpu.regs.IR[3]~reg0.CLK
sys.clk => cpu.regs.IR[2]~reg0.CLK
sys.clk => cpu.regs.IR[1]~reg0.CLK
sys.clk => cpu.regs.IR[0]~reg0.CLK
sys.clk => cpu.regs.AC[11]~reg0.CLK
sys.clk => cpu.regs.AC[10]~reg0.CLK
sys.clk => cpu.regs.AC[9]~reg0.CLK
sys.clk => cpu.regs.AC[8]~reg0.CLK
sys.clk => cpu.regs.AC[7]~reg0.CLK
sys.clk => cpu.regs.AC[6]~reg0.CLK
sys.clk => cpu.regs.AC[5]~reg0.CLK
sys.clk => cpu.regs.AC[4]~reg0.CLK
sys.clk => cpu.regs.AC[3]~reg0.CLK
sys.clk => cpu.regs.AC[2]~reg0.CLK
sys.clk => cpu.regs.AC[1]~reg0.CLK
sys.clk => cpu.regs.AC[0]~reg0.CLK
sys.clk => cpu.regs.PC[11]~reg0.CLK
sys.clk => cpu.regs.PC[10]~reg0.CLK
sys.clk => cpu.regs.PC[9]~reg0.CLK
sys.clk => cpu.regs.PC[8]~reg0.CLK
sys.clk => cpu.regs.PC[7]~reg0.CLK
sys.clk => cpu.regs.PC[6]~reg0.CLK
sys.clk => cpu.regs.PC[5]~reg0.CLK
sys.clk => cpu.regs.PC[4]~reg0.CLK
sys.clk => cpu.regs.PC[3]~reg0.CLK
sys.clk => cpu.regs.PC[2]~reg0.CLK
sys.clk => cpu.regs.PC[1]~reg0.CLK
sys.clk => cpu.regs.PC[0]~reg0.CLK
sys.clk => waitfb.CLK
sys.clk => intgntb.CLK
sys.clk => memselb.CLK
sys.clk => lxparb.CLK
sys.clk => lxmarb.CLK
sys.clk => lxdarb.CLK
sys.clk => datafb.CLK
sys.clk => ifetchb.CLK
sys.clk => rdb.CLK
sys.clk => wrb.CLK
sys.clk => ioclrb.CLK
sys.clk => dmagnt.CLK
sys.clk => ectrlff:iCTRLFF.sys.clk
sys.clk => eeae:iEAE.sys.clk
sys.clk => eemode:iEMODE.sys.clk
sys.clk => efz:iFZ.sys.clk
sys.clk => egtf:iGTF.sys.clk
sys.clk => ehlttrp:iHLTTRP.sys.clk
sys.clk => epc:iPC.sys.clk
sys.clk => emq:iMQ.sys.clk
sys.clk => emqa:iMQA.sys.clk
sys.clk => eie:iIE.sys.clk
sys.clk => eii:iII.sys.clk
sys.clk => eusrtrp:iUSRTRP.sys.clk
sys.clk => eir:iIR.sys.clk
sys.clk => ema:iMA.sys.clk
sys.clk => emb:iMB.sys.clk
sys.clk => eib:iIB.sys.clk
sys.clk => eif:iIF.sys.clk
sys.clk => eid:iID.sys.clk
sys.clk => edf:iDF.sys.clk
sys.clk => ebtstrp:iBTSTRP.sys.clk
sys.clk => epdf:iPDF.sys.clk
sys.clk => epex:iPEX.sys.clk
sys.clk => epnltrp:iPNLTRP.sys.clk
sys.clk => epwrtrp:iPWRTRP.sys.clk
sys.clk => eesc:iSC.sys.clk
sys.clk => esf:iSF.sys.clk
sys.clk => esp:iSP1.sys.clk
sys.clk => esp:iSP2.sys.clk
sys.clk => esr:iSR.sys.clk
sys.clk => eub:iUB.sys.clk
sys.clk => euf:iUF.sys.clk
sys.clk => exma:iXMA.sys.clk
sys.clk => state~1.DATAIN
swCPU[3] => Mux172.IN19
swCPU[3] => Mux173.IN19
swCPU[3] => Mux174.IN19
swCPU[3] => Mux175.IN19
swCPU[3] => Mux177.IN19
swCPU[3] => Mux178.IN19
swCPU[3] => esr:iSR.swCPU[3]
swCPU[3] => exma:iXMA.swCPU[3]
swCPU[3] => Equal0.IN3
swCPU[3] => Equal1.IN3
swCPU[3] => Equal2.IN2
swCPU[3] => Equal3.IN2
swCPU[3] => Equal4.IN3
swCPU[3] => Equal5.IN3
swCPU[3] => Equal6.IN3
swCPU[3] => Equal7.IN2
swCPU[3] => Equal8.IN2
swCPU[3] => Equal9.IN3
swCPU[3] => Equal10.IN3
swCPU[3] => Equal11.IN3
swCPU[3] => Equal12.IN3
swCPU[3] => Equal13.IN2
swCPU[3] => Equal14.IN2
swCPU[3] => Equal15.IN3
swCPU[3] => Equal16.IN2
swCPU[3] => Equal17.IN2
swCPU[3] => Equal18.IN3
swCPU[3] => Equal19.IN3
swCPU[3] => Equal20.IN3
swCPU[3] => Equal21.IN2
swCPU[3] => Equal22.IN2
swCPU[3] => Equal23.IN3
swCPU[3] => Equal24.IN3
swCPU[3] => Equal25.IN2
swCPU[3] => Equal26.IN3
swCPU[3] => Equal27.IN3
swCPU[3] => Equal28.IN3
swCPU[3] => Equal29.IN3
swCPU[3] => Equal30.IN3
swCPU[3] => Equal31.IN3
swCPU[3] => Equal32.IN3
swCPU[3] => Equal33.IN3
swCPU[3] => Equal34.IN3
swCPU[3] => Equal35.IN3
swCPU[3] => Equal36.IN3
swCPU[3] => Equal37.IN3
swCPU[3] => Equal38.IN3
swCPU[3] => Equal39.IN3
swCPU[3] => Equal40.IN3
swCPU[3] => Equal41.IN3
swCPU[3] => Equal113.IN3
swCPU[3] => Equal114.IN3
swCPU[3] => Equal115.IN3
swCPU[3] => Equal116.IN3
swCPU[3] => Equal117.IN3
swCPU[3] => Equal118.IN3
swCPU[3] => Equal119.IN2
swCPU[3] => Equal120.IN3
swCPU[3] => Equal121.IN2
swCPU[3] => Equal126.IN2
swCPU[3] => Equal127.IN2
swCPU[3] => Equal128.IN3
swCPU[3] => Equal129.IN3
swCPU[3] => Equal130.IN3
swCPU[3] => Equal131.IN3
swCPU[3] => Equal132.IN3
swCPU[3] => Equal133.IN3
swCPU[3] => Equal134.IN3
swCPU[3] => Equal135.IN3
swCPU[3] => Equal136.IN3
swCPU[3] => Equal137.IN3
swCPU[3] => Equal138.IN3
swCPU[3] => Equal139.IN3
swCPU[3] => Equal140.IN3
swCPU[3] => Equal141.IN3
swCPU[2] => Mux172.IN18
swCPU[2] => Mux173.IN18
swCPU[2] => Mux174.IN18
swCPU[2] => Mux175.IN18
swCPU[2] => Mux176.IN10
swCPU[2] => Mux177.IN18
swCPU[2] => Mux178.IN18
swCPU[2] => esr:iSR.swCPU[2]
swCPU[2] => exma:iXMA.swCPU[2]
swCPU[2] => Equal0.IN2
swCPU[2] => Equal1.IN2
swCPU[2] => Equal2.IN1
swCPU[2] => Equal3.IN1
swCPU[2] => Equal4.IN1
swCPU[2] => Equal5.IN2
swCPU[2] => Equal6.IN2
swCPU[2] => Equal7.IN1
swCPU[2] => Equal8.IN1
swCPU[2] => Equal9.IN1
swCPU[2] => Equal10.IN2
swCPU[2] => Equal11.IN2
swCPU[2] => Equal12.IN2
swCPU[2] => Equal13.IN1
swCPU[2] => Equal14.IN1
swCPU[2] => Equal15.IN1
swCPU[2] => Equal16.IN1
swCPU[2] => Equal17.IN1
swCPU[2] => Equal18.IN1
swCPU[2] => Equal19.IN2
swCPU[2] => Equal20.IN2
swCPU[2] => Equal21.IN1
swCPU[2] => Equal22.IN1
swCPU[2] => Equal23.IN1
swCPU[2] => Equal24.IN2
swCPU[2] => Equal25.IN1
swCPU[2] => Equal26.IN1
swCPU[2] => Equal27.IN2
swCPU[2] => Equal28.IN2
swCPU[2] => Equal29.IN2
swCPU[2] => Equal30.IN2
swCPU[2] => Equal31.IN2
swCPU[2] => Equal32.IN2
swCPU[2] => Equal33.IN2
swCPU[2] => Equal34.IN2
swCPU[2] => Equal35.IN2
swCPU[2] => Equal36.IN2
swCPU[2] => Equal37.IN2
swCPU[2] => Equal38.IN2
swCPU[2] => Equal39.IN2
swCPU[2] => Equal40.IN2
swCPU[2] => Equal41.IN2
swCPU[2] => Equal113.IN2
swCPU[2] => Equal114.IN2
swCPU[2] => Equal115.IN2
swCPU[2] => Equal116.IN2
swCPU[2] => Equal117.IN2
swCPU[2] => Equal118.IN2
swCPU[2] => Equal119.IN3
swCPU[2] => Equal120.IN2
swCPU[2] => Equal121.IN3
swCPU[2] => Equal126.IN1
swCPU[2] => Equal127.IN1
swCPU[2] => Equal128.IN1
swCPU[2] => Equal129.IN2
swCPU[2] => Equal130.IN2
swCPU[2] => Equal131.IN2
swCPU[2] => Equal132.IN2
swCPU[2] => Equal133.IN2
swCPU[2] => Equal134.IN2
swCPU[2] => Equal135.IN2
swCPU[2] => Equal136.IN2
swCPU[2] => Equal137.IN2
swCPU[2] => Equal138.IN2
swCPU[2] => Equal139.IN2
swCPU[2] => Equal140.IN2
swCPU[2] => Equal141.IN2
swCPU[1] => Mux172.IN17
swCPU[1] => Mux173.IN17
swCPU[1] => Mux174.IN17
swCPU[1] => Mux175.IN17
swCPU[1] => Mux176.IN9
swCPU[1] => Mux177.IN17
swCPU[1] => Mux178.IN17
swCPU[1] => esr:iSR.swCPU[1]
swCPU[1] => exma:iXMA.swCPU[1]
swCPU[1] => Equal0.IN1
swCPU[1] => Equal1.IN1
swCPU[1] => Equal2.IN3
swCPU[1] => Equal3.IN3
swCPU[1] => Equal4.IN2
swCPU[1] => Equal5.IN1
swCPU[1] => Equal6.IN1
swCPU[1] => Equal7.IN3
swCPU[1] => Equal8.IN3
swCPU[1] => Equal9.IN2
swCPU[1] => Equal10.IN1
swCPU[1] => Equal11.IN1
swCPU[1] => Equal12.IN1
swCPU[1] => Equal13.IN3
swCPU[1] => Equal14.IN3
swCPU[1] => Equal15.IN2
swCPU[1] => Equal16.IN3
swCPU[1] => Equal17.IN3
swCPU[1] => Equal18.IN2
swCPU[1] => Equal19.IN1
swCPU[1] => Equal20.IN1
swCPU[1] => Equal21.IN3
swCPU[1] => Equal22.IN3
swCPU[1] => Equal23.IN2
swCPU[1] => Equal24.IN1
swCPU[1] => Equal25.IN3
swCPU[1] => Equal26.IN2
swCPU[1] => Equal27.IN1
swCPU[1] => Equal28.IN1
swCPU[1] => Equal29.IN1
swCPU[1] => Equal30.IN1
swCPU[1] => Equal31.IN1
swCPU[1] => Equal32.IN1
swCPU[1] => Equal33.IN1
swCPU[1] => Equal34.IN1
swCPU[1] => Equal35.IN1
swCPU[1] => Equal36.IN1
swCPU[1] => Equal37.IN1
swCPU[1] => Equal38.IN1
swCPU[1] => Equal39.IN1
swCPU[1] => Equal40.IN1
swCPU[1] => Equal41.IN1
swCPU[1] => Equal113.IN1
swCPU[1] => Equal114.IN1
swCPU[1] => Equal115.IN1
swCPU[1] => Equal116.IN1
swCPU[1] => Equal117.IN1
swCPU[1] => Equal118.IN1
swCPU[1] => Equal119.IN1
swCPU[1] => Equal120.IN1
swCPU[1] => Equal121.IN1
swCPU[1] => Equal126.IN3
swCPU[1] => Equal127.IN3
swCPU[1] => Equal128.IN2
swCPU[1] => Equal129.IN1
swCPU[1] => Equal130.IN1
swCPU[1] => Equal131.IN1
swCPU[1] => Equal132.IN1
swCPU[1] => Equal133.IN1
swCPU[1] => Equal134.IN1
swCPU[1] => Equal135.IN1
swCPU[1] => Equal136.IN1
swCPU[1] => Equal137.IN1
swCPU[1] => Equal138.IN1
swCPU[1] => Equal139.IN1
swCPU[1] => Equal140.IN1
swCPU[1] => Equal141.IN1
swCPU[0] => Mux172.IN16
swCPU[0] => Mux173.IN16
swCPU[0] => Mux174.IN16
swCPU[0] => Mux175.IN16
swCPU[0] => Mux176.IN8
swCPU[0] => Mux177.IN16
swCPU[0] => Mux178.IN16
swCPU[0] => esr:iSR.swCPU[0]
swCPU[0] => exma:iXMA.swCPU[0]
swCPU[0] => Equal0.IN0
swCPU[0] => Equal1.IN0
swCPU[0] => Equal2.IN0
swCPU[0] => Equal3.IN0
swCPU[0] => Equal4.IN0
swCPU[0] => Equal5.IN0
swCPU[0] => Equal6.IN0
swCPU[0] => Equal7.IN0
swCPU[0] => Equal8.IN0
swCPU[0] => Equal9.IN0
swCPU[0] => Equal10.IN0
swCPU[0] => Equal11.IN0
swCPU[0] => Equal12.IN0
swCPU[0] => Equal13.IN0
swCPU[0] => Equal14.IN0
swCPU[0] => Equal15.IN0
swCPU[0] => Equal16.IN0
swCPU[0] => Equal17.IN0
swCPU[0] => Equal18.IN0
swCPU[0] => Equal19.IN0
swCPU[0] => Equal20.IN0
swCPU[0] => Equal21.IN0
swCPU[0] => Equal22.IN0
swCPU[0] => Equal23.IN0
swCPU[0] => Equal24.IN0
swCPU[0] => Equal25.IN0
swCPU[0] => Equal26.IN0
swCPU[0] => Equal27.IN0
swCPU[0] => Equal28.IN0
swCPU[0] => Equal29.IN0
swCPU[0] => Equal30.IN0
swCPU[0] => Equal31.IN0
swCPU[0] => Equal32.IN0
swCPU[0] => Equal33.IN0
swCPU[0] => Equal34.IN0
swCPU[0] => Equal35.IN0
swCPU[0] => Equal36.IN0
swCPU[0] => Equal37.IN0
swCPU[0] => Equal38.IN0
swCPU[0] => Equal39.IN0
swCPU[0] => Equal40.IN0
swCPU[0] => Equal41.IN0
swCPU[0] => Equal113.IN0
swCPU[0] => Equal114.IN0
swCPU[0] => Equal115.IN0
swCPU[0] => Equal116.IN0
swCPU[0] => Equal117.IN0
swCPU[0] => Equal118.IN0
swCPU[0] => Equal119.IN0
swCPU[0] => Equal120.IN0
swCPU[0] => Equal121.IN0
swCPU[0] => Equal126.IN0
swCPU[0] => Equal127.IN0
swCPU[0] => Equal128.IN0
swCPU[0] => Equal129.IN0
swCPU[0] => Equal130.IN0
swCPU[0] => Equal131.IN0
swCPU[0] => Equal132.IN0
swCPU[0] => Equal133.IN0
swCPU[0] => Equal134.IN0
swCPU[0] => Equal135.IN0
swCPU[0] => Equal136.IN0
swCPU[0] => Equal137.IN0
swCPU[0] => Equal138.IN0
swCPU[0] => Equal139.IN0
swCPU[0] => Equal140.IN0
swCPU[0] => Equal141.IN0
swOPT.STARTUP => pwrtrpOP.DATAB
swOPT.STARTUP => nextState.DATAA
swOPT.STARTUP => pcOP.DATAA
swOPT.STARTUP => pwrtrpOP.DATAB
swOPT.STARTUP => pcOP.DATAA
swOPT.STARTUP => nextState.DATAA
swOPT.SP3 => ~NO_FANOUT~
swOPT.SP2 => ~NO_FANOUT~
swOPT.SP1 => ~NO_FANOUT~
swOPT.SP0 => ~NO_FANOUT~
swOPT.TSD => IRQ.IN1
swOPT.TSD => IRQ.IN1
swOPT.KM8E => NEXT_STATE.IN1
swOPT.KM8E => NEXT_STATE.IN1
swOPT.KM8E => NEXT_STATE.IN1
swOPT.KE8 => NEXT_STATE.IN1
swOPT.KE8 => NEXT_STATE.IN1
swOPT.KE8 => NEXT_STATE.IN1
swOPT.KE8 => nextState.DATAB
swOPT.KE8 => nextState.DATAB
swDATA[11] => esr:iSR.SRD[11]
swDATA[10] => esr:iSR.SRD[10]
swDATA[9] => esr:iSR.SRD[9]
swDATA[8] => esr:iSR.SRD[8]
swDATA[7] => esr:iSR.SRD[7]
swDATA[6] => esr:iSR.SRD[6]
swDATA[5] => esr:iSR.SRD[5]
swDATA[4] => esr:iSR.SRD[4]
swDATA[3] => esr:iSR.SRD[3]
swDATA[2] => esr:iSR.SRD[2]
swDATA[1] => esr:iSR.SRD[1]
swDATA[0] => esr:iSR.SRD[0]
swCNTL.dep => NEXT_STATE.IN0
swCNTL.dep => Selector67.IN3
swCNTL.dep => Selector69.IN5
swCNTL.step => NEXT_STATE.IN1
swCNTL.step => NEXT_STATE.IN0
swCNTL.halt => NEXT_STATE.IN1
swCNTL.exam => NEXT_STATE.IN0
swCNTL.exam => Selector68.IN3
swCNTL.exam => Selector69.IN4
swCNTL.cont => NEXT_STATE.IN0
swCNTL.cont => Selector63.IN3
swCNTL.cont => Selector58.IN3
swCNTL.clear => NEXT_STATE.IN0
swCNTL.clear => Selector66.IN3
swCNTL.clear => Selector69.IN3
swCNTL.loadEXTD => NEXT_STATE.IN0
swCNTL.loadEXTD => Selector65.IN3
swCNTL.loadEXTD => Selector69.IN2
swCNTL.loadADDR => NEXT_STATE.IN0
swCNTL.loadADDR => Selector64.IN3
swCNTL.loadADDR => Selector69.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.lock => NEXT_STATE.IN1
swCNTL.boot => ~NO_FANOUT~
dev.dma.eaddr[2] => cpu.DATAB
dev.dma.eaddr[1] => cpu.DATAB
dev.dma.eaddr[0] => cpu.DATAB
dev.dma.addr[11] => cpu.DATAB
dev.dma.addr[10] => cpu.DATAB
dev.dma.addr[9] => cpu.DATAB
dev.dma.addr[8] => cpu.DATAB
dev.dma.addr[7] => cpu.DATAB
dev.dma.addr[6] => cpu.DATAB
dev.dma.addr[5] => cpu.DATAB
dev.dma.addr[4] => cpu.DATAB
dev.dma.addr[3] => cpu.DATAB
dev.dma.addr[2] => cpu.DATAB
dev.dma.addr[1] => cpu.DATAB
dev.dma.addr[0] => cpu.DATAB
dev.dma.lxpar => cpu.DATAB
dev.dma.lxmar => cpu.DATAB
dev.dma.memsel => cpu.DATAB
dev.dma.wr => cpu.DATAB
dev.dma.rd => cpu.DATAB
dev.dma.req => dmagnt.OUTPUTSELECT
dev.intr => IRQ.IN1
dev.cpreq => NEXT_STATE.IN1
dev.skip => Selector80.IN7
dev.skip => Selector79.IN6
dev.devc[1] => Equal122.IN0
dev.devc[1] => Equal123.IN1
dev.devc[1] => Equal124.IN1
dev.devc[1] => Equal125.IN1
dev.devc[0] => Equal122.IN1
dev.devc[0] => Equal123.IN0
dev.devc[0] => Equal124.IN0
dev.devc[0] => Equal125.IN0
dev.data[11] => cpu.DATAB
dev.data[11] => MD[11].DATAIN
dev.data[10] => cpu.DATAB
dev.data[10] => MD[10].DATAIN
dev.data[9] => cpu.DATAB
dev.data[9] => MD[9].DATAIN
dev.data[8] => cpu.DATAB
dev.data[8] => MD[8].DATAIN
dev.data[7] => cpu.DATAB
dev.data[7] => MD[7].DATAIN
dev.data[6] => cpu.DATAB
dev.data[6] => MD[6].DATAIN
dev.data[5] => cpu.DATAB
dev.data[5] => MD[5].DATAIN
dev.data[4] => cpu.DATAB
dev.data[4] => MD[4].DATAIN
dev.data[3] => cpu.DATAB
dev.data[3] => MD[3].DATAIN
dev.data[2] => cpu.DATAB
dev.data[2] => MD[2].DATAIN
dev.data[1] => cpu.DATAB
dev.data[1] => MD[1].DATAIN
dev.data[0] => cpu.DATAB
dev.data[0] => MD[0].DATAIN
dev.ack => CURR_STATE.IN1
cpu.run <= run.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.intgnt <= intgntb.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.dmagnt <= dmagnt.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.lxdar <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.lxmar <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.lxpar <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.wr <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.rd <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.memsel <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.ifetch <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.dataf <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.ioclr <= ioclrb.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[11] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[10] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[9] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[8] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[7] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[6] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[5] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[4] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[3] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[2] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[1] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.data[0] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.eaddr[2] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.eaddr[1] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.eaddr[0] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[11] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[10] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[9] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[8] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[7] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[6] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[5] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[4] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[3] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[2] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[1] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.buss.addr[0] <= cpu.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.XMA[2] <= cpu.regs.XMA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.XMA[1] <= cpu.regs.XMA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.XMA[0] <= cpu.regs.XMA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[11] <= cpu.regs.SC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[10] <= cpu.regs.SC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[9] <= cpu.regs.SC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[8] <= cpu.regs.SC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[7] <= cpu.regs.SC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[6] <= cpu.regs.SC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[5] <= cpu.regs.SC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[4] <= cpu.regs.SC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[3] <= cpu.regs.SC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[2] <= cpu.regs.SC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[1] <= cpu.regs.SC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.SC[0] <= cpu.regs.SC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[11] <= cpu.regs.ST[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[10] <= cpu.regs.ST[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[9] <= cpu.regs.ST[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[8] <= cpu.regs.ST[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[7] <= cpu.regs.ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[6] <= cpu.regs.ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[5] <= cpu.regs.ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[4] <= cpu.regs.ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[3] <= cpu.regs.ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[2] <= cpu.regs.ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[1] <= cpu.regs.ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.ST[0] <= cpu.regs.ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[11] <= cpu.regs.MQ[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[10] <= cpu.regs.MQ[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[9] <= cpu.regs.MQ[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[8] <= cpu.regs.MQ[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[7] <= cpu.regs.MQ[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[6] <= cpu.regs.MQ[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[5] <= cpu.regs.MQ[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[4] <= cpu.regs.MQ[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[3] <= cpu.regs.MQ[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[2] <= cpu.regs.MQ[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[1] <= cpu.regs.MQ[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MQ[0] <= cpu.regs.MQ[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[11] <= cpu.regs.MD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[10] <= cpu.regs.MD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[9] <= cpu.regs.MD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[8] <= cpu.regs.MD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[7] <= cpu.regs.MD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[6] <= cpu.regs.MD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[5] <= cpu.regs.MD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[4] <= cpu.regs.MD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[3] <= cpu.regs.MD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[2] <= cpu.regs.MD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[1] <= cpu.regs.MD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MD[0] <= cpu.regs.MD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[11] <= cpu.regs.MA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[10] <= cpu.regs.MA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[9] <= cpu.regs.MA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[8] <= cpu.regs.MA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[7] <= cpu.regs.MA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[6] <= cpu.regs.MA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[5] <= cpu.regs.MA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[4] <= cpu.regs.MA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[3] <= cpu.regs.MA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[2] <= cpu.regs.MA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[1] <= cpu.regs.MA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.MA[0] <= cpu.regs.MA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[11] <= cpu.regs.IR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[10] <= cpu.regs.IR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[9] <= cpu.regs.IR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[8] <= cpu.regs.IR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[7] <= cpu.regs.IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[6] <= cpu.regs.IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[5] <= cpu.regs.IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[4] <= cpu.regs.IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[3] <= cpu.regs.IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[2] <= cpu.regs.IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[1] <= cpu.regs.IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.IR[0] <= cpu.regs.IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[11] <= cpu.regs.AC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[10] <= cpu.regs.AC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[9] <= cpu.regs.AC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[8] <= cpu.regs.AC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[7] <= cpu.regs.AC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[6] <= cpu.regs.AC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[5] <= cpu.regs.AC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[4] <= cpu.regs.AC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[3] <= cpu.regs.AC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[2] <= cpu.regs.AC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[1] <= cpu.regs.AC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.AC[0] <= cpu.regs.AC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[11] <= cpu.regs.PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[10] <= cpu.regs.PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[9] <= cpu.regs.PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[8] <= cpu.regs.PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[7] <= cpu.regs.PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[6] <= cpu.regs.PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[5] <= cpu.regs.PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[4] <= cpu.regs.PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[3] <= cpu.regs.PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[2] <= cpu.regs.PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[1] <= cpu.regs.PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu.regs.PC[0] <= cpu.regs.PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eALU:iALU
sys.rst => lacREG[12].ACLR
sys.rst => lacREG[11].ACLR
sys.rst => lacREG[10].ACLR
sys.rst => lacREG[9].ACLR
sys.rst => lacREG[8].ACLR
sys.rst => lacREG[7].ACLR
sys.rst => lacREG[6].ACLR
sys.rst => lacREG[5].ACLR
sys.rst => lacREG[4].ACLR
sys.rst => lacREG[3].ACLR
sys.rst => lacREG[2].ACLR
sys.rst => lacREG[1].ACLR
sys.rst => lacREG[0].ACLR
sys.clk => lacREG[12].CLK
sys.clk => lacREG[11].CLK
sys.clk => lacREG[10].CLK
sys.clk => lacREG[9].CLK
sys.clk => lacREG[8].CLK
sys.clk => lacREG[7].CLK
sys.clk => lacREG[6].CLK
sys.clk => lacREG[5].CLK
sys.clk => lacREG[4].CLK
sys.clk => lacREG[3].CLK
sys.clk => lacREG[2].CLK
sys.clk => lacREG[1].CLK
sys.clk => lacREG[0].CLK
acOP.acopNOP => WideNor0.IN0
acOP.acopNOP => Selector0.IN14
acOP.acopNOP => Selector1.IN10
acOP.acopNOP => Selector2.IN10
acOP.acopNOP => Selector3.IN10
acOP.acopNOP => Selector4.IN11
acOP.acopNOP => Selector5.IN11
acOP.acopNOP => Selector6.IN13
acOP.acopNOP => Selector7.IN11
acOP.acopNOP => Selector8.IN11
acOP.acopNOP => Selector9.IN11
acOP.acopNOP => Selector10.IN11
acOP.acopNOP => Selector11.IN11
acOP.acopNOP => Selector12.IN13
acOP.acopIAC => WideNor0.IN1
acOP.acopIAC => Selector0.IN15
acOP.acopIAC => Selector1.IN11
acOP.acopIAC => Selector2.IN11
acOP.acopIAC => Selector3.IN11
acOP.acopIAC => Selector4.IN12
acOP.acopIAC => Selector5.IN12
acOP.acopIAC => Selector6.IN14
acOP.acopIAC => Selector7.IN12
acOP.acopIAC => Selector8.IN12
acOP.acopIAC => Selector9.IN12
acOP.acopIAC => Selector10.IN12
acOP.acopIAC => Selector11.IN12
acOP.acopIAC => Selector12.IN14
acOP.acopBSW => WideNor0.IN2
acOP.acopBSW => Selector0.IN16
acOP.acopBSW => Selector1.IN12
acOP.acopBSW => Selector2.IN12
acOP.acopBSW => Selector3.IN12
acOP.acopBSW => Selector4.IN13
acOP.acopBSW => Selector5.IN13
acOP.acopBSW => Selector6.IN15
acOP.acopBSW => Selector7.IN13
acOP.acopBSW => Selector8.IN13
acOP.acopBSW => Selector9.IN13
acOP.acopBSW => Selector10.IN13
acOP.acopBSW => Selector11.IN13
acOP.acopBSW => Selector12.IN15
acOP.acopRAL => WideNor0.IN3
acOP.acopRAL => Selector0.IN17
acOP.acopRAL => Selector1.IN13
acOP.acopRAL => Selector2.IN13
acOP.acopRAL => Selector3.IN13
acOP.acopRAL => Selector4.IN14
acOP.acopRAL => Selector5.IN14
acOP.acopRAL => Selector6.IN16
acOP.acopRAL => Selector7.IN14
acOP.acopRAL => Selector8.IN14
acOP.acopRAL => Selector9.IN14
acOP.acopRAL => Selector10.IN14
acOP.acopRAL => Selector11.IN14
acOP.acopRAL => Selector12.IN16
acOP.acopRTL => WideNor0.IN4
acOP.acopRTL => Selector0.IN18
acOP.acopRTL => Selector1.IN14
acOP.acopRTL => Selector2.IN14
acOP.acopRTL => Selector3.IN14
acOP.acopRTL => Selector4.IN15
acOP.acopRTL => Selector5.IN15
acOP.acopRTL => Selector6.IN17
acOP.acopRTL => Selector7.IN15
acOP.acopRTL => Selector8.IN15
acOP.acopRTL => Selector9.IN15
acOP.acopRTL => Selector10.IN15
acOP.acopRTL => Selector11.IN15
acOP.acopRTL => Selector12.IN17
acOP.acopR3L => WideNor0.IN5
acOP.acopR3L => Selector0.IN19
acOP.acopR3L => Selector1.IN15
acOP.acopR3L => Selector2.IN15
acOP.acopR3L => Selector3.IN15
acOP.acopR3L => Selector4.IN16
acOP.acopR3L => Selector5.IN16
acOP.acopR3L => Selector6.IN18
acOP.acopR3L => Selector7.IN16
acOP.acopR3L => Selector8.IN16
acOP.acopR3L => Selector9.IN16
acOP.acopR3L => Selector10.IN16
acOP.acopR3L => Selector11.IN16
acOP.acopR3L => Selector12.IN18
acOP.acopRAR => WideNor0.IN6
acOP.acopRAR => Selector0.IN20
acOP.acopRAR => Selector1.IN16
acOP.acopRAR => Selector2.IN16
acOP.acopRAR => Selector3.IN16
acOP.acopRAR => Selector4.IN17
acOP.acopRAR => Selector5.IN17
acOP.acopRAR => Selector6.IN19
acOP.acopRAR => Selector7.IN17
acOP.acopRAR => Selector8.IN17
acOP.acopRAR => Selector9.IN17
acOP.acopRAR => Selector10.IN17
acOP.acopRAR => Selector11.IN17
acOP.acopRAR => Selector12.IN19
acOP.acopRTR => WideNor0.IN7
acOP.acopRTR => Selector0.IN21
acOP.acopRTR => Selector1.IN17
acOP.acopRTR => Selector2.IN17
acOP.acopRTR => Selector3.IN17
acOP.acopRTR => Selector4.IN18
acOP.acopRTR => Selector5.IN18
acOP.acopRTR => Selector6.IN20
acOP.acopRTR => Selector7.IN18
acOP.acopRTR => Selector8.IN18
acOP.acopRTR => Selector9.IN18
acOP.acopRTR => Selector10.IN18
acOP.acopRTR => Selector11.IN18
acOP.acopRTR => Selector12.IN20
acOP.acopSHL0 => WideNor0.IN8
acOP.acopSHL0 => Selector0.IN22
acOP.acopSHL0 => Selector1.IN18
acOP.acopSHL0 => Selector2.IN18
acOP.acopSHL0 => Selector3.IN18
acOP.acopSHL0 => Selector4.IN19
acOP.acopSHL0 => Selector5.IN19
acOP.acopSHL0 => Selector6.IN21
acOP.acopSHL0 => Selector7.IN19
acOP.acopSHL0 => Selector8.IN19
acOP.acopSHL0 => Selector9.IN19
acOP.acopSHL0 => Selector10.IN19
acOP.acopSHL0 => Selector11.IN19
acOP.acopSHL0 => Selector12.IN21
acOP.acopSHL1 => WideNor0.IN9
acOP.acopSHL1 => Selector0.IN23
acOP.acopSHL1 => Selector1.IN19
acOP.acopSHL1 => Selector2.IN19
acOP.acopSHL1 => Selector3.IN19
acOP.acopSHL1 => Selector4.IN20
acOP.acopSHL1 => Selector5.IN20
acOP.acopSHL1 => Selector6.IN22
acOP.acopSHL1 => Selector7.IN20
acOP.acopSHL1 => Selector8.IN20
acOP.acopSHL1 => Selector9.IN20
acOP.acopSHL1 => Selector10.IN20
acOP.acopSHL1 => Selector11.IN20
acOP.acopSHL1 => Selector12.IN22
acOP.acopLSR => WideNor0.IN10
acOP.acopLSR => Selector0.IN24
acOP.acopLSR => Selector1.IN20
acOP.acopLSR => Selector2.IN20
acOP.acopLSR => Selector3.IN20
acOP.acopLSR => Selector4.IN21
acOP.acopLSR => Selector5.IN21
acOP.acopLSR => Selector6.IN23
acOP.acopLSR => Selector7.IN21
acOP.acopLSR => Selector8.IN21
acOP.acopLSR => Selector9.IN21
acOP.acopLSR => Selector10.IN21
acOP.acopLSR => Selector11.IN21
acOP.acopLSR => Selector12.IN23
acOP.acopASR => WideNor0.IN11
acOP.acopASR => Selector0.IN25
acOP.acopASR => Selector1.IN21
acOP.acopASR => Selector2.IN21
acOP.acopASR => Selector3.IN21
acOP.acopASR => Selector4.IN22
acOP.acopASR => Selector5.IN22
acOP.acopASR => Selector6.IN24
acOP.acopASR => Selector7.IN22
acOP.acopASR => Selector8.IN22
acOP.acopASR => Selector9.IN22
acOP.acopASR => Selector10.IN22
acOP.acopASR => Selector11.IN22
acOP.acopASR => Selector12.IN24
acOP.acopUNDEF1 => WideNor0.IN12
acOP.acopUNDEF1 => Selector0.IN26
acOP.acopUNDEF1 => Selector1.IN22
acOP.acopUNDEF1 => Selector2.IN22
acOP.acopUNDEF1 => Selector3.IN22
acOP.acopUNDEF1 => Selector4.IN23
acOP.acopUNDEF1 => Selector5.IN23
acOP.acopUNDEF1 => Selector6.IN25
acOP.acopUNDEF1 => Selector7.IN23
acOP.acopUNDEF1 => Selector8.IN23
acOP.acopUNDEF1 => Selector9.IN23
acOP.acopUNDEF1 => Selector10.IN23
acOP.acopUNDEF1 => Selector11.IN23
acOP.acopUNDEF1 => Selector12.IN25
acOP.acopUNDEF2 => WideNor0.IN13
acOP.acopUNDEF2 => Selector0.IN27
acOP.acopUNDEF2 => Selector1.IN23
acOP.acopUNDEF2 => Selector2.IN23
acOP.acopUNDEF2 => Selector3.IN23
acOP.acopUNDEF2 => Selector4.IN24
acOP.acopUNDEF2 => Selector5.IN24
acOP.acopUNDEF2 => Selector6.IN26
acOP.acopUNDEF2 => Selector7.IN24
acOP.acopUNDEF2 => Selector8.IN24
acOP.acopUNDEF2 => Selector9.IN24
acOP.acopUNDEF2 => Selector10.IN24
acOP.acopUNDEF2 => Selector11.IN24
acOP.acopUNDEF2 => Selector12.IN26
acOP.acopPC => WideNor0.IN14
acOP.acopPC => Selector0.IN28
acOP.acopPC => Selector1.IN24
acOP.acopPC => Selector2.IN24
acOP.acopPC => Selector3.IN24
acOP.acopPC => Selector4.IN25
acOP.acopPC => Selector5.IN25
acOP.acopPC => Selector6.IN27
acOP.acopPC => Selector7.IN25
acOP.acopPC => Selector8.IN25
acOP.acopPC => Selector9.IN25
acOP.acopPC => Selector10.IN25
acOP.acopPC => Selector11.IN25
acOP.acopPC => Selector12.IN27
acOP.acopCML => WideNor0.IN15
acOP.acopCML => Selector0.IN29
acOP.acopCML => Selector1.IN25
acOP.acopCML => Selector2.IN25
acOP.acopCML => Selector3.IN25
acOP.acopCML => Selector4.IN26
acOP.acopCML => Selector5.IN26
acOP.acopCML => Selector6.IN28
acOP.acopCML => Selector7.IN26
acOP.acopCML => Selector8.IN26
acOP.acopCML => Selector9.IN26
acOP.acopCML => Selector10.IN26
acOP.acopCML => Selector11.IN26
acOP.acopCML => Selector12.IN28
acOP.acopCMA => WideNor0.IN16
acOP.acopCMA => Selector0.IN30
acOP.acopCMA => Selector1.IN26
acOP.acopCMA => Selector2.IN26
acOP.acopCMA => Selector3.IN26
acOP.acopCMA => Selector4.IN27
acOP.acopCMA => Selector5.IN27
acOP.acopCMA => Selector6.IN29
acOP.acopCMA => Selector7.IN27
acOP.acopCMA => Selector8.IN27
acOP.acopCMA => Selector9.IN27
acOP.acopCMA => Selector10.IN27
acOP.acopCMA => Selector11.IN27
acOP.acopCMA => Selector12.IN29
acOP.acopCMACML => WideNor0.IN17
acOP.acopCMACML => Selector0.IN31
acOP.acopCMACML => Selector1.IN27
acOP.acopCMACML => Selector2.IN27
acOP.acopCMACML => Selector3.IN27
acOP.acopCMACML => Selector4.IN28
acOP.acopCMACML => Selector5.IN28
acOP.acopCMACML => Selector6.IN30
acOP.acopCMACML => Selector7.IN28
acOP.acopCMACML => Selector8.IN28
acOP.acopCMACML => Selector9.IN28
acOP.acopCMACML => Selector10.IN28
acOP.acopCMACML => Selector11.IN28
acOP.acopCMACML => Selector12.IN30
acOP.acopCLL => WideNor0.IN18
acOP.acopCLL => Selector0.IN32
acOP.acopCLL => Selector1.IN28
acOP.acopCLL => Selector2.IN28
acOP.acopCLL => Selector3.IN28
acOP.acopCLL => Selector4.IN29
acOP.acopCLL => Selector5.IN29
acOP.acopCLL => Selector6.IN31
acOP.acopCLL => Selector7.IN29
acOP.acopCLL => Selector8.IN29
acOP.acopCLL => Selector9.IN29
acOP.acopCLL => Selector10.IN29
acOP.acopCLL => Selector11.IN29
acOP.acopCLL => Selector12.IN31
acOP.acopCLLCML => WideNor0.IN19
acOP.acopCLLCML => Selector0.IN33
acOP.acopCLLCML => Selector1.IN29
acOP.acopCLLCML => Selector2.IN29
acOP.acopCLLCML => Selector3.IN29
acOP.acopCLLCML => Selector4.IN30
acOP.acopCLLCML => Selector5.IN30
acOP.acopCLLCML => Selector6.IN32
acOP.acopCLLCML => Selector7.IN30
acOP.acopCLLCML => Selector8.IN30
acOP.acopCLLCML => Selector9.IN30
acOP.acopCLLCML => Selector10.IN30
acOP.acopCLLCML => Selector11.IN30
acOP.acopCLLCML => Selector12.IN32
acOP.acopCLLCMA => WideNor0.IN20
acOP.acopCLLCMA => Selector0.IN34
acOP.acopCLLCMA => Selector1.IN30
acOP.acopCLLCMA => Selector2.IN30
acOP.acopCLLCMA => Selector3.IN30
acOP.acopCLLCMA => Selector4.IN31
acOP.acopCLLCMA => Selector5.IN31
acOP.acopCLLCMA => Selector6.IN33
acOP.acopCLLCMA => Selector7.IN31
acOP.acopCLLCMA => Selector8.IN31
acOP.acopCLLCMA => Selector9.IN31
acOP.acopCLLCMA => Selector10.IN31
acOP.acopCLLCMA => Selector11.IN31
acOP.acopCLLCMA => Selector12.IN33
acOP.acopCLLCMACML => WideNor0.IN21
acOP.acopCLLCMACML => Selector0.IN35
acOP.acopCLLCMACML => Selector1.IN31
acOP.acopCLLCMACML => Selector2.IN31
acOP.acopCLLCMACML => Selector3.IN31
acOP.acopCLLCMACML => Selector4.IN32
acOP.acopCLLCMACML => Selector5.IN32
acOP.acopCLLCMACML => Selector6.IN34
acOP.acopCLLCMACML => Selector7.IN32
acOP.acopCLLCMACML => Selector8.IN32
acOP.acopCLLCMACML => Selector9.IN32
acOP.acopCLLCMACML => Selector10.IN32
acOP.acopCLLCMACML => Selector11.IN32
acOP.acopCLLCMACML => Selector12.IN34
acOP.acopCLA => WideNor0.IN22
acOP.acopCLA => Selector0.IN36
acOP.acopCLA => Selector1.IN32
acOP.acopCLA => Selector2.IN32
acOP.acopCLA => Selector3.IN32
acOP.acopCLA => Selector4.IN33
acOP.acopCLA => Selector5.IN33
acOP.acopCLA => Selector6.IN35
acOP.acopCLA => Selector7.IN33
acOP.acopCLA => Selector8.IN33
acOP.acopCLA => Selector9.IN33
acOP.acopCLA => Selector10.IN33
acOP.acopCLA => Selector11.IN33
acOP.acopCLA => Selector12.IN35
acOP.acopCLACML => WideNor0.IN23
acOP.acopCLACML => Selector0.IN37
acOP.acopCLACML => Selector1.IN33
acOP.acopCLACML => Selector2.IN33
acOP.acopCLACML => Selector3.IN33
acOP.acopCLACML => Selector4.IN34
acOP.acopCLACML => Selector5.IN34
acOP.acopCLACML => Selector6.IN36
acOP.acopCLACML => Selector7.IN34
acOP.acopCLACML => Selector8.IN34
acOP.acopCLACML => Selector9.IN34
acOP.acopCLACML => Selector10.IN34
acOP.acopCLACML => Selector11.IN34
acOP.acopCLACML => Selector12.IN36
acOP.acopCLACMA => WideNor0.IN24
acOP.acopCLACMA => Selector0.IN38
acOP.acopCLACMA => Selector1.IN34
acOP.acopCLACMA => Selector2.IN34
acOP.acopCLACMA => Selector3.IN34
acOP.acopCLACMA => Selector4.IN35
acOP.acopCLACMA => Selector5.IN35
acOP.acopCLACMA => Selector6.IN37
acOP.acopCLACMA => Selector7.IN35
acOP.acopCLACMA => Selector8.IN35
acOP.acopCLACMA => Selector9.IN35
acOP.acopCLACMA => Selector10.IN35
acOP.acopCLACMA => Selector11.IN35
acOP.acopCLACMA => Selector12.IN37
acOP.acopCLACMACML => WideNor0.IN25
acOP.acopCLACMACML => Selector0.IN39
acOP.acopCLACMACML => Selector1.IN35
acOP.acopCLACMACML => Selector2.IN35
acOP.acopCLACMACML => Selector3.IN35
acOP.acopCLACMACML => Selector4.IN36
acOP.acopCLACMACML => Selector5.IN36
acOP.acopCLACMACML => Selector6.IN38
acOP.acopCLACMACML => Selector7.IN36
acOP.acopCLACMACML => Selector8.IN36
acOP.acopCLACMACML => Selector9.IN36
acOP.acopCLACMACML => Selector10.IN36
acOP.acopCLACMACML => Selector11.IN36
acOP.acopCLACMACML => Selector12.IN38
acOP.acopCLACLL => WideNor0.IN26
acOP.acopCLACLL => Selector0.IN40
acOP.acopCLACLL => Selector1.IN36
acOP.acopCLACLL => Selector2.IN36
acOP.acopCLACLL => Selector3.IN36
acOP.acopCLACLL => Selector4.IN37
acOP.acopCLACLL => Selector5.IN37
acOP.acopCLACLL => Selector6.IN39
acOP.acopCLACLL => Selector7.IN37
acOP.acopCLACLL => Selector8.IN37
acOP.acopCLACLL => Selector9.IN37
acOP.acopCLACLL => Selector10.IN37
acOP.acopCLACLL => Selector11.IN37
acOP.acopCLACLL => Selector12.IN39
acOP.acopCLACLLCML => WideNor0.IN27
acOP.acopCLACLLCML => Selector0.IN41
acOP.acopCLACLLCML => Selector1.IN37
acOP.acopCLACLLCML => Selector2.IN37
acOP.acopCLACLLCML => Selector3.IN37
acOP.acopCLACLLCML => Selector4.IN38
acOP.acopCLACLLCML => Selector5.IN38
acOP.acopCLACLLCML => Selector6.IN40
acOP.acopCLACLLCML => Selector7.IN38
acOP.acopCLACLLCML => Selector8.IN38
acOP.acopCLACLLCML => Selector9.IN38
acOP.acopCLACLLCML => Selector10.IN38
acOP.acopCLACLLCML => Selector11.IN38
acOP.acopCLACLLCML => Selector12.IN40
acOP.acopCLACLLCMA => WideNor0.IN28
acOP.acopCLACLLCMA => Selector0.IN42
acOP.acopCLACLLCMA => Selector1.IN38
acOP.acopCLACLLCMA => Selector2.IN38
acOP.acopCLACLLCMA => Selector3.IN38
acOP.acopCLACLLCMA => Selector4.IN39
acOP.acopCLACLLCMA => Selector5.IN39
acOP.acopCLACLLCMA => Selector6.IN41
acOP.acopCLACLLCMA => Selector7.IN39
acOP.acopCLACLLCMA => Selector8.IN39
acOP.acopCLACLLCMA => Selector9.IN39
acOP.acopCLACLLCMA => Selector10.IN39
acOP.acopCLACLLCMA => Selector11.IN39
acOP.acopCLACLLCMA => Selector12.IN41
acOP.acopCLACLLCMACML => WideNor0.IN29
acOP.acopCLACLLCMACML => Selector0.IN43
acOP.acopCLACLLCMACML => Selector1.IN39
acOP.acopCLACLLCMACML => Selector2.IN39
acOP.acopCLACLLCMACML => Selector3.IN39
acOP.acopCLACLLCMACML => Selector4.IN40
acOP.acopCLACLLCMACML => Selector5.IN40
acOP.acopCLACLLCMACML => Selector6.IN42
acOP.acopCLACLLCMACML => Selector7.IN40
acOP.acopCLACLLCMACML => Selector8.IN40
acOP.acopCLACLLCMACML => Selector9.IN40
acOP.acopCLACLLCMACML => Selector10.IN40
acOP.acopCLACLLCMACML => Selector11.IN40
acOP.acopCLACLLCMACML => Selector12.IN42
acOP.acopRDF0 => WideNor0.IN30
acOP.acopRDF0 => Selector0.IN44
acOP.acopRDF0 => Selector1.IN40
acOP.acopRDF0 => Selector2.IN40
acOP.acopRDF0 => Selector3.IN40
acOP.acopRDF0 => Selector4.IN41
acOP.acopRDF0 => Selector5.IN41
acOP.acopRDF0 => Selector6.IN43
acOP.acopRDF0 => Selector7.IN41
acOP.acopRDF0 => Selector8.IN41
acOP.acopRDF0 => Selector9.IN41
acOP.acopRDF0 => Selector10.IN41
acOP.acopRDF0 => Selector11.IN41
acOP.acopRDF0 => Selector12.IN43
acOP.acopRIF0 => WideNor0.IN31
acOP.acopRIF0 => Selector0.IN45
acOP.acopRIF0 => Selector1.IN41
acOP.acopRIF0 => Selector2.IN41
acOP.acopRIF0 => Selector3.IN41
acOP.acopRIF0 => Selector4.IN42
acOP.acopRIF0 => Selector5.IN42
acOP.acopRIF0 => Selector6.IN44
acOP.acopRIF0 => Selector7.IN42
acOP.acopRIF0 => Selector8.IN42
acOP.acopRIF0 => Selector9.IN42
acOP.acopRIF0 => Selector10.IN42
acOP.acopRIF0 => Selector11.IN42
acOP.acopRIF0 => Selector12.IN44
acOP.acopRIB0 => WideNor0.IN32
acOP.acopRIB0 => Selector0.IN46
acOP.acopRIB0 => Selector1.IN42
acOP.acopRIB0 => Selector2.IN42
acOP.acopRIB0 => Selector3.IN42
acOP.acopRIB0 => Selector4.IN43
acOP.acopRIB0 => Selector5.IN43
acOP.acopRIB0 => Selector6.IN45
acOP.acopRIB0 => Selector7.IN43
acOP.acopRIB0 => Selector8.IN43
acOP.acopRIB0 => Selector9.IN43
acOP.acopRIB0 => Selector10.IN43
acOP.acopRIB0 => Selector11.IN43
acOP.acopRIB0 => Selector12.IN45
acOP.acopRDF1 => WideNor0.IN33
acOP.acopRDF1 => Selector0.IN47
acOP.acopRDF1 => Selector1.IN43
acOP.acopRDF1 => Selector2.IN43
acOP.acopRDF1 => Selector3.IN43
acOP.acopRDF1 => Selector4.IN44
acOP.acopRDF1 => Selector5.IN44
acOP.acopRDF1 => Selector6.IN46
acOP.acopRDF1 => Selector7.IN44
acOP.acopRDF1 => Selector8.IN44
acOP.acopRDF1 => Selector9.IN44
acOP.acopRDF1 => Selector10.IN44
acOP.acopRDF1 => Selector11.IN44
acOP.acopRDF1 => Selector12.IN46
acOP.acopRIF1 => WideNor0.IN34
acOP.acopRIF1 => Selector0.IN48
acOP.acopRIF1 => Selector1.IN44
acOP.acopRIF1 => Selector2.IN44
acOP.acopRIF1 => Selector3.IN44
acOP.acopRIF1 => Selector4.IN45
acOP.acopRIF1 => Selector5.IN45
acOP.acopRIF1 => Selector6.IN47
acOP.acopRIF1 => Selector7.IN45
acOP.acopRIF1 => Selector8.IN45
acOP.acopRIF1 => Selector9.IN45
acOP.acopRIF1 => Selector10.IN45
acOP.acopRIF1 => Selector11.IN45
acOP.acopRIF1 => Selector12.IN47
acOP.acopRIB1 => WideNor0.IN35
acOP.acopRIB1 => Selector0.IN49
acOP.acopRIB1 => Selector1.IN45
acOP.acopRIB1 => Selector2.IN45
acOP.acopRIB1 => Selector3.IN45
acOP.acopRIB1 => Selector4.IN46
acOP.acopRIB1 => Selector5.IN46
acOP.acopRIB1 => Selector6.IN48
acOP.acopRIB1 => Selector7.IN46
acOP.acopRIB1 => Selector8.IN46
acOP.acopRIB1 => Selector9.IN46
acOP.acopRIB1 => Selector10.IN46
acOP.acopRIB1 => Selector11.IN46
acOP.acopRIB1 => Selector12.IN48
acOP.acopPRS => WideNor0.IN36
acOP.acopPRS => Selector0.IN50
acOP.acopPRS => Selector1.IN46
acOP.acopPRS => Selector2.IN46
acOP.acopPRS => Selector3.IN46
acOP.acopPRS => Selector4.IN47
acOP.acopPRS => Selector5.IN47
acOP.acopPRS => Selector6.IN49
acOP.acopPRS => Selector7.IN47
acOP.acopPRS => Selector8.IN47
acOP.acopPRS => Selector9.IN47
acOP.acopPRS => Selector10.IN47
acOP.acopPRS => Selector11.IN47
acOP.acopPRS => Selector12.IN49
acOP.acopGTF1 => WideNor0.IN37
acOP.acopGTF1 => Selector0.IN51
acOP.acopGTF1 => Selector1.IN47
acOP.acopGTF1 => Selector2.IN47
acOP.acopGTF1 => Selector3.IN47
acOP.acopGTF1 => Selector4.IN48
acOP.acopGTF1 => Selector5.IN48
acOP.acopGTF1 => Selector6.IN50
acOP.acopGTF1 => Selector7.IN48
acOP.acopGTF1 => Selector8.IN48
acOP.acopGTF1 => Selector9.IN48
acOP.acopGTF1 => Selector10.IN48
acOP.acopGTF1 => Selector11.IN48
acOP.acopGTF1 => Selector12.IN50
acOP.acopGTF2 => WideNor0.IN38
acOP.acopGTF2 => Selector0.IN52
acOP.acopGTF2 => Selector1.IN48
acOP.acopGTF2 => Selector2.IN48
acOP.acopGTF2 => Selector3.IN48
acOP.acopGTF2 => Selector4.IN49
acOP.acopGTF2 => Selector5.IN49
acOP.acopGTF2 => Selector6.IN51
acOP.acopGTF2 => Selector7.IN49
acOP.acopGTF2 => Selector8.IN49
acOP.acopGTF2 => Selector9.IN49
acOP.acopGTF2 => Selector10.IN49
acOP.acopGTF2 => Selector11.IN49
acOP.acopGTF2 => Selector12.IN51
acOP.acopGCF => WideNor0.IN39
acOP.acopGCF => Selector0.IN53
acOP.acopGCF => Selector1.IN49
acOP.acopGCF => Selector2.IN49
acOP.acopGCF => Selector3.IN49
acOP.acopGCF => Selector4.IN50
acOP.acopGCF => Selector5.IN50
acOP.acopGCF => Selector6.IN52
acOP.acopGCF => Selector7.IN50
acOP.acopGCF => Selector8.IN50
acOP.acopGCF => Selector9.IN50
acOP.acopGCF => Selector10.IN50
acOP.acopGCF => Selector11.IN50
acOP.acopGCF => Selector12.IN52
acOP.acopEAELAC => WideNor0.IN40
acOP.acopEAELAC => Selector0.IN54
acOP.acopEAELAC => Selector1.IN50
acOP.acopEAELAC => Selector2.IN50
acOP.acopEAELAC => Selector3.IN50
acOP.acopEAELAC => Selector4.IN51
acOP.acopEAELAC => Selector5.IN51
acOP.acopEAELAC => Selector6.IN53
acOP.acopEAELAC => Selector7.IN51
acOP.acopEAELAC => Selector8.IN51
acOP.acopEAELAC => Selector9.IN51
acOP.acopEAELAC => Selector10.IN51
acOP.acopEAELAC => Selector11.IN51
acOP.acopEAELAC => Selector12.IN53
acOP.acopEAEZAC => WideNor0.IN41
acOP.acopEAEZAC => Selector0.IN55
acOP.acopEAEZAC => Selector1.IN51
acOP.acopEAEZAC => Selector2.IN51
acOP.acopEAEZAC => Selector3.IN51
acOP.acopEAEZAC => Selector4.IN52
acOP.acopEAEZAC => Selector5.IN52
acOP.acopEAEZAC => Selector6.IN54
acOP.acopEAEZAC => Selector7.IN52
acOP.acopEAEZAC => Selector8.IN52
acOP.acopEAEZAC => Selector9.IN52
acOP.acopEAEZAC => Selector10.IN52
acOP.acopEAEZAC => Selector11.IN52
acOP.acopEAEZAC => Selector12.IN54
acOP.acopSUBMD => WideNor0.IN42
acOP.acopSUBMD => Selector0.IN56
acOP.acopSUBMD => Selector1.IN52
acOP.acopSUBMD => Selector2.IN52
acOP.acopSUBMD => Selector3.IN52
acOP.acopSUBMD => Selector4.IN53
acOP.acopSUBMD => Selector5.IN53
acOP.acopSUBMD => Selector6.IN55
acOP.acopSUBMD => Selector7.IN53
acOP.acopSUBMD => Selector8.IN53
acOP.acopSUBMD => Selector9.IN53
acOP.acopSUBMD => Selector10.IN53
acOP.acopSUBMD => Selector11.IN53
acOP.acopSUBMD => Selector12.IN55
acOP.acopADDMD => WideNor0.IN43
acOP.acopADDMD => Selector0.IN57
acOP.acopADDMD => Selector1.IN53
acOP.acopADDMD => Selector2.IN53
acOP.acopADDMD => Selector3.IN53
acOP.acopADDMD => Selector4.IN54
acOP.acopADDMD => Selector5.IN54
acOP.acopADDMD => Selector6.IN56
acOP.acopADDMD => Selector7.IN54
acOP.acopADDMD => Selector8.IN54
acOP.acopADDMD => Selector9.IN54
acOP.acopADDMD => Selector10.IN54
acOP.acopADDMD => Selector11.IN54
acOP.acopADDMD => Selector12.IN56
acOP.acopADDMDP1 => WideNor0.IN44
acOP.acopADDMDP1 => Selector0.IN58
acOP.acopADDMDP1 => Selector1.IN54
acOP.acopADDMDP1 => Selector2.IN54
acOP.acopADDMDP1 => Selector3.IN54
acOP.acopADDMDP1 => Selector4.IN55
acOP.acopADDMDP1 => Selector5.IN55
acOP.acopADDMDP1 => Selector6.IN57
acOP.acopADDMDP1 => Selector7.IN55
acOP.acopADDMDP1 => Selector8.IN55
acOP.acopADDMDP1 => Selector9.IN55
acOP.acopADDMDP1 => Selector10.IN55
acOP.acopADDMDP1 => Selector11.IN55
acOP.acopADDMDP1 => Selector12.IN57
acOP.acopANDMD => WideNor0.IN45
acOP.acopANDMD => Selector0.IN59
acOP.acopANDMD => Selector1.IN55
acOP.acopANDMD => Selector2.IN55
acOP.acopANDMD => Selector3.IN55
acOP.acopANDMD => Selector4.IN56
acOP.acopANDMD => Selector5.IN56
acOP.acopANDMD => Selector6.IN58
acOP.acopANDMD => Selector7.IN56
acOP.acopANDMD => Selector8.IN56
acOP.acopANDMD => Selector9.IN56
acOP.acopANDMD => Selector10.IN56
acOP.acopANDMD => Selector11.IN56
acOP.acopANDMD => Selector12.IN58
acOP.acopORMD => WideNor0.IN46
acOP.acopORMD => Selector0.IN60
acOP.acopORMD => Selector1.IN56
acOP.acopORMD => Selector2.IN56
acOP.acopORMD => Selector3.IN56
acOP.acopORMD => Selector4.IN57
acOP.acopORMD => Selector5.IN57
acOP.acopORMD => Selector6.IN59
acOP.acopORMD => Selector7.IN57
acOP.acopORMD => Selector8.IN57
acOP.acopORMD => Selector9.IN57
acOP.acopORMD => Selector10.IN57
acOP.acopORMD => Selector11.IN57
acOP.acopORMD => Selector12.IN59
acOP.acopMQSUB => WideNor0.IN47
acOP.acopMQSUB => Selector0.IN61
acOP.acopMQSUB => Selector1.IN57
acOP.acopMQSUB => Selector2.IN57
acOP.acopMQSUB => Selector3.IN57
acOP.acopMQSUB => Selector4.IN58
acOP.acopMQSUB => Selector5.IN58
acOP.acopMQSUB => Selector6.IN60
acOP.acopMQSUB => Selector7.IN58
acOP.acopMQSUB => Selector8.IN58
acOP.acopMQSUB => Selector9.IN58
acOP.acopMQSUB => Selector10.IN58
acOP.acopMQSUB => Selector11.IN58
acOP.acopMQSUB => Selector12.IN60
acOP.acopMQ => WideNor0.IN48
acOP.acopMQ => Selector0.IN62
acOP.acopMQ => Selector1.IN58
acOP.acopMQ => Selector2.IN58
acOP.acopMQ => Selector3.IN58
acOP.acopMQ => Selector4.IN59
acOP.acopMQ => Selector5.IN59
acOP.acopMQ => Selector6.IN61
acOP.acopMQ => Selector7.IN59
acOP.acopMQ => Selector8.IN59
acOP.acopMQ => Selector9.IN59
acOP.acopMQ => Selector10.IN59
acOP.acopMQ => Selector11.IN59
acOP.acopMQ => Selector12.IN61
acOP.acopZMQ => WideNor0.IN49
acOP.acopZMQ => Selector0.IN63
acOP.acopZMQ => Selector1.IN59
acOP.acopZMQ => Selector2.IN59
acOP.acopZMQ => Selector3.IN59
acOP.acopZMQ => Selector4.IN60
acOP.acopZMQ => Selector5.IN60
acOP.acopZMQ => Selector6.IN62
acOP.acopZMQ => Selector7.IN60
acOP.acopZMQ => Selector8.IN60
acOP.acopZMQ => Selector9.IN60
acOP.acopZMQ => Selector10.IN60
acOP.acopZMQ => Selector11.IN60
acOP.acopZMQ => Selector12.IN62
acOP.acopMQP1 => WideNor0.IN50
acOP.acopMQP1 => Selector0.IN64
acOP.acopMQP1 => Selector1.IN60
acOP.acopMQP1 => Selector2.IN60
acOP.acopMQP1 => Selector3.IN60
acOP.acopMQP1 => Selector4.IN61
acOP.acopMQP1 => Selector5.IN61
acOP.acopMQP1 => Selector6.IN63
acOP.acopMQP1 => Selector7.IN61
acOP.acopMQP1 => Selector8.IN61
acOP.acopMQP1 => Selector9.IN61
acOP.acopMQP1 => Selector10.IN61
acOP.acopMQP1 => Selector11.IN61
acOP.acopMQP1 => Selector12.IN63
acOP.acopNEGMQ => WideNor0.IN51
acOP.acopNEGMQ => Selector0.IN65
acOP.acopNEGMQ => Selector1.IN61
acOP.acopNEGMQ => Selector2.IN61
acOP.acopNEGMQ => Selector3.IN61
acOP.acopNEGMQ => Selector4.IN62
acOP.acopNEGMQ => Selector5.IN62
acOP.acopNEGMQ => Selector6.IN64
acOP.acopNEGMQ => Selector7.IN62
acOP.acopNEGMQ => Selector8.IN62
acOP.acopNEGMQ => Selector9.IN62
acOP.acopNEGMQ => Selector10.IN62
acOP.acopNEGMQ => Selector11.IN62
acOP.acopNEGMQ => Selector12.IN64
acOP.acopNOTMQ => WideNor0.IN52
acOP.acopNOTMQ => Selector0.IN66
acOP.acopNOTMQ => Selector1.IN62
acOP.acopNOTMQ => Selector2.IN62
acOP.acopNOTMQ => Selector3.IN62
acOP.acopNOTMQ => Selector4.IN63
acOP.acopNOTMQ => Selector5.IN63
acOP.acopNOTMQ => Selector6.IN65
acOP.acopNOTMQ => Selector7.IN63
acOP.acopNOTMQ => Selector8.IN63
acOP.acopNOTMQ => Selector9.IN63
acOP.acopNOTMQ => Selector10.IN63
acOP.acopNOTMQ => Selector11.IN63
acOP.acopNOTMQ => Selector12.IN65
acOP.acopORMQ => WideNor0.IN53
acOP.acopORMQ => Selector0.IN67
acOP.acopORMQ => Selector1.IN63
acOP.acopORMQ => Selector2.IN63
acOP.acopORMQ => Selector3.IN63
acOP.acopORMQ => Selector4.IN64
acOP.acopORMQ => Selector5.IN64
acOP.acopORMQ => Selector6.IN66
acOP.acopORMQ => Selector7.IN64
acOP.acopORMQ => Selector8.IN64
acOP.acopORMQ => Selector9.IN64
acOP.acopORMQ => Selector10.IN64
acOP.acopORMQ => Selector11.IN64
acOP.acopORMQ => Selector12.IN66
acOP.acopSCA => WideNor0.IN54
acOP.acopSCA => Selector0.IN68
acOP.acopSCA => Selector1.IN64
acOP.acopSCA => Selector2.IN64
acOP.acopSCA => Selector3.IN64
acOP.acopSCA => Selector4.IN65
acOP.acopSCA => Selector5.IN65
acOP.acopSCA => Selector6.IN67
acOP.acopSCA => Selector7.IN65
acOP.acopSCA => Selector8.IN65
acOP.acopSCA => Selector9.IN65
acOP.acopSCA => Selector10.IN65
acOP.acopSCA => Selector11.IN65
acOP.acopSCA => Selector12.IN67
acOP.acopSP1 => WideNor0.IN55
acOP.acopSP1 => Selector0.IN69
acOP.acopSP1 => Selector1.IN65
acOP.acopSP1 => Selector2.IN65
acOP.acopSP1 => Selector3.IN65
acOP.acopSP1 => Selector4.IN66
acOP.acopSP1 => Selector5.IN66
acOP.acopSP1 => Selector6.IN68
acOP.acopSP1 => Selector7.IN66
acOP.acopSP1 => Selector8.IN66
acOP.acopSP1 => Selector9.IN66
acOP.acopSP1 => Selector10.IN66
acOP.acopSP1 => Selector11.IN66
acOP.acopSP1 => Selector12.IN68
acOP.acopSP2 => WideNor0.IN56
acOP.acopSP2 => Selector0.IN70
acOP.acopSP2 => Selector1.IN66
acOP.acopSP2 => Selector2.IN66
acOP.acopSP2 => Selector3.IN66
acOP.acopSP2 => Selector4.IN67
acOP.acopSP2 => Selector5.IN67
acOP.acopSP2 => Selector6.IN69
acOP.acopSP2 => Selector7.IN67
acOP.acopSP2 => Selector8.IN67
acOP.acopSP2 => Selector9.IN67
acOP.acopSP2 => Selector10.IN67
acOP.acopSP2 => Selector11.IN67
acOP.acopSP2 => Selector12.IN69
acOP.acopLAS => WideNor0.IN57
acOP.acopLAS => Selector0.IN71
acOP.acopLAS => Selector1.IN67
acOP.acopLAS => Selector2.IN67
acOP.acopLAS => Selector3.IN67
acOP.acopLAS => Selector4.IN68
acOP.acopLAS => Selector5.IN68
acOP.acopLAS => Selector6.IN70
acOP.acopLAS => Selector7.IN68
acOP.acopLAS => Selector8.IN68
acOP.acopLAS => Selector9.IN68
acOP.acopLAS => Selector10.IN68
acOP.acopLAS => Selector11.IN68
acOP.acopLAS => Selector12.IN70
acOP.acopOSR => WideNor0.IN58
acOP.acopOSR => Selector0.IN72
acOP.acopOSR => Selector1.IN68
acOP.acopOSR => Selector2.IN68
acOP.acopOSR => Selector3.IN68
acOP.acopOSR => Selector4.IN69
acOP.acopOSR => Selector5.IN69
acOP.acopOSR => Selector6.IN71
acOP.acopOSR => Selector7.IN69
acOP.acopOSR => Selector8.IN69
acOP.acopOSR => Selector9.IN69
acOP.acopOSR => Selector10.IN69
acOP.acopOSR => Selector11.IN69
acOP.acopOSR => Selector12.IN71
BTSTRP => Selector1.IN105
GTF => Selector2.IN69
GTF => Selector2.IN70
GTF => Selector2.IN71
HLTTRP => Selector5.IN103
IE => Selector5.IN104
IE => Selector5.IN105
IRQ => Selector3.IN69
IRQ => Selector3.IN70
IRQ => Selector3.IN71
IRQ => Selector3.IN72
PNLTRP => Selector2.IN105
PWRTRP => Selector4.IN70
PWRTRP => Selector4.IN71
PWRTRP => Selector4.IN72
DF[2] => opRDF1[9].IN1
DF[2] => Selector9.IN70
DF[2] => Selector12.IN72
DF[1] => opRDF1[8].IN1
DF[1] => Selector8.IN70
DF[1] => Selector11.IN70
DF[0] => opRDF1[7].IN1
DF[0] => Selector7.IN70
DF[0] => Selector10.IN70
EAE[24] => ~NO_FANOUT~
EAE[23] => ~NO_FANOUT~
EAE[22] => ~NO_FANOUT~
EAE[21] => ~NO_FANOUT~
EAE[20] => ~NO_FANOUT~
EAE[19] => ~NO_FANOUT~
EAE[18] => ~NO_FANOUT~
EAE[17] => ~NO_FANOUT~
EAE[16] => ~NO_FANOUT~
EAE[15] => ~NO_FANOUT~
EAE[14] => ~NO_FANOUT~
EAE[13] => ~NO_FANOUT~
EAE[12] => Selector12.IN103
EAE[12] => Selector12.IN104
EAE[11] => Selector11.IN103
EAE[11] => Selector11.IN104
EAE[10] => Selector10.IN103
EAE[10] => Selector10.IN104
EAE[9] => Selector9.IN103
EAE[9] => Selector9.IN104
EAE[8] => Selector8.IN103
EAE[8] => Selector8.IN104
EAE[7] => Selector7.IN104
EAE[7] => Selector7.IN105
EAE[6] => Selector6.IN104
EAE[6] => Selector6.IN105
EAE[5] => Selector5.IN101
EAE[5] => Selector5.IN102
EAE[4] => Selector4.IN104
EAE[4] => Selector4.IN105
EAE[3] => Selector3.IN104
EAE[3] => Selector3.IN105
EAE[2] => Selector2.IN103
EAE[2] => Selector2.IN104
EAE[1] => Selector1.IN103
EAE[1] => Selector1.IN104
EAE[0] => Selector0.IN113
INF[2] => opRIF1[9].IN1
INF[2] => Selector9.IN71
INF[2] => Selector9.IN72
INF[1] => opRIF1[8].IN1
INF[1] => Selector8.IN71
INF[1] => Selector8.IN72
INF[0] => opRIF1[7].IN1
INF[0] => Selector7.IN71
INF[0] => Selector7.IN72
IR[11] => Selector12.IN96
IR[11] => opUNDEF1[12].IN1
IR[10] => Selector11.IN96
IR[10] => opUNDEF1[11].IN1
IR[9] => Selector10.IN96
IR[9] => opUNDEF1[10].IN1
IR[8] => Selector9.IN94
IR[8] => opUNDEF1[9].IN1
IR[7] => Selector8.IN94
IR[7] => opUNDEF1[8].IN1
IR[6] => Selector7.IN95
IR[6] => opUNDEF1[7].IN1
IR[5] => Selector6.IN97
IR[5] => opUNDEF1[6].IN1
IR[4] => opUNDEF1[5].IN1
IR[3] => opUNDEF1[4].IN1
IR[2] => opUNDEF1[3].IN1
IR[1] => opUNDEF1[2].IN1
IR[0] => opUNDEF1[1].IN1
MA[11] => ~NO_FANOUT~
MA[10] => ~NO_FANOUT~
MA[9] => ~NO_FANOUT~
MA[8] => ~NO_FANOUT~
MA[7] => ~NO_FANOUT~
MA[6] => ~NO_FANOUT~
MA[5] => ~NO_FANOUT~
MA[4] => Selector5.IN95
MA[3] => Selector4.IN98
MA[2] => Selector3.IN98
MA[1] => Selector2.IN97
MA[0] => Selector1.IN97
MD[11] => Add1.IN13
MD[11] => opANDMD[12].IN1
MD[11] => opORMD[12].IN1
MD[11] => Add3.IN13
MD[10] => Add1.IN12
MD[10] => opANDMD[11].IN1
MD[10] => opORMD[11].IN1
MD[10] => Add3.IN12
MD[9] => Add1.IN11
MD[9] => opANDMD[10].IN1
MD[9] => opORMD[10].IN1
MD[9] => Add3.IN11
MD[8] => Add1.IN10
MD[8] => opANDMD[9].IN1
MD[8] => opORMD[9].IN1
MD[8] => Add3.IN10
MD[7] => Add1.IN9
MD[7] => opANDMD[8].IN1
MD[7] => opORMD[8].IN1
MD[7] => Add3.IN9
MD[6] => Add1.IN8
MD[6] => opANDMD[7].IN1
MD[6] => opORMD[7].IN1
MD[6] => Add3.IN8
MD[5] => Add1.IN7
MD[5] => opANDMD[6].IN1
MD[5] => opORMD[6].IN1
MD[5] => Add3.IN7
MD[4] => Add1.IN6
MD[4] => opANDMD[5].IN1
MD[4] => opORMD[5].IN1
MD[4] => Add3.IN6
MD[3] => Add1.IN5
MD[3] => opANDMD[4].IN1
MD[3] => opORMD[4].IN1
MD[3] => Add3.IN5
MD[2] => Add1.IN4
MD[2] => opANDMD[3].IN1
MD[2] => opORMD[3].IN1
MD[2] => Add3.IN4
MD[1] => Add1.IN3
MD[1] => opANDMD[2].IN1
MD[1] => opORMD[2].IN1
MD[1] => Add3.IN3
MD[0] => Add1.IN2
MD[0] => opANDMD[1].IN1
MD[0] => opORMD[1].IN1
MD[0] => Add3.IN2
MQ[11] => Add4.IN12
MQ[11] => Add6.IN24
MQ[11] => opORMQ[12].IN1
MQ[11] => Selector12.IN73
MQ[11] => Selector12.IN74
MQ[11] => Selector12.IN113
MQ[11] => Add7.IN24
MQ[10] => Add4.IN11
MQ[10] => Add6.IN23
MQ[10] => opORMQ[11].IN1
MQ[10] => Selector11.IN71
MQ[10] => Selector11.IN72
MQ[10] => Selector11.IN113
MQ[10] => Add7.IN23
MQ[9] => Add4.IN10
MQ[9] => Add6.IN22
MQ[9] => opORMQ[10].IN1
MQ[9] => Selector10.IN71
MQ[9] => Selector10.IN72
MQ[9] => Selector10.IN113
MQ[9] => Add7.IN22
MQ[8] => Add4.IN9
MQ[8] => Add6.IN21
MQ[8] => opORMQ[9].IN1
MQ[8] => Selector9.IN73
MQ[8] => Selector9.IN74
MQ[8] => Selector9.IN113
MQ[8] => Add7.IN21
MQ[7] => Add4.IN8
MQ[7] => Add6.IN20
MQ[7] => opORMQ[8].IN1
MQ[7] => Selector8.IN73
MQ[7] => Selector8.IN74
MQ[7] => Selector8.IN113
MQ[7] => Add7.IN20
MQ[6] => Add4.IN7
MQ[6] => Add6.IN19
MQ[6] => opORMQ[7].IN1
MQ[6] => Selector7.IN73
MQ[6] => Selector7.IN74
MQ[6] => Selector7.IN114
MQ[6] => Add7.IN19
MQ[5] => Add4.IN6
MQ[5] => Add6.IN18
MQ[5] => opORMQ[6].IN1
MQ[5] => Selector6.IN72
MQ[5] => Selector6.IN73
MQ[5] => Selector6.IN114
MQ[5] => Add7.IN18
MQ[4] => Add4.IN5
MQ[4] => Add6.IN17
MQ[4] => opORMQ[5].IN1
MQ[4] => Selector5.IN70
MQ[4] => Selector5.IN71
MQ[4] => Selector5.IN114
MQ[4] => Add7.IN17
MQ[3] => Add4.IN4
MQ[3] => Add6.IN16
MQ[3] => opORMQ[4].IN1
MQ[3] => Selector4.IN73
MQ[3] => Selector4.IN74
MQ[3] => Selector4.IN114
MQ[3] => Add7.IN16
MQ[2] => Add4.IN3
MQ[2] => Add6.IN15
MQ[2] => opORMQ[3].IN1
MQ[2] => Selector3.IN73
MQ[2] => Selector3.IN74
MQ[2] => Selector3.IN114
MQ[2] => Add7.IN15
MQ[1] => Add4.IN2
MQ[1] => Add6.IN14
MQ[1] => opORMQ[2].IN1
MQ[1] => Selector2.IN72
MQ[1] => Selector2.IN73
MQ[1] => Selector2.IN114
MQ[1] => Add7.IN14
MQ[0] => Add4.IN1
MQ[0] => Add6.IN13
MQ[0] => opORMQ[1].IN1
MQ[0] => Selector1.IN69
MQ[0] => Selector1.IN70
MQ[0] => Selector1.IN114
MQ[0] => Add7.IN13
PC[11] => Selector12.IN97
PC[10] => Selector11.IN97
PC[9] => Selector10.IN97
PC[8] => Selector9.IN95
PC[7] => Selector8.IN95
PC[6] => Selector7.IN96
PC[5] => Selector6.IN98
PC[4] => Selector5.IN96
PC[3] => Selector4.IN99
PC[2] => Selector3.IN99
PC[1] => Selector2.IN98
PC[0] => Selector1.IN98
SC[4] => opSCA[12].IN1
SC[3] => opSCA[11].IN1
SC[2] => opSCA[10].IN1
SC[1] => opSCA[9].IN1
SC[0] => opSCA[8].IN1
SF[6] => opRIB1[12].IN1
SF[6] => Selector12.IN75
SF[6] => Selector12.IN76
SF[6] => Selector12.IN77
SF[5] => opRIB1[11].IN1
SF[5] => Selector11.IN73
SF[5] => Selector11.IN74
SF[5] => Selector11.IN75
SF[4] => opRIB1[10].IN1
SF[4] => Selector10.IN73
SF[4] => Selector10.IN74
SF[4] => Selector10.IN75
SF[3] => opRIB1[9].IN1
SF[3] => Selector9.IN75
SF[3] => Selector9.IN76
SF[3] => Selector9.IN77
SF[2] => opRIB1[8].IN1
SF[2] => Selector8.IN75
SF[2] => Selector8.IN76
SF[2] => Selector8.IN77
SF[1] => opRIB1[7].IN1
SF[1] => Selector7.IN75
SF[1] => Selector7.IN76
SF[1] => Selector7.IN77
SF[0] => opRIB1[6].IN1
SF[0] => Selector6.IN74
SF[0] => Selector6.IN75
SP1[11] => Selector12.IN116
SP1[10] => Selector11.IN116
SP1[9] => Selector10.IN116
SP1[8] => Selector9.IN116
SP1[7] => Selector8.IN116
SP1[6] => Selector7.IN116
SP1[5] => Selector6.IN116
SP1[4] => Selector5.IN116
SP1[3] => Selector4.IN116
SP1[2] => Selector3.IN116
SP1[1] => Selector2.IN116
SP1[0] => Selector1.IN116
SP2[11] => Selector12.IN117
SP2[10] => Selector11.IN117
SP2[9] => Selector10.IN117
SP2[8] => Selector9.IN117
SP2[7] => Selector8.IN117
SP2[6] => Selector7.IN117
SP2[5] => Selector6.IN117
SP2[4] => Selector5.IN117
SP2[3] => Selector4.IN117
SP2[2] => Selector3.IN117
SP2[1] => Selector2.IN117
SP2[0] => Selector1.IN117
SR[11] => Selector12.IN119
SR[11] => opOSR[12].IN1
SR[10] => Selector11.IN119
SR[10] => opOSR[11].IN1
SR[9] => Selector10.IN119
SR[9] => opOSR[10].IN1
SR[8] => Selector9.IN119
SR[8] => opOSR[9].IN1
SR[7] => Selector8.IN119
SR[7] => opOSR[8].IN1
SR[6] => Selector7.IN119
SR[6] => opOSR[7].IN1
SR[5] => Selector6.IN119
SR[5] => opOSR[6].IN1
SR[4] => Selector5.IN119
SR[4] => opOSR[5].IN1
SR[3] => Selector4.IN119
SR[3] => opOSR[4].IN1
SR[2] => Selector3.IN119
SR[2] => opOSR[3].IN1
SR[1] => Selector2.IN119
SR[1] => opOSR[2].IN1
SR[0] => Selector1.IN119
SR[0] => opOSR[1].IN1
UF => ~NO_FANOUT~
LAC[12] <= lacREG[12].DB_MAX_OUTPUT_PORT_TYPE
LAC[11] <= lacREG[11].DB_MAX_OUTPUT_PORT_TYPE
LAC[10] <= lacREG[10].DB_MAX_OUTPUT_PORT_TYPE
LAC[9] <= lacREG[9].DB_MAX_OUTPUT_PORT_TYPE
LAC[8] <= lacREG[8].DB_MAX_OUTPUT_PORT_TYPE
LAC[7] <= lacREG[7].DB_MAX_OUTPUT_PORT_TYPE
LAC[6] <= lacREG[6].DB_MAX_OUTPUT_PORT_TYPE
LAC[5] <= lacREG[5].DB_MAX_OUTPUT_PORT_TYPE
LAC[4] <= lacREG[4].DB_MAX_OUTPUT_PORT_TYPE
LAC[3] <= lacREG[3].DB_MAX_OUTPUT_PORT_TYPE
LAC[2] <= lacREG[2].DB_MAX_OUTPUT_PORT_TYPE
LAC[1] <= lacREG[1].DB_MAX_OUTPUT_PORT_TYPE
LAC[0] <= lacREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eCTRLFF:iCTRLFF
sys.rst => ctrlffREG.ACLR
sys.clk => ctrlffREG.CLK
ctrlffop.ctrlffopNOP => Selector0.IN2
ctrlffop.ctrlffopCLR => Selector0.IN3
ctrlffop.ctrlffopSET => Selector0.IN4
CTRLFF <= ctrlffREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE
sys.rst => eaeREG[24].ACLR
sys.rst => eaeREG[23].ACLR
sys.rst => eaeREG[22].ACLR
sys.rst => eaeREG[21].ACLR
sys.rst => eaeREG[20].ACLR
sys.rst => eaeREG[19].ACLR
sys.rst => eaeREG[18].ACLR
sys.rst => eaeREG[17].ACLR
sys.rst => eaeREG[16].ACLR
sys.rst => eaeREG[15].ACLR
sys.rst => eaeREG[14].ACLR
sys.rst => eaeREG[13].ACLR
sys.rst => eaeREG[12].ACLR
sys.rst => eaeREG[11].ACLR
sys.rst => eaeREG[10].ACLR
sys.rst => eaeREG[9].ACLR
sys.rst => eaeREG[8].ACLR
sys.rst => eaeREG[7].ACLR
sys.rst => eaeREG[6].ACLR
sys.rst => eaeREG[5].ACLR
sys.rst => eaeREG[4].ACLR
sys.rst => eaeREG[3].ACLR
sys.rst => eaeREG[2].ACLR
sys.rst => eaeREG[1].ACLR
sys.rst => eaeREG[0].ACLR
sys.clk => eaeREG[24].CLK
sys.clk => eaeREG[23].CLK
sys.clk => eaeREG[22].CLK
sys.clk => eaeREG[21].CLK
sys.clk => eaeREG[20].CLK
sys.clk => eaeREG[19].CLK
sys.clk => eaeREG[18].CLK
sys.clk => eaeREG[17].CLK
sys.clk => eaeREG[16].CLK
sys.clk => eaeREG[15].CLK
sys.clk => eaeREG[14].CLK
sys.clk => eaeREG[13].CLK
sys.clk => eaeREG[12].CLK
sys.clk => eaeREG[11].CLK
sys.clk => eaeREG[10].CLK
sys.clk => eaeREG[9].CLK
sys.clk => eaeREG[8].CLK
sys.clk => eaeREG[7].CLK
sys.clk => eaeREG[6].CLK
sys.clk => eaeREG[5].CLK
sys.clk => eaeREG[4].CLK
sys.clk => eaeREG[3].CLK
sys.clk => eaeREG[2].CLK
sys.clk => eaeREG[1].CLK
sys.clk => eaeREG[0].CLK
eaeOP => eaeREG[0].ENA
eaeOP => eaeREG[1].ENA
eaeOP => eaeREG[2].ENA
eaeOP => eaeREG[3].ENA
eaeOP => eaeREG[4].ENA
eaeOP => eaeREG[5].ENA
eaeOP => eaeREG[6].ENA
eaeOP => eaeREG[7].ENA
eaeOP => eaeREG[8].ENA
eaeOP => eaeREG[9].ENA
eaeOP => eaeREG[10].ENA
eaeOP => eaeREG[11].ENA
eaeOP => eaeREG[12].ENA
eaeOP => eaeREG[13].ENA
eaeOP => eaeREG[14].ENA
eaeOP => eaeREG[15].ENA
eaeOP => eaeREG[16].ENA
eaeOP => eaeREG[17].ENA
eaeOP => eaeREG[18].ENA
eaeOP => eaeREG[19].ENA
eaeOP => eaeREG[20].ENA
eaeOP => eaeREG[21].ENA
eaeOP => eaeREG[22].ENA
eaeOP => eaeREG[23].ENA
eaeOP => eaeREG[24].ENA
MD[11] => Mult0.IN11
MD[10] => Mult0.IN10
MD[9] => Mult0.IN9
MD[8] => Mult0.IN8
MD[7] => Mult0.IN7
MD[6] => Mult0.IN6
MD[5] => Mult0.IN5
MD[4] => Mult0.IN4
MD[3] => Mult0.IN3
MD[2] => Mult0.IN2
MD[1] => Mult0.IN1
MD[0] => Mult0.IN0
MQ[11] => Mult0.IN23
MQ[10] => Mult0.IN22
MQ[9] => Mult0.IN21
MQ[8] => Mult0.IN20
MQ[7] => Mult0.IN19
MQ[6] => Mult0.IN18
MQ[5] => Mult0.IN17
MQ[4] => Mult0.IN16
MQ[3] => Mult0.IN15
MQ[2] => Mult0.IN14
MQ[1] => Mult0.IN13
MQ[0] => Mult0.IN12
AC[11] => Add0.IN48
AC[10] => Add0.IN47
AC[9] => Add0.IN46
AC[8] => Add0.IN45
AC[7] => Add0.IN44
AC[6] => Add0.IN43
AC[5] => Add0.IN42
AC[4] => Add0.IN41
AC[3] => Add0.IN40
AC[2] => Add0.IN39
AC[1] => Add0.IN38
AC[0] => Add0.IN37
EAE[24] <= eaeREG[24].DB_MAX_OUTPUT_PORT_TYPE
EAE[23] <= eaeREG[23].DB_MAX_OUTPUT_PORT_TYPE
EAE[22] <= eaeREG[22].DB_MAX_OUTPUT_PORT_TYPE
EAE[21] <= eaeREG[21].DB_MAX_OUTPUT_PORT_TYPE
EAE[20] <= eaeREG[20].DB_MAX_OUTPUT_PORT_TYPE
EAE[19] <= eaeREG[19].DB_MAX_OUTPUT_PORT_TYPE
EAE[18] <= eaeREG[18].DB_MAX_OUTPUT_PORT_TYPE
EAE[17] <= eaeREG[17].DB_MAX_OUTPUT_PORT_TYPE
EAE[16] <= eaeREG[16].DB_MAX_OUTPUT_PORT_TYPE
EAE[15] <= eaeREG[15].DB_MAX_OUTPUT_PORT_TYPE
EAE[14] <= eaeREG[14].DB_MAX_OUTPUT_PORT_TYPE
EAE[13] <= eaeREG[13].DB_MAX_OUTPUT_PORT_TYPE
EAE[12] <= eaeREG[12].DB_MAX_OUTPUT_PORT_TYPE
EAE[11] <= eaeREG[11].DB_MAX_OUTPUT_PORT_TYPE
EAE[10] <= eaeREG[10].DB_MAX_OUTPUT_PORT_TYPE
EAE[9] <= eaeREG[9].DB_MAX_OUTPUT_PORT_TYPE
EAE[8] <= eaeREG[8].DB_MAX_OUTPUT_PORT_TYPE
EAE[7] <= eaeREG[7].DB_MAX_OUTPUT_PORT_TYPE
EAE[6] <= eaeREG[6].DB_MAX_OUTPUT_PORT_TYPE
EAE[5] <= eaeREG[5].DB_MAX_OUTPUT_PORT_TYPE
EAE[4] <= eaeREG[4].DB_MAX_OUTPUT_PORT_TYPE
EAE[3] <= eaeREG[3].DB_MAX_OUTPUT_PORT_TYPE
EAE[2] <= eaeREG[2].DB_MAX_OUTPUT_PORT_TYPE
EAE[1] <= eaeREG[1].DB_MAX_OUTPUT_PORT_TYPE
EAE[0] <= eaeREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE
sys.rst => emodeREG.ACLR
sys.clk => emodeREG.CLK
emodeOP.emodeopNOP => Selector0.IN2
emodeOP.emodeopCLR => Selector0.IN3
emodeOP.emodeopSET => Selector0.IN4
EMODE <= emodeREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eFZ:iFZ
sys.rst => fzREG.ACLR
sys.clk => fzREG.CLK
fzOP.fzopNOP => Selector0.IN2
fzOP.fzopCLR => Selector0.IN3
fzOP.fzopSET => Selector0.IN4
FZ <= fzREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eGTF:iGTF
sys.rst => gtfREG.ACLR
sys.clk => gtfREG.CLK
gtfOP.gtfopNOP => Selector0.IN2
gtfOP.gtfopCLR => Selector0.IN3
gtfOP.gtfopSET => Selector0.IN4
gtfOP.gtfopAC1 => Selector0.IN5
AC[11] => ~NO_FANOUT~
AC[10] => ~NO_FANOUT~
AC[9] => ~NO_FANOUT~
AC[8] => ~NO_FANOUT~
AC[7] => ~NO_FANOUT~
AC[6] => ~NO_FANOUT~
AC[5] => ~NO_FANOUT~
AC[4] => ~NO_FANOUT~
AC[3] => ~NO_FANOUT~
AC[2] => ~NO_FANOUT~
AC[1] => Selector0.IN6
AC[0] => ~NO_FANOUT~
GTF <= gtfREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eHLTTRP:iHLTTRP
sys.rst => hlttrpREG.ACLR
sys.clk => hlttrpREG.CLK
hlttrpOP.hlttrpopNOP => Selector0.IN2
hlttrpOP.hlttrpopCLR => Selector0.IN3
hlttrpOP.hlttrpopSET => Selector0.IN4
HLTTRP <= hlttrpREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePC:iPC
sys.rst => pcREG[11].ACLR
sys.rst => pcREG[10].ACLR
sys.rst => pcREG[9].ACLR
sys.rst => pcREG[8].ACLR
sys.rst => pcREG[7].ACLR
sys.rst => pcREG[6].ACLR
sys.rst => pcREG[5].ACLR
sys.rst => pcREG[4].ACLR
sys.rst => pcREG[3].ACLR
sys.rst => pcREG[2].ACLR
sys.rst => pcREG[1].ACLR
sys.rst => pcREG[0].ACLR
sys.clk => pcREG[11].CLK
sys.clk => pcREG[10].CLK
sys.clk => pcREG[9].CLK
sys.clk => pcREG[8].CLK
sys.clk => pcREG[7].CLK
sys.clk => pcREG[6].CLK
sys.clk => pcREG[5].CLK
sys.clk => pcREG[4].CLK
sys.clk => pcREG[3].CLK
sys.clk => pcREG[2].CLK
sys.clk => pcREG[1].CLK
sys.clk => pcREG[0].CLK
pcOP.pcopNOP => addMUX2.IN0
pcOP.pcop0000 => addMUX2.IN0
pcOP.pcop0001 => WideOr0.IN0
pcOP.pcop0001 => addMUX2.IN1
pcOP.pcop7777 => Selector0.IN10
pcOP.pcop7777 => Selector1.IN10
pcOP.pcop7777 => Selector2.IN10
pcOP.pcop7777 => Selector3.IN10
pcOP.pcop7777 => Selector4.IN10
pcOP.pcop7777 => Selector5.IN9
pcOP.pcop7777 => Selector6.IN9
pcOP.pcop7777 => Selector7.IN9
pcOP.pcop7777 => Selector8.IN9
pcOP.pcop7777 => Selector9.IN9
pcOP.pcop7777 => Selector10.IN9
pcOP.pcop7777 => Selector11.IN9
pcOP.pcopINC => WideOr0.IN1
pcOP.pcopINC => addMUX2.IN1
pcOP.pcopMA => addMUX2.IN0
pcOP.pcopMAP1 => WideOr0.IN2
pcOP.pcopMAP1 => addMUX2.IN1
pcOP.pcopMB => addMUX2.IN0
pcOP.pcopMBP1 => WideOr0.IN3
pcOP.pcopMBP1 => addMUX2.IN1
pcOP.pcopMD => addMUX2.IN0
pcOP.pcopMDP1 => WideOr0.IN4
pcOP.pcopMDP1 => addMUX2.IN1
pcOP.pcopSR => Selector0.IN11
pcOP.pcopSR => Selector1.IN11
pcOP.pcopSR => Selector2.IN11
pcOP.pcopSR => Selector3.IN11
pcOP.pcopSR => Selector4.IN11
pcOP.pcopSR => Selector5.IN10
pcOP.pcopSR => Selector6.IN10
pcOP.pcopSR => Selector7.IN10
pcOP.pcopSR => Selector8.IN10
pcOP.pcopSR => Selector9.IN10
pcOP.pcopSR => Selector10.IN10
pcOP.pcopSR => Selector11.IN10
pcOP.pcopZP => addMUX2.IN0
pcOP.pcopCP => addMUX2.IN0
pcOP.pcopZPP1 => WideOr0.IN5
pcOP.pcopZPP1 => addMUX2.IN1
pcOP.pcopCPP1 => WideOr0.IN6
pcOP.pcopCPP1 => addMUX2.IN1
IR[11] => Selector11.IN16
IR[11] => Selector11.IN17
IR[10] => Selector10.IN16
IR[10] => Selector10.IN17
IR[9] => Selector9.IN16
IR[9] => Selector9.IN17
IR[8] => Selector8.IN16
IR[8] => Selector8.IN17
IR[7] => Selector7.IN16
IR[7] => Selector7.IN17
IR[6] => Selector6.IN16
IR[6] => Selector6.IN17
IR[5] => Selector5.IN16
IR[5] => Selector5.IN17
IR[4] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[0] => ~NO_FANOUT~
MA[11] => Selector11.IN11
MA[10] => Selector10.IN11
MA[9] => Selector9.IN11
MA[8] => Selector8.IN11
MA[7] => Selector7.IN11
MA[6] => Selector6.IN11
MA[5] => Selector5.IN11
MA[4] => Selector4.IN16
MA[4] => Selector4.IN17
MA[3] => Selector3.IN16
MA[3] => Selector3.IN17
MA[2] => Selector2.IN16
MA[2] => Selector2.IN17
MA[1] => Selector1.IN16
MA[1] => Selector1.IN17
MA[0] => Selector0.IN16
MA[0] => Selector0.IN17
MB[11] => Selector11.IN12
MB[10] => Selector10.IN12
MB[9] => Selector9.IN12
MB[8] => Selector8.IN12
MB[7] => Selector7.IN12
MB[6] => Selector6.IN12
MB[5] => Selector5.IN12
MB[4] => Selector4.IN12
MB[3] => Selector3.IN12
MB[2] => Selector2.IN12
MB[1] => Selector1.IN12
MB[0] => Selector0.IN12
MD[11] => Selector11.IN13
MD[10] => Selector10.IN13
MD[9] => Selector9.IN13
MD[8] => Selector8.IN13
MD[7] => Selector7.IN13
MD[6] => Selector6.IN13
MD[5] => Selector5.IN13
MD[4] => Selector4.IN13
MD[3] => Selector3.IN13
MD[2] => Selector2.IN13
MD[1] => Selector1.IN13
MD[0] => Selector0.IN13
SR[11] => Selector11.IN14
SR[10] => Selector10.IN14
SR[9] => Selector9.IN14
SR[8] => Selector8.IN14
SR[7] => Selector7.IN14
SR[6] => Selector6.IN14
SR[5] => Selector5.IN14
SR[4] => Selector4.IN14
SR[3] => Selector3.IN14
SR[2] => Selector2.IN14
SR[1] => Selector1.IN14
SR[0] => Selector0.IN14
PC[11] <= pcREG[11].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= pcREG[10].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= pcREG[9].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= pcREG[8].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= pcREG[7].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= pcREG[6].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= pcREG[5].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= pcREG[4].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= pcREG[3].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= pcREG[2].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= pcREG[1].DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= pcREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ
sys.rst => mqREG[11].ACLR
sys.rst => mqREG[10].ACLR
sys.rst => mqREG[9].ACLR
sys.rst => mqREG[8].ACLR
sys.rst => mqREG[7].ACLR
sys.rst => mqREG[6].ACLR
sys.rst => mqREG[5].ACLR
sys.rst => mqREG[4].ACLR
sys.rst => mqREG[3].ACLR
sys.rst => mqREG[2].ACLR
sys.rst => mqREG[1].ACLR
sys.rst => mqREG[0].ACLR
sys.clk => mqREG[11].CLK
sys.clk => mqREG[10].CLK
sys.clk => mqREG[9].CLK
sys.clk => mqREG[8].CLK
sys.clk => mqREG[7].CLK
sys.clk => mqREG[6].CLK
sys.clk => mqREG[5].CLK
sys.clk => mqREG[4].CLK
sys.clk => mqREG[3].CLK
sys.clk => mqREG[2].CLK
sys.clk => mqREG[1].CLK
sys.clk => mqREG[0].CLK
mqOP.mqopNOP => WideOr0.IN0
mqOP.mqopNOP => addMUX2.IN0
mqOP.mqopCLR => WideOr0.IN1
mqOP.mqopCLR => Selector1.IN7
mqOP.mqopCLR => Selector2.IN5
mqOP.mqopCLR => Selector3.IN5
mqOP.mqopCLR => Selector4.IN5
mqOP.mqopCLR => Selector5.IN5
mqOP.mqopCLR => Selector6.IN5
mqOP.mqopCLR => Selector7.IN5
mqOP.mqopCLR => Selector8.IN5
mqOP.mqopCLR => Selector9.IN5
mqOP.mqopCLR => Selector10.IN5
mqOP.mqopCLR => Selector11.IN5
mqOP.mqopCLR => Selector12.IN7
mqOP.mqopSET => WideOr0.IN2
mqOP.mqopSET => Selector1.IN8
mqOP.mqopSET => Selector2.IN6
mqOP.mqopSET => Selector3.IN6
mqOP.mqopSET => Selector4.IN6
mqOP.mqopSET => Selector5.IN6
mqOP.mqopSET => Selector6.IN6
mqOP.mqopSET => Selector7.IN6
mqOP.mqopSET => Selector8.IN6
mqOP.mqopSET => Selector9.IN6
mqOP.mqopSET => Selector10.IN6
mqOP.mqopSET => Selector11.IN6
mqOP.mqopSET => Selector12.IN8
mqOP.mqopSHL0 => WideOr0.IN3
mqOP.mqopSHL0 => Selector1.IN9
mqOP.mqopSHL0 => Selector2.IN7
mqOP.mqopSHL0 => Selector3.IN7
mqOP.mqopSHL0 => Selector4.IN7
mqOP.mqopSHL0 => Selector5.IN7
mqOP.mqopSHL0 => Selector6.IN7
mqOP.mqopSHL0 => Selector7.IN7
mqOP.mqopSHL0 => Selector8.IN7
mqOP.mqopSHL0 => Selector9.IN7
mqOP.mqopSHL0 => Selector10.IN7
mqOP.mqopSHL0 => Selector11.IN7
mqOP.mqopSHL0 => Selector12.IN9
mqOP.mqopSHL1 => WideOr0.IN4
mqOP.mqopSHL1 => Selector1.IN10
mqOP.mqopSHL1 => Selector2.IN8
mqOP.mqopSHL1 => Selector3.IN8
mqOP.mqopSHL1 => Selector4.IN8
mqOP.mqopSHL1 => Selector5.IN8
mqOP.mqopSHL1 => Selector6.IN8
mqOP.mqopSHL1 => Selector7.IN8
mqOP.mqopSHL1 => Selector8.IN8
mqOP.mqopSHL1 => Selector9.IN8
mqOP.mqopSHL1 => Selector10.IN8
mqOP.mqopSHL1 => Selector11.IN8
mqOP.mqopSHL1 => Selector12.IN10
mqOP.mqopAC => WideOr0.IN5
mqOP.mqopAC => addMUX2.IN0
mqOP.mqopMD => WideOr0.IN6
mqOP.mqopMD => Selector1.IN11
mqOP.mqopMD => Selector2.IN9
mqOP.mqopMD => Selector3.IN9
mqOP.mqopMD => Selector4.IN9
mqOP.mqopMD => Selector5.IN9
mqOP.mqopMD => Selector6.IN9
mqOP.mqopMD => Selector7.IN9
mqOP.mqopMD => Selector8.IN9
mqOP.mqopMD => Selector9.IN9
mqOP.mqopMD => Selector10.IN9
mqOP.mqopMD => Selector11.IN9
mqOP.mqopMD => Selector12.IN11
mqOP.mqopADDMD => addMUX1[0].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[1].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[2].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[3].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[4].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[5].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[6].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[7].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[8].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[9].OUTPUTSELECT
mqOP.mqopADDMD => addMUX1[10].OUTPUTSELECT
mqOP.mqopADDMD => Selector0.IN4
mqOP.mqopADDMD => addMUX2.IN1
mqOP.mqopACP1 => addMUX1.IN0
mqOP.mqopACP1 => addMUX2.IN1
mqOP.mqopNEGAC => addMUX1.IN1
mqOP.mqopNEGAC => Selector1.IN12
mqOP.mqopNEGAC => Selector2.IN10
mqOP.mqopNEGAC => Selector3.IN10
mqOP.mqopNEGAC => Selector4.IN10
mqOP.mqopNEGAC => Selector5.IN10
mqOP.mqopNEGAC => Selector6.IN10
mqOP.mqopNEGAC => Selector7.IN10
mqOP.mqopNEGAC => Selector8.IN10
mqOP.mqopNEGAC => Selector9.IN10
mqOP.mqopNEGAC => Selector10.IN10
mqOP.mqopNEGAC => Selector11.IN10
mqOP.mqopNEGAC => Selector12.IN12
mqOP.mqopEAE => WideOr0.IN7
mqOP.mqopEAE => Selector1.IN13
mqOP.mqopEAE => Selector2.IN11
mqOP.mqopEAE => Selector3.IN11
mqOP.mqopEAE => Selector4.IN11
mqOP.mqopEAE => Selector5.IN11
mqOP.mqopEAE => Selector6.IN11
mqOP.mqopEAE => Selector7.IN11
mqOP.mqopEAE => Selector8.IN11
mqOP.mqopEAE => Selector9.IN11
mqOP.mqopEAE => Selector10.IN11
mqOP.mqopEAE => Selector11.IN11
mqOP.mqopEAE => Selector12.IN13
mqOP.mqopSHR0 => WideOr0.IN8
mqOP.mqopSHR0 => Selector1.IN14
mqOP.mqopSHR0 => Selector2.IN12
mqOP.mqopSHR0 => Selector3.IN12
mqOP.mqopSHR0 => Selector4.IN12
mqOP.mqopSHR0 => Selector5.IN12
mqOP.mqopSHR0 => Selector6.IN12
mqOP.mqopSHR0 => Selector7.IN12
mqOP.mqopSHR0 => Selector8.IN12
mqOP.mqopSHR0 => Selector9.IN12
mqOP.mqopSHR0 => Selector10.IN12
mqOP.mqopSHR0 => Selector11.IN12
mqOP.mqopSHR0 => Selector12.IN14
mqOP.mqopSHR1 => WideOr0.IN9
mqOP.mqopSHR1 => Selector1.IN15
mqOP.mqopSHR1 => Selector2.IN13
mqOP.mqopSHR1 => Selector3.IN13
mqOP.mqopSHR1 => Selector4.IN13
mqOP.mqopSHR1 => Selector5.IN13
mqOP.mqopSHR1 => Selector6.IN13
mqOP.mqopSHR1 => Selector7.IN13
mqOP.mqopSHR1 => Selector8.IN13
mqOP.mqopSHR1 => Selector9.IN13
mqOP.mqopSHR1 => Selector10.IN13
mqOP.mqopSHR1 => Selector11.IN13
mqOP.mqopSHR1 => Selector12.IN15
AC[11] => Selector12.IN16
AC[11] => Selector12.IN4
AC[10] => Selector11.IN14
AC[10] => Selector11.IN2
AC[9] => Selector10.IN14
AC[9] => Selector10.IN2
AC[8] => Selector9.IN14
AC[8] => Selector9.IN2
AC[7] => Selector8.IN14
AC[7] => Selector8.IN2
AC[6] => Selector7.IN14
AC[6] => Selector7.IN2
AC[5] => Selector6.IN14
AC[5] => Selector6.IN2
AC[4] => Selector5.IN14
AC[4] => Selector5.IN2
AC[3] => Selector4.IN14
AC[3] => Selector4.IN2
AC[2] => Selector3.IN14
AC[2] => Selector3.IN2
AC[1] => Selector2.IN14
AC[1] => Selector2.IN2
AC[0] => Selector1.IN16
AC[0] => Selector1.IN4
MD[11] => Selector0.IN5
MD[11] => Selector12.IN17
MD[10] => addMUX1[10].DATAB
MD[10] => Selector11.IN15
MD[9] => addMUX1[9].DATAB
MD[9] => Selector10.IN15
MD[8] => addMUX1[8].DATAB
MD[8] => Selector9.IN15
MD[7] => addMUX1[7].DATAB
MD[7] => Selector8.IN15
MD[6] => addMUX1[6].DATAB
MD[6] => Selector7.IN15
MD[5] => addMUX1[5].DATAB
MD[5] => Selector6.IN15
MD[4] => addMUX1[4].DATAB
MD[4] => Selector5.IN15
MD[3] => addMUX1[3].DATAB
MD[3] => Selector4.IN15
MD[2] => addMUX1[2].DATAB
MD[2] => Selector3.IN15
MD[1] => addMUX1[1].DATAB
MD[1] => Selector2.IN15
MD[0] => addMUX1[0].DATAB
MD[0] => Selector1.IN17
EAE[24] => Selector12.IN21
EAE[23] => Selector11.IN21
EAE[22] => Selector10.IN21
EAE[21] => Selector9.IN21
EAE[20] => Selector8.IN21
EAE[19] => Selector7.IN21
EAE[18] => Selector6.IN21
EAE[17] => Selector5.IN21
EAE[16] => Selector4.IN21
EAE[15] => Selector3.IN21
EAE[14] => Selector2.IN21
EAE[13] => Selector1.IN21
EAE[12] => ~NO_FANOUT~
EAE[11] => ~NO_FANOUT~
EAE[10] => ~NO_FANOUT~
EAE[9] => ~NO_FANOUT~
EAE[8] => ~NO_FANOUT~
EAE[7] => ~NO_FANOUT~
EAE[6] => ~NO_FANOUT~
EAE[5] => ~NO_FANOUT~
EAE[4] => ~NO_FANOUT~
EAE[3] => ~NO_FANOUT~
EAE[2] => ~NO_FANOUT~
EAE[1] => ~NO_FANOUT~
EAE[0] => ~NO_FANOUT~
MQ[11] <= mqREG[11].DB_MAX_OUTPUT_PORT_TYPE
MQ[10] <= mqREG[10].DB_MAX_OUTPUT_PORT_TYPE
MQ[9] <= mqREG[9].DB_MAX_OUTPUT_PORT_TYPE
MQ[8] <= mqREG[8].DB_MAX_OUTPUT_PORT_TYPE
MQ[7] <= mqREG[7].DB_MAX_OUTPUT_PORT_TYPE
MQ[6] <= mqREG[6].DB_MAX_OUTPUT_PORT_TYPE
MQ[5] <= mqREG[5].DB_MAX_OUTPUT_PORT_TYPE
MQ[4] <= mqREG[4].DB_MAX_OUTPUT_PORT_TYPE
MQ[3] <= mqREG[3].DB_MAX_OUTPUT_PORT_TYPE
MQ[2] <= mqREG[2].DB_MAX_OUTPUT_PORT_TYPE
MQ[1] <= mqREG[1].DB_MAX_OUTPUT_PORT_TYPE
MQ[0] <= mqREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA
sys.rst => mqaREG[11].ACLR
sys.rst => mqaREG[10].ACLR
sys.rst => mqaREG[9].ACLR
sys.rst => mqaREG[8].ACLR
sys.rst => mqaREG[7].ACLR
sys.rst => mqaREG[6].ACLR
sys.rst => mqaREG[5].ACLR
sys.rst => mqaREG[4].ACLR
sys.rst => mqaREG[3].ACLR
sys.rst => mqaREG[2].ACLR
sys.rst => mqaREG[1].ACLR
sys.rst => mqaREG[0].ACLR
sys.clk => mqaREG[11].CLK
sys.clk => mqaREG[10].CLK
sys.clk => mqaREG[9].CLK
sys.clk => mqaREG[8].CLK
sys.clk => mqaREG[7].CLK
sys.clk => mqaREG[6].CLK
sys.clk => mqaREG[5].CLK
sys.clk => mqaREG[4].CLK
sys.clk => mqaREG[3].CLK
sys.clk => mqaREG[2].CLK
sys.clk => mqaREG[1].CLK
sys.clk => mqaREG[0].CLK
mqaOP.mqaopNOP => Selector0.IN1
mqaOP.mqaopNOP => Selector1.IN1
mqaOP.mqaopNOP => Selector2.IN1
mqaOP.mqaopNOP => Selector3.IN1
mqaOP.mqaopNOP => Selector4.IN1
mqaOP.mqaopNOP => Selector5.IN1
mqaOP.mqaopNOP => Selector6.IN1
mqaOP.mqaopNOP => Selector7.IN1
mqaOP.mqaopNOP => Selector8.IN1
mqaOP.mqaopNOP => Selector9.IN1
mqaOP.mqaopNOP => Selector10.IN1
mqaOP.mqaopNOP => Selector11.IN2
mqaOP.mqaopCLR => Selector0.IN2
mqaOP.mqaopCLR => Selector1.IN2
mqaOP.mqaopCLR => Selector2.IN2
mqaOP.mqaopCLR => Selector3.IN2
mqaOP.mqaopCLR => Selector4.IN2
mqaOP.mqaopCLR => Selector5.IN2
mqaOP.mqaopCLR => Selector6.IN2
mqaOP.mqaopCLR => Selector7.IN2
mqaOP.mqaopCLR => Selector8.IN2
mqaOP.mqaopCLR => Selector9.IN2
mqaOP.mqaopCLR => Selector10.IN2
mqaOP.mqaopCLR => mqaMUX.IN0
mqaOP.mqaopMQ => Selector0.IN3
mqaOP.mqaopMQ => Selector1.IN3
mqaOP.mqaopMQ => Selector2.IN3
mqaOP.mqaopMQ => Selector3.IN3
mqaOP.mqaopMQ => Selector4.IN3
mqaOP.mqaopMQ => Selector5.IN3
mqaOP.mqaopMQ => Selector6.IN3
mqaOP.mqaopMQ => Selector7.IN3
mqaOP.mqaopMQ => Selector8.IN3
mqaOP.mqaopMQ => Selector9.IN3
mqaOP.mqaopMQ => Selector10.IN3
mqaOP.mqaopMQ => Selector11.IN3
mqaOP.mqaopSHL => Selector0.IN4
mqaOP.mqaopSHL => Selector1.IN4
mqaOP.mqaopSHL => Selector2.IN4
mqaOP.mqaopSHL => Selector3.IN4
mqaOP.mqaopSHL => Selector4.IN4
mqaOP.mqaopSHL => Selector5.IN4
mqaOP.mqaopSHL => Selector6.IN4
mqaOP.mqaopSHL => Selector7.IN4
mqaOP.mqaopSHL => Selector8.IN4
mqaOP.mqaopSHL => Selector9.IN4
mqaOP.mqaopSHL => Selector10.IN4
mqaOP.mqaopSHL => mqaMUX.IN1
MQ[11] => Selector11.IN4
MQ[10] => Selector10.IN5
MQ[9] => Selector9.IN5
MQ[8] => Selector8.IN5
MQ[7] => Selector7.IN5
MQ[6] => Selector6.IN5
MQ[5] => Selector5.IN5
MQ[4] => Selector4.IN5
MQ[3] => Selector3.IN5
MQ[2] => Selector2.IN5
MQ[1] => Selector1.IN5
MQ[0] => Selector0.IN5
MQA[11] <= mqaREG[11].DB_MAX_OUTPUT_PORT_TYPE
MQA[10] <= mqaREG[10].DB_MAX_OUTPUT_PORT_TYPE
MQA[9] <= mqaREG[9].DB_MAX_OUTPUT_PORT_TYPE
MQA[8] <= mqaREG[8].DB_MAX_OUTPUT_PORT_TYPE
MQA[7] <= mqaREG[7].DB_MAX_OUTPUT_PORT_TYPE
MQA[6] <= mqaREG[6].DB_MAX_OUTPUT_PORT_TYPE
MQA[5] <= mqaREG[5].DB_MAX_OUTPUT_PORT_TYPE
MQA[4] <= mqaREG[4].DB_MAX_OUTPUT_PORT_TYPE
MQA[3] <= mqaREG[3].DB_MAX_OUTPUT_PORT_TYPE
MQA[2] <= mqaREG[2].DB_MAX_OUTPUT_PORT_TYPE
MQA[1] <= mqaREG[1].DB_MAX_OUTPUT_PORT_TYPE
MQA[0] <= mqaREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIE:iIE
sys.rst => ieREG.ACLR
sys.clk => ieREG.CLK
ieOP.ieopNOP => Selector0.IN2
ieOP.ieopCLR => Selector0.IN3
ieOP.ieopSET => Selector0.IN4
IE <= ieREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eII:iII
sys.rst => iiREG.ACLR
sys.clk => iiREG.CLK
iiOP.iiopNOP => Selector0.IN2
iiOP.iiopCLR => Selector0.IN3
iiOP.iiopSET => Selector0.IN4
II <= iiREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP
sys.rst => usrtrpREG.ACLR
sys.clk => usrtrpREG.CLK
usrtrpOP.usrtrpopNOP => Selector0.IN2
usrtrpOP.usrtrpopCLR => Selector0.IN3
usrtrpOP.usrtrpopSET => Selector0.IN4
USRTRP <= usrtrpREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIR:iIR
sys.rst => irREG[11].ACLR
sys.rst => irREG[10].ACLR
sys.rst => irREG[9].ACLR
sys.rst => irREG[8].ACLR
sys.rst => irREG[7].ACLR
sys.rst => irREG[6].ACLR
sys.rst => irREG[5].ACLR
sys.rst => irREG[4].ACLR
sys.rst => irREG[3].ACLR
sys.rst => irREG[2].ACLR
sys.rst => irREG[1].ACLR
sys.rst => irREG[0].ACLR
sys.clk => irREG[11].CLK
sys.clk => irREG[10].CLK
sys.clk => irREG[9].CLK
sys.clk => irREG[8].CLK
sys.clk => irREG[7].CLK
sys.clk => irREG[6].CLK
sys.clk => irREG[5].CLK
sys.clk => irREG[4].CLK
sys.clk => irREG[3].CLK
sys.clk => irREG[2].CLK
sys.clk => irREG[1].CLK
sys.clk => irREG[0].CLK
irOP => irREG[0].ENA
irOP => irREG[1].ENA
irOP => irREG[2].ENA
irOP => irREG[3].ENA
irOP => irREG[4].ENA
irOP => irREG[5].ENA
irOP => irREG[6].ENA
irOP => irREG[7].ENA
irOP => irREG[8].ENA
irOP => irREG[9].ENA
irOP => irREG[10].ENA
irOP => irREG[11].ENA
MD[11] => irREG[11].DATAIN
MD[10] => irREG[10].DATAIN
MD[9] => irREG[9].DATAIN
MD[8] => irREG[8].DATAIN
MD[7] => irREG[7].DATAIN
MD[6] => irREG[6].DATAIN
MD[5] => irREG[5].DATAIN
MD[4] => irREG[4].DATAIN
MD[3] => irREG[3].DATAIN
MD[2] => irREG[2].DATAIN
MD[1] => irREG[1].DATAIN
MD[0] => irREG[0].DATAIN
IR[11] <= irREG[11].DB_MAX_OUTPUT_PORT_TYPE
IR[10] <= irREG[10].DB_MAX_OUTPUT_PORT_TYPE
IR[9] <= irREG[9].DB_MAX_OUTPUT_PORT_TYPE
IR[8] <= irREG[8].DB_MAX_OUTPUT_PORT_TYPE
IR[7] <= irREG[7].DB_MAX_OUTPUT_PORT_TYPE
IR[6] <= irREG[6].DB_MAX_OUTPUT_PORT_TYPE
IR[5] <= irREG[5].DB_MAX_OUTPUT_PORT_TYPE
IR[4] <= irREG[4].DB_MAX_OUTPUT_PORT_TYPE
IR[3] <= irREG[3].DB_MAX_OUTPUT_PORT_TYPE
IR[2] <= irREG[2].DB_MAX_OUTPUT_PORT_TYPE
IR[1] <= irREG[1].DB_MAX_OUTPUT_PORT_TYPE
IR[0] <= irREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMA:iMA
sys.rst => maREG[11].ACLR
sys.rst => maREG[10].ACLR
sys.rst => maREG[9].ACLR
sys.rst => maREG[8].ACLR
sys.rst => maREG[7].ACLR
sys.rst => maREG[6].ACLR
sys.rst => maREG[5].ACLR
sys.rst => maREG[4].ACLR
sys.rst => maREG[3].ACLR
sys.rst => maREG[2].ACLR
sys.rst => maREG[1].ACLR
sys.rst => maREG[0].ACLR
sys.clk => maREG[11].CLK
sys.clk => maREG[10].CLK
sys.clk => maREG[9].CLK
sys.clk => maREG[8].CLK
sys.clk => maREG[7].CLK
sys.clk => maREG[6].CLK
sys.clk => maREG[5].CLK
sys.clk => maREG[4].CLK
sys.clk => maREG[3].CLK
sys.clk => maREG[2].CLK
sys.clk => maREG[1].CLK
sys.clk => maREG[0].CLK
maOP.maopNOP => addMUX2.IN0
maOP.maop0000 => Selector0.IN7
maOP.maop0000 => Selector1.IN7
maOP.maop0000 => Selector2.IN7
maOP.maop0000 => Selector3.IN7
maOP.maop0000 => Selector4.IN7
maOP.maop0000 => Selector5.IN6
maOP.maop0000 => Selector6.IN6
maOP.maop0000 => Selector7.IN6
maOP.maop0000 => Selector8.IN6
maOP.maop0000 => Selector9.IN6
maOP.maop0000 => Selector10.IN6
maOP.maop0000 => Selector11.IN6
maOP.maopINC => WideOr0.IN0
maOP.maopINC => addMUX2.IN1
maOP.maopZP => Selector0.IN8
maOP.maopZP => Selector1.IN8
maOP.maopZP => Selector2.IN8
maOP.maopZP => Selector3.IN8
maOP.maopZP => Selector4.IN8
maOP.maopZP => Selector5.IN7
maOP.maopZP => Selector6.IN7
maOP.maopZP => Selector7.IN7
maOP.maopZP => Selector8.IN7
maOP.maopZP => Selector9.IN7
maOP.maopZP => Selector10.IN7
maOP.maopZP => Selector11.IN7
maOP.maopCP => Selector0.IN9
maOP.maopCP => Selector1.IN9
maOP.maopCP => Selector2.IN9
maOP.maopCP => Selector3.IN9
maOP.maopCP => Selector4.IN9
maOP.maopCP => Selector5.IN8
maOP.maopCP => Selector6.IN8
maOP.maopCP => Selector7.IN8
maOP.maopCP => Selector8.IN8
maOP.maopCP => Selector9.IN8
maOP.maopCP => Selector10.IN8
maOP.maopCP => Selector11.IN8
maOP.maopIR => Selector0.IN10
maOP.maopIR => Selector1.IN10
maOP.maopIR => Selector2.IN10
maOP.maopIR => Selector3.IN10
maOP.maopIR => Selector4.IN10
maOP.maopIR => Selector5.IN9
maOP.maopIR => Selector6.IN9
maOP.maopIR => Selector7.IN9
maOP.maopIR => Selector8.IN9
maOP.maopIR => Selector9.IN9
maOP.maopIR => Selector10.IN9
maOP.maopIR => Selector11.IN9
maOP.maopPC => addMUX2.IN0
maOP.maopPCP1 => WideOr0.IN1
maOP.maopPCP1 => addMUX2.IN1
maOP.maopMB => Selector0.IN11
maOP.maopMB => Selector1.IN11
maOP.maopMB => Selector2.IN11
maOP.maopMB => Selector3.IN11
maOP.maopMB => Selector4.IN11
maOP.maopMB => Selector5.IN10
maOP.maopMB => Selector6.IN10
maOP.maopMB => Selector7.IN10
maOP.maopMB => Selector8.IN10
maOP.maopMB => Selector9.IN10
maOP.maopMB => Selector10.IN10
maOP.maopMB => Selector11.IN10
maOP.maopMD => addMUX2.IN0
maOP.maopMDP1 => WideOr0.IN2
maOP.maopMDP1 => addMUX2.IN1
maOP.maopSP1 => addMUX2.IN0
maOP.maopSP1P1 => WideOr0.IN3
maOP.maopSP1P1 => addMUX2.IN1
maOP.maopSP2 => addMUX2.IN0
maOP.maopSP2P1 => WideOr0.IN4
maOP.maopSP2P1 => addMUX2.IN1
maOP.maopSR => Selector0.IN12
maOP.maopSR => Selector1.IN12
maOP.maopSR => Selector2.IN12
maOP.maopSR => Selector3.IN12
maOP.maopSR => Selector4.IN12
maOP.maopSR => Selector5.IN11
maOP.maopSR => Selector6.IN11
maOP.maopSR => Selector7.IN11
maOP.maopSR => Selector8.IN11
maOP.maopSR => Selector9.IN11
maOP.maopSR => Selector10.IN11
maOP.maopSR => Selector11.IN11
IR[11] => Selector11.IN12
IR[11] => Selector11.IN13
IR[11] => Selector11.IN14
IR[10] => Selector10.IN12
IR[10] => Selector10.IN13
IR[10] => Selector10.IN14
IR[9] => Selector9.IN12
IR[9] => Selector9.IN13
IR[9] => Selector9.IN14
IR[8] => Selector8.IN12
IR[8] => Selector8.IN13
IR[8] => Selector8.IN14
IR[7] => Selector7.IN12
IR[7] => Selector7.IN13
IR[7] => Selector7.IN14
IR[6] => Selector6.IN12
IR[6] => Selector6.IN13
IR[6] => Selector6.IN14
IR[5] => Selector5.IN12
IR[5] => Selector5.IN13
IR[5] => Selector5.IN14
IR[4] => Selector4.IN13
IR[3] => Selector3.IN13
IR[2] => Selector2.IN13
IR[1] => Selector1.IN13
IR[0] => Selector0.IN13
MB[11] => Selector11.IN15
MB[10] => Selector10.IN15
MB[9] => Selector9.IN15
MB[8] => Selector8.IN15
MB[7] => Selector7.IN15
MB[6] => Selector6.IN15
MB[5] => Selector5.IN15
MB[4] => Selector4.IN14
MB[3] => Selector3.IN14
MB[2] => Selector2.IN14
MB[1] => Selector1.IN14
MB[0] => Selector0.IN14
MD[11] => Selector11.IN16
MD[10] => Selector10.IN16
MD[9] => Selector9.IN16
MD[8] => Selector8.IN16
MD[7] => Selector7.IN16
MD[6] => Selector6.IN16
MD[5] => Selector5.IN16
MD[4] => Selector4.IN15
MD[3] => Selector3.IN15
MD[2] => Selector2.IN15
MD[1] => Selector1.IN15
MD[0] => Selector0.IN15
PC[11] => Selector11.IN17
PC[10] => Selector10.IN17
PC[9] => Selector9.IN17
PC[8] => Selector8.IN17
PC[7] => Selector7.IN17
PC[6] => Selector6.IN17
PC[5] => Selector5.IN17
PC[4] => Selector4.IN16
PC[3] => Selector3.IN16
PC[2] => Selector2.IN16
PC[1] => Selector1.IN16
PC[0] => Selector0.IN16
SP1[11] => Selector11.IN18
SP1[10] => Selector10.IN18
SP1[9] => Selector9.IN18
SP1[8] => Selector8.IN18
SP1[7] => Selector7.IN18
SP1[6] => Selector6.IN18
SP1[5] => Selector5.IN18
SP1[4] => Selector4.IN17
SP1[3] => Selector3.IN17
SP1[2] => Selector2.IN17
SP1[1] => Selector1.IN17
SP1[0] => Selector0.IN17
SP2[11] => Selector11.IN19
SP2[10] => Selector10.IN19
SP2[9] => Selector9.IN19
SP2[8] => Selector8.IN19
SP2[7] => Selector7.IN19
SP2[6] => Selector6.IN19
SP2[5] => Selector5.IN19
SP2[4] => Selector4.IN18
SP2[3] => Selector3.IN18
SP2[2] => Selector2.IN18
SP2[1] => Selector1.IN18
SP2[0] => Selector0.IN18
SR[11] => Selector11.IN20
SR[10] => Selector10.IN20
SR[9] => Selector9.IN20
SR[8] => Selector8.IN20
SR[7] => Selector7.IN20
SR[6] => Selector6.IN20
SR[5] => Selector5.IN20
SR[4] => Selector4.IN19
SR[3] => Selector3.IN19
SR[2] => Selector2.IN19
SR[1] => Selector1.IN19
SR[0] => Selector0.IN19
MA[11] <= maREG[11].DB_MAX_OUTPUT_PORT_TYPE
MA[10] <= maREG[10].DB_MAX_OUTPUT_PORT_TYPE
MA[9] <= maREG[9].DB_MAX_OUTPUT_PORT_TYPE
MA[8] <= maREG[8].DB_MAX_OUTPUT_PORT_TYPE
MA[7] <= maREG[7].DB_MAX_OUTPUT_PORT_TYPE
MA[6] <= maREG[6].DB_MAX_OUTPUT_PORT_TYPE
MA[5] <= maREG[5].DB_MAX_OUTPUT_PORT_TYPE
MA[4] <= maREG[4].DB_MAX_OUTPUT_PORT_TYPE
MA[3] <= maREG[3].DB_MAX_OUTPUT_PORT_TYPE
MA[2] <= maREG[2].DB_MAX_OUTPUT_PORT_TYPE
MA[1] <= maREG[1].DB_MAX_OUTPUT_PORT_TYPE
MA[0] <= maREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eMB:iMB
sys.rst => mbREG[11].ACLR
sys.rst => mbREG[10].ACLR
sys.rst => mbREG[9].ACLR
sys.rst => mbREG[8].ACLR
sys.rst => mbREG[7].ACLR
sys.rst => mbREG[6].ACLR
sys.rst => mbREG[5].ACLR
sys.rst => mbREG[4].ACLR
sys.rst => mbREG[3].ACLR
sys.rst => mbREG[2].ACLR
sys.rst => mbREG[1].ACLR
sys.rst => mbREG[0].ACLR
sys.clk => mbREG[11].CLK
sys.clk => mbREG[10].CLK
sys.clk => mbREG[9].CLK
sys.clk => mbREG[8].CLK
sys.clk => mbREG[7].CLK
sys.clk => mbREG[6].CLK
sys.clk => mbREG[5].CLK
sys.clk => mbREG[4].CLK
sys.clk => mbREG[3].CLK
sys.clk => mbREG[2].CLK
sys.clk => mbREG[1].CLK
sys.clk => mbREG[0].CLK
mbOP.mbopNOP => Selector0.IN2
mbOP.mbopNOP => Selector1.IN2
mbOP.mbopNOP => Selector2.IN2
mbOP.mbopNOP => Selector3.IN2
mbOP.mbopNOP => Selector4.IN2
mbOP.mbopNOP => Selector5.IN2
mbOP.mbopNOP => Selector6.IN2
mbOP.mbopNOP => Selector7.IN2
mbOP.mbopNOP => Selector8.IN2
mbOP.mbopNOP => Selector9.IN2
mbOP.mbopNOP => Selector10.IN2
mbOP.mbopNOP => Selector11.IN2
mbOP.mbopAC => Selector0.IN3
mbOP.mbopAC => Selector1.IN3
mbOP.mbopAC => Selector2.IN3
mbOP.mbopAC => Selector3.IN3
mbOP.mbopAC => Selector4.IN3
mbOP.mbopAC => Selector5.IN3
mbOP.mbopAC => Selector6.IN3
mbOP.mbopAC => Selector7.IN3
mbOP.mbopAC => Selector8.IN3
mbOP.mbopAC => Selector9.IN3
mbOP.mbopAC => Selector10.IN3
mbOP.mbopAC => Selector11.IN3
mbOP.mbopMA => Selector0.IN4
mbOP.mbopMA => Selector1.IN4
mbOP.mbopMA => Selector2.IN4
mbOP.mbopMA => Selector3.IN4
mbOP.mbopMA => Selector4.IN4
mbOP.mbopMA => Selector5.IN4
mbOP.mbopMA => Selector6.IN4
mbOP.mbopMA => Selector7.IN4
mbOP.mbopMA => Selector8.IN4
mbOP.mbopMA => Selector9.IN4
mbOP.mbopMA => Selector10.IN4
mbOP.mbopMA => Selector11.IN4
mbOP.mbopMD => addMUX2.IN0
mbOP.mbopMQ => Selector0.IN5
mbOP.mbopMQ => Selector1.IN5
mbOP.mbopMQ => Selector2.IN5
mbOP.mbopMQ => Selector3.IN5
mbOP.mbopMQ => Selector4.IN5
mbOP.mbopMQ => Selector5.IN5
mbOP.mbopMQ => Selector6.IN5
mbOP.mbopMQ => Selector7.IN5
mbOP.mbopMQ => Selector8.IN5
mbOP.mbopMQ => Selector9.IN5
mbOP.mbopMQ => Selector10.IN5
mbOP.mbopMQ => Selector11.IN5
mbOP.mbopMDP1 => addMUX1[11].IN0
mbOP.mbopMDP1 => addMUX2.IN1
mbOP.mbopPC => addMUX2.IN0
mbOP.mbopPCP1 => addMUX1[11].IN1
mbOP.mbopPCP1 => addMUX2.IN1
mbOP.mbopSR => Selector0.IN6
mbOP.mbopSR => Selector1.IN6
mbOP.mbopSR => Selector2.IN6
mbOP.mbopSR => Selector3.IN6
mbOP.mbopSR => Selector4.IN6
mbOP.mbopSR => Selector5.IN6
mbOP.mbopSR => Selector6.IN6
mbOP.mbopSR => Selector7.IN6
mbOP.mbopSR => Selector8.IN6
mbOP.mbopSR => Selector9.IN6
mbOP.mbopSR => Selector10.IN6
mbOP.mbopSR => Selector11.IN6
AC[11] => Selector11.IN7
AC[10] => Selector10.IN7
AC[9] => Selector9.IN7
AC[8] => Selector8.IN7
AC[7] => Selector7.IN7
AC[6] => Selector6.IN7
AC[5] => Selector5.IN7
AC[4] => Selector4.IN7
AC[3] => Selector3.IN7
AC[2] => Selector2.IN7
AC[1] => Selector1.IN7
AC[0] => Selector0.IN7
MA[11] => Selector11.IN8
MA[10] => Selector10.IN8
MA[9] => Selector9.IN8
MA[8] => Selector8.IN8
MA[7] => Selector7.IN8
MA[6] => Selector6.IN8
MA[5] => Selector5.IN8
MA[4] => Selector4.IN8
MA[3] => Selector3.IN8
MA[2] => Selector2.IN8
MA[1] => Selector1.IN8
MA[0] => Selector0.IN8
MD[11] => Selector11.IN9
MD[10] => Selector10.IN9
MD[9] => Selector9.IN9
MD[8] => Selector8.IN9
MD[7] => Selector7.IN9
MD[6] => Selector6.IN9
MD[5] => Selector5.IN9
MD[4] => Selector4.IN9
MD[3] => Selector3.IN9
MD[2] => Selector2.IN9
MD[1] => Selector1.IN9
MD[0] => Selector0.IN9
MQ[11] => Selector11.IN10
MQ[10] => Selector10.IN10
MQ[9] => Selector9.IN10
MQ[8] => Selector8.IN10
MQ[7] => Selector7.IN10
MQ[6] => Selector6.IN10
MQ[5] => Selector5.IN10
MQ[4] => Selector4.IN10
MQ[3] => Selector3.IN10
MQ[2] => Selector2.IN10
MQ[1] => Selector1.IN10
MQ[0] => Selector0.IN10
PC[11] => Selector11.IN11
PC[10] => Selector10.IN11
PC[9] => Selector9.IN11
PC[8] => Selector8.IN11
PC[7] => Selector7.IN11
PC[6] => Selector6.IN11
PC[5] => Selector5.IN11
PC[4] => Selector4.IN11
PC[3] => Selector3.IN11
PC[2] => Selector2.IN11
PC[1] => Selector1.IN11
PC[0] => Selector0.IN11
SR[11] => Selector11.IN12
SR[10] => Selector10.IN12
SR[9] => Selector9.IN12
SR[8] => Selector8.IN12
SR[7] => Selector7.IN12
SR[6] => Selector6.IN12
SR[5] => Selector5.IN12
SR[4] => Selector4.IN12
SR[3] => Selector3.IN12
SR[2] => Selector2.IN12
SR[1] => Selector1.IN12
SR[0] => Selector0.IN12
MB[11] <= mbREG[11].DB_MAX_OUTPUT_PORT_TYPE
MB[10] <= mbREG[10].DB_MAX_OUTPUT_PORT_TYPE
MB[9] <= mbREG[9].DB_MAX_OUTPUT_PORT_TYPE
MB[8] <= mbREG[8].DB_MAX_OUTPUT_PORT_TYPE
MB[7] <= mbREG[7].DB_MAX_OUTPUT_PORT_TYPE
MB[6] <= mbREG[6].DB_MAX_OUTPUT_PORT_TYPE
MB[5] <= mbREG[5].DB_MAX_OUTPUT_PORT_TYPE
MB[4] <= mbREG[4].DB_MAX_OUTPUT_PORT_TYPE
MB[3] <= mbREG[3].DB_MAX_OUTPUT_PORT_TYPE
MB[2] <= mbREG[2].DB_MAX_OUTPUT_PORT_TYPE
MB[1] <= mbREG[1].DB_MAX_OUTPUT_PORT_TYPE
MB[0] <= mbREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIB:iIB
sys.rst => ibREG[2].ACLR
sys.rst => ibREG[1].ACLR
sys.rst => ibREG[0].ACLR
sys.clk => ibREG[2].CLK
sys.clk => ibREG[1].CLK
sys.clk => ibREG[0].CLK
ibOP.ibopNOP => Selector0.IN1
ibOP.ibopNOP => Selector1.IN1
ibOP.ibopNOP => Selector2.IN1
ibOP.ibopCLR => Selector0.IN2
ibOP.ibopCLR => Selector1.IN2
ibOP.ibopCLR => Selector2.IN2
ibOP.ibopAC6to8 => Selector0.IN3
ibOP.ibopAC6to8 => Selector1.IN3
ibOP.ibopAC6to8 => Selector2.IN3
ibOP.ibopIR6to8 => Selector0.IN4
ibOP.ibopIR6to8 => Selector1.IN4
ibOP.ibopIR6to8 => Selector2.IN4
ibOP.ibopSF1to3 => Selector0.IN5
ibOP.ibopSF1to3 => Selector1.IN5
ibOP.ibopSF1to3 => Selector2.IN5
SF[6] => ~NO_FANOUT~
SF[5] => ~NO_FANOUT~
SF[4] => ~NO_FANOUT~
SF[3] => Selector2.IN6
SF[2] => Selector1.IN6
SF[1] => Selector0.IN6
SF[0] => ~NO_FANOUT~
AC[11] => ~NO_FANOUT~
AC[10] => ~NO_FANOUT~
AC[9] => ~NO_FANOUT~
AC[8] => Selector2.IN7
AC[7] => Selector1.IN7
AC[6] => Selector0.IN7
AC[5] => ~NO_FANOUT~
AC[4] => ~NO_FANOUT~
AC[3] => ~NO_FANOUT~
AC[2] => ~NO_FANOUT~
AC[1] => ~NO_FANOUT~
AC[0] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[8] => Selector2.IN8
IR[7] => Selector1.IN8
IR[6] => Selector0.IN8
IR[5] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[0] => ~NO_FANOUT~
IB[2] <= ibREG[2].DB_MAX_OUTPUT_PORT_TYPE
IB[1] <= ibREG[1].DB_MAX_OUTPUT_PORT_TYPE
IB[0] <= ibREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eIF:iIF
sys.rst => ifREG[2].ACLR
sys.rst => ifREG[1].ACLR
sys.rst => ifREG[0].ACLR
sys.clk => ifREG[2].CLK
sys.clk => ifREG[1].CLK
sys.clk => ifREG[0].CLK
ifOP.ifopNOP => Selector0.IN1
ifOP.ifopNOP => Selector1.IN1
ifOP.ifopNOP => Selector2.IN1
ifOP.ifopCLR => Selector0.IN2
ifOP.ifopCLR => Selector1.IN2
ifOP.ifopCLR => Selector2.IN2
ifOP.ifopIB => Selector0.IN3
ifOP.ifopIB => Selector1.IN3
ifOP.ifopIB => Selector2.IN3
ifOP.ifopSR6to8 => Selector0.IN4
ifOP.ifopSR6to8 => Selector1.IN4
ifOP.ifopSR6to8 => Selector2.IN4
IB[2] => Selector2.IN5
IB[1] => Selector1.IN5
IB[0] => Selector0.IN5
SR[11] => ~NO_FANOUT~
SR[10] => ~NO_FANOUT~
SR[9] => ~NO_FANOUT~
SR[8] => Selector2.IN6
SR[7] => Selector1.IN6
SR[6] => Selector0.IN6
SR[5] => ~NO_FANOUT~
SR[4] => ~NO_FANOUT~
SR[3] => ~NO_FANOUT~
SR[2] => ~NO_FANOUT~
SR[1] => ~NO_FANOUT~
SR[0] => ~NO_FANOUT~
INF[2] <= ifREG[2].DB_MAX_OUTPUT_PORT_TYPE
INF[1] <= ifREG[1].DB_MAX_OUTPUT_PORT_TYPE
INF[0] <= ifREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eID:iID
sys.rst => idREG.ACLR
sys.clk => idREG.CLK
idOP.idopNOP => Selector0.IN2
idOP.idopCLR => Selector0.IN3
idOP.idopSET => Selector0.IN4
ID <= idREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eDF:iDF
sys.rst => dfREG[2].ACLR
sys.rst => dfREG[1].ACLR
sys.rst => dfREG[0].ACLR
sys.clk => dfREG[2].CLK
sys.clk => dfREG[1].CLK
sys.clk => dfREG[0].CLK
dfOP.dfopNOP => Selector0.IN1
dfOP.dfopNOP => Selector1.IN1
dfOP.dfopNOP => Selector2.IN1
dfOP.dfopCLR => Selector0.IN2
dfOP.dfopCLR => Selector1.IN2
dfOP.dfopCLR => Selector2.IN2
dfOP.dfopAC9to11 => Selector0.IN3
dfOP.dfopAC9to11 => Selector1.IN3
dfOP.dfopAC9to11 => Selector2.IN3
dfOP.dfopIR6to8 => Selector0.IN4
dfOP.dfopIR6to8 => Selector1.IN4
dfOP.dfopIR6to8 => Selector2.IN4
dfOP.dfopSF4to6 => Selector0.IN5
dfOP.dfopSF4to6 => Selector1.IN5
dfOP.dfopSF4to6 => Selector2.IN5
dfOP.dfopSR9to11 => Selector0.IN6
dfOP.dfopSR9to11 => Selector1.IN6
dfOP.dfopSR9to11 => Selector2.IN6
AC[11] => Selector2.IN7
AC[10] => Selector1.IN7
AC[9] => Selector0.IN7
AC[8] => ~NO_FANOUT~
AC[7] => ~NO_FANOUT~
AC[6] => ~NO_FANOUT~
AC[5] => ~NO_FANOUT~
AC[4] => ~NO_FANOUT~
AC[3] => ~NO_FANOUT~
AC[2] => ~NO_FANOUT~
AC[1] => ~NO_FANOUT~
AC[0] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[8] => Selector2.IN8
IR[7] => Selector1.IN8
IR[6] => Selector0.IN8
IR[5] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[0] => ~NO_FANOUT~
SF[6] => Selector2.IN9
SF[5] => Selector1.IN9
SF[4] => Selector0.IN9
SF[3] => ~NO_FANOUT~
SF[2] => ~NO_FANOUT~
SF[1] => ~NO_FANOUT~
SF[0] => ~NO_FANOUT~
SR[11] => Selector2.IN10
SR[10] => Selector1.IN10
SR[9] => Selector0.IN10
SR[8] => ~NO_FANOUT~
SR[7] => ~NO_FANOUT~
SR[6] => ~NO_FANOUT~
SR[5] => ~NO_FANOUT~
SR[4] => ~NO_FANOUT~
SR[3] => ~NO_FANOUT~
SR[2] => ~NO_FANOUT~
SR[1] => ~NO_FANOUT~
SR[0] => ~NO_FANOUT~
DF[2] <= dfREG[2].DB_MAX_OUTPUT_PORT_TYPE
DF[1] <= dfREG[1].DB_MAX_OUTPUT_PORT_TYPE
DF[0] <= dfREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eBTSTRP:iBTSTRP
sys.rst => btstrpREG.ACLR
sys.clk => btstrpREG.CLK
btstrpop.btstrpopNOP => Selector0.IN2
btstrpop.btstrpopCLR => Selector0.IN3
btstrpop.btstrpopSET => Selector0.IN4
BTSTRP <= btstrpREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePDF:iPDF
sys.rst => pdfREG.ACLR
sys.clk => pdfREG.CLK
pdfOP.pdfopNOP => Selector0.IN2
pdfOP.pdfopCLR => Selector0.IN3
pdfOP.pdfopSET => Selector0.IN4
PDF <= pdfREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePEX:iPEX
sys.rst => pexREG.ACLR
sys.clk => pexREG.CLK
pexOP.pexopNOP => Selector0.IN2
pexOP.pexopCLR => Selector0.IN3
pexOP.pexopSET => Selector0.IN4
PEX <= pexREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePNLTRP:iPNLTRP
sys.rst => pnltrpREG.ACLR
sys.clk => pnltrpREG.CLK
pnltrpOP.pnltrpopNOP => Selector0.IN2
pnltrpOP.pnltrpopCLR => Selector0.IN3
pnltrpOP.pnltrpopSET => Selector0.IN4
PNLTRP <= pnltrpREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|ePWRTRP:iPWRTRP
sys.rst => pwrtrpREG.ACLR
sys.clk => pwrtrpREG.CLK
pwrtrpOP.pwrtrpopNOP => Selector0.IN2
pwrtrpOP.pwrtrpopCLR => Selector0.IN3
pwrtrpOP.pwrtrpopSET => Selector0.IN4
PWRTRP <= pwrtrpREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC
sys.rst => scREG[4].ACLR
sys.rst => scREG[3].ACLR
sys.rst => scREG[2].ACLR
sys.rst => scREG[1].ACLR
sys.rst => scREG[0].ACLR
sys.clk => scREG[4].CLK
sys.clk => scREG[3].CLK
sys.clk => scREG[2].CLK
sys.clk => scREG[1].CLK
sys.clk => scREG[0].CLK
scOP.scopNOP => Selector0.IN7
scOP.scopNOP => Selector1.IN7
scOP.scopNOP => Selector2.IN7
scOP.scopNOP => Selector3.IN7
scOP.scopNOP => Selector4.IN7
scOP.scopCLR => scMUX.IN0
scOP.scopCLR => Selector1.IN8
scOP.scopCLR => Selector2.IN8
scOP.scopSET => Selector0.IN8
scOP.scopSET => scMUX.IN0
scOP.scopSET => Selector3.IN8
scOP.scopSET => Selector4.IN8
scOP.scop12 => scMUX.IN1
scOP.scop12 => scMUX.IN1
scOP.scopAC7to11 => Selector0.IN9
scOP.scopAC7to11 => Selector1.IN9
scOP.scopAC7to11 => Selector2.IN9
scOP.scopAC7to11 => Selector3.IN9
scOP.scopAC7to11 => Selector4.IN9
scOP.scopMD7to11 => Selector0.IN10
scOP.scopMD7to11 => Selector1.IN10
scOP.scopMD7to11 => Selector2.IN10
scOP.scopMD7to11 => Selector3.IN10
scOP.scopMD7to11 => Selector4.IN10
scOP.scopNOTMD7to11 => Selector0.IN11
scOP.scopNOTMD7to11 => Selector1.IN11
scOP.scopNOTMD7to11 => Selector2.IN11
scOP.scopNOTMD7to11 => Selector3.IN11
scOP.scopNOTMD7to11 => Selector4.IN11
scOP.scopINC => Selector0.IN12
scOP.scopINC => Selector1.IN12
scOP.scopINC => Selector2.IN12
scOP.scopINC => Selector3.IN12
scOP.scopINC => Selector4.IN12
scOP.scopDEC => Selector0.IN13
scOP.scopDEC => Selector1.IN13
scOP.scopDEC => Selector2.IN13
scOP.scopDEC => Selector3.IN13
scOP.scopDEC => Selector4.IN13
scOP.scopMDP1 => Selector0.IN14
scOP.scopMDP1 => Selector1.IN14
scOP.scopMDP1 => Selector2.IN14
scOP.scopMDP1 => Selector3.IN14
scOP.scopMDP1 => Selector4.IN14
AC[11] => Selector4.IN15
AC[10] => Selector3.IN15
AC[9] => Selector2.IN15
AC[8] => Selector1.IN15
AC[7] => Selector0.IN15
AC[6] => ~NO_FANOUT~
AC[5] => ~NO_FANOUT~
AC[4] => ~NO_FANOUT~
AC[3] => ~NO_FANOUT~
AC[2] => ~NO_FANOUT~
AC[1] => ~NO_FANOUT~
AC[0] => ~NO_FANOUT~
MD[11] => Add2.IN10
MD[11] => Selector4.IN16
MD[11] => Selector4.IN2
MD[10] => Add2.IN9
MD[10] => Selector3.IN16
MD[10] => Selector3.IN2
MD[9] => Add2.IN8
MD[9] => Selector2.IN16
MD[9] => Selector2.IN2
MD[8] => Add2.IN7
MD[8] => Selector1.IN16
MD[8] => Selector1.IN2
MD[7] => Add2.IN6
MD[7] => Selector0.IN16
MD[7] => Selector0.IN2
MD[6] => ~NO_FANOUT~
MD[5] => ~NO_FANOUT~
MD[4] => ~NO_FANOUT~
MD[3] => ~NO_FANOUT~
MD[2] => ~NO_FANOUT~
MD[1] => ~NO_FANOUT~
MD[0] => ~NO_FANOUT~
SC[4] <= scREG[4].DB_MAX_OUTPUT_PORT_TYPE
SC[3] <= scREG[3].DB_MAX_OUTPUT_PORT_TYPE
SC[2] <= scREG[2].DB_MAX_OUTPUT_PORT_TYPE
SC[1] <= scREG[1].DB_MAX_OUTPUT_PORT_TYPE
SC[0] <= scREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eSF:iSF
sys.rst => sfREG[6].ACLR
sys.rst => sfREG[5].ACLR
sys.rst => sfREG[4].ACLR
sys.rst => sfREG[3].ACLR
sys.rst => sfREG[2].ACLR
sys.rst => sfREG[1].ACLR
sys.rst => sfREG[0].ACLR
sys.clk => sfREG[6].CLK
sys.clk => sfREG[5].CLK
sys.clk => sfREG[4].CLK
sys.clk => sfREG[3].CLK
sys.clk => sfREG[2].CLK
sys.clk => sfREG[1].CLK
sys.clk => sfREG[0].CLK
sfOP => sfREG[0].ENA
sfOP => sfREG[1].ENA
sfOP => sfREG[2].ENA
sfOP => sfREG[3].ENA
sfOP => sfREG[4].ENA
sfOP => sfREG[5].ENA
sfOP => sfREG[6].ENA
DF[2] => sfREG[6].DATAIN
DF[1] => sfREG[5].DATAIN
DF[0] => sfREG[4].DATAIN
IB[2] => sfREG[3].DATAIN
IB[1] => sfREG[2].DATAIN
IB[0] => sfREG[1].DATAIN
UB => sfREG[0].DATAIN
SF[6] <= sfREG[6].DB_MAX_OUTPUT_PORT_TYPE
SF[5] <= sfREG[5].DB_MAX_OUTPUT_PORT_TYPE
SF[4] <= sfREG[4].DB_MAX_OUTPUT_PORT_TYPE
SF[3] <= sfREG[3].DB_MAX_OUTPUT_PORT_TYPE
SF[2] <= sfREG[2].DB_MAX_OUTPUT_PORT_TYPE
SF[1] <= sfREG[1].DB_MAX_OUTPUT_PORT_TYPE
SF[0] <= sfREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eSP:iSP1
sys.rst => spREG[11].ACLR
sys.rst => spREG[10].ACLR
sys.rst => spREG[9].ACLR
sys.rst => spREG[8].ACLR
sys.rst => spREG[7].ACLR
sys.rst => spREG[6].ACLR
sys.rst => spREG[5].ACLR
sys.rst => spREG[4].ACLR
sys.rst => spREG[3].ACLR
sys.rst => spREG[2].ACLR
sys.rst => spREG[1].ACLR
sys.rst => spREG[0].ACLR
sys.clk => spREG[11].CLK
sys.clk => spREG[10].CLK
sys.clk => spREG[9].CLK
sys.clk => spREG[8].CLK
sys.clk => spREG[7].CLK
sys.clk => spREG[6].CLK
sys.clk => spREG[5].CLK
sys.clk => spREG[4].CLK
sys.clk => spREG[3].CLK
sys.clk => spREG[2].CLK
sys.clk => spREG[1].CLK
sys.clk => spREG[0].CLK
spop.spopNOP => addMUX2.IN0
spop.spopCLR => Selector0.IN3
spop.spopCLR => Selector1.IN3
spop.spopCLR => Selector2.IN3
spop.spopCLR => Selector3.IN3
spop.spopCLR => Selector4.IN3
spop.spopCLR => Selector5.IN3
spop.spopCLR => Selector6.IN3
spop.spopCLR => Selector7.IN3
spop.spopCLR => Selector8.IN3
spop.spopCLR => Selector9.IN3
spop.spopCLR => Selector10.IN3
spop.spopCLR => Selector11.IN3
spop.spopAC => Selector0.IN4
spop.spopAC => Selector1.IN4
spop.spopAC => Selector2.IN4
spop.spopAC => Selector3.IN4
spop.spopAC => Selector4.IN4
spop.spopAC => Selector5.IN4
spop.spopAC => Selector6.IN4
spop.spopAC => Selector7.IN4
spop.spopAC => Selector8.IN4
spop.spopAC => Selector9.IN4
spop.spopAC => Selector10.IN4
spop.spopAC => Selector11.IN4
spop.spopINC => addMUX1[11].IN0
spop.spopINC => addMUX2.IN1
spop.spopDEC => addMUX1[11].IN1
spop.spopDEC => Selector0.IN5
spop.spopDEC => Selector1.IN5
spop.spopDEC => Selector2.IN5
spop.spopDEC => Selector3.IN5
spop.spopDEC => Selector4.IN5
spop.spopDEC => Selector5.IN5
spop.spopDEC => Selector6.IN5
spop.spopDEC => Selector7.IN5
spop.spopDEC => Selector8.IN5
spop.spopDEC => Selector9.IN5
spop.spopDEC => Selector10.IN5
spop.spopDEC => Selector11.IN5
AC[11] => Selector11.IN6
AC[10] => Selector10.IN6
AC[9] => Selector9.IN6
AC[8] => Selector8.IN6
AC[7] => Selector7.IN6
AC[6] => Selector6.IN6
AC[5] => Selector5.IN6
AC[4] => Selector4.IN6
AC[3] => Selector3.IN6
AC[2] => Selector2.IN6
AC[1] => Selector1.IN6
AC[0] => Selector0.IN6
SP[11] <= spREG[11].DB_MAX_OUTPUT_PORT_TYPE
SP[10] <= spREG[10].DB_MAX_OUTPUT_PORT_TYPE
SP[9] <= spREG[9].DB_MAX_OUTPUT_PORT_TYPE
SP[8] <= spREG[8].DB_MAX_OUTPUT_PORT_TYPE
SP[7] <= spREG[7].DB_MAX_OUTPUT_PORT_TYPE
SP[6] <= spREG[6].DB_MAX_OUTPUT_PORT_TYPE
SP[5] <= spREG[5].DB_MAX_OUTPUT_PORT_TYPE
SP[4] <= spREG[4].DB_MAX_OUTPUT_PORT_TYPE
SP[3] <= spREG[3].DB_MAX_OUTPUT_PORT_TYPE
SP[2] <= spREG[2].DB_MAX_OUTPUT_PORT_TYPE
SP[1] <= spREG[1].DB_MAX_OUTPUT_PORT_TYPE
SP[0] <= spREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eSP:iSP2
sys.rst => spREG[11].ACLR
sys.rst => spREG[10].ACLR
sys.rst => spREG[9].ACLR
sys.rst => spREG[8].ACLR
sys.rst => spREG[7].ACLR
sys.rst => spREG[6].ACLR
sys.rst => spREG[5].ACLR
sys.rst => spREG[4].ACLR
sys.rst => spREG[3].ACLR
sys.rst => spREG[2].ACLR
sys.rst => spREG[1].ACLR
sys.rst => spREG[0].ACLR
sys.clk => spREG[11].CLK
sys.clk => spREG[10].CLK
sys.clk => spREG[9].CLK
sys.clk => spREG[8].CLK
sys.clk => spREG[7].CLK
sys.clk => spREG[6].CLK
sys.clk => spREG[5].CLK
sys.clk => spREG[4].CLK
sys.clk => spREG[3].CLK
sys.clk => spREG[2].CLK
sys.clk => spREG[1].CLK
sys.clk => spREG[0].CLK
spop.spopNOP => addMUX2.IN0
spop.spopCLR => Selector0.IN3
spop.spopCLR => Selector1.IN3
spop.spopCLR => Selector2.IN3
spop.spopCLR => Selector3.IN3
spop.spopCLR => Selector4.IN3
spop.spopCLR => Selector5.IN3
spop.spopCLR => Selector6.IN3
spop.spopCLR => Selector7.IN3
spop.spopCLR => Selector8.IN3
spop.spopCLR => Selector9.IN3
spop.spopCLR => Selector10.IN3
spop.spopCLR => Selector11.IN3
spop.spopAC => Selector0.IN4
spop.spopAC => Selector1.IN4
spop.spopAC => Selector2.IN4
spop.spopAC => Selector3.IN4
spop.spopAC => Selector4.IN4
spop.spopAC => Selector5.IN4
spop.spopAC => Selector6.IN4
spop.spopAC => Selector7.IN4
spop.spopAC => Selector8.IN4
spop.spopAC => Selector9.IN4
spop.spopAC => Selector10.IN4
spop.spopAC => Selector11.IN4
spop.spopINC => addMUX1[11].IN0
spop.spopINC => addMUX2.IN1
spop.spopDEC => addMUX1[11].IN1
spop.spopDEC => Selector0.IN5
spop.spopDEC => Selector1.IN5
spop.spopDEC => Selector2.IN5
spop.spopDEC => Selector3.IN5
spop.spopDEC => Selector4.IN5
spop.spopDEC => Selector5.IN5
spop.spopDEC => Selector6.IN5
spop.spopDEC => Selector7.IN5
spop.spopDEC => Selector8.IN5
spop.spopDEC => Selector9.IN5
spop.spopDEC => Selector10.IN5
spop.spopDEC => Selector11.IN5
AC[11] => Selector11.IN6
AC[10] => Selector10.IN6
AC[9] => Selector9.IN6
AC[8] => Selector8.IN6
AC[7] => Selector7.IN6
AC[6] => Selector6.IN6
AC[5] => Selector5.IN6
AC[4] => Selector4.IN6
AC[3] => Selector3.IN6
AC[2] => Selector2.IN6
AC[1] => Selector1.IN6
AC[0] => Selector0.IN6
SP[11] <= spREG[11].DB_MAX_OUTPUT_PORT_TYPE
SP[10] <= spREG[10].DB_MAX_OUTPUT_PORT_TYPE
SP[9] <= spREG[9].DB_MAX_OUTPUT_PORT_TYPE
SP[8] <= spREG[8].DB_MAX_OUTPUT_PORT_TYPE
SP[7] <= spREG[7].DB_MAX_OUTPUT_PORT_TYPE
SP[6] <= spREG[6].DB_MAX_OUTPUT_PORT_TYPE
SP[5] <= spREG[5].DB_MAX_OUTPUT_PORT_TYPE
SP[4] <= spREG[4].DB_MAX_OUTPUT_PORT_TYPE
SP[3] <= spREG[3].DB_MAX_OUTPUT_PORT_TYPE
SP[2] <= spREG[2].DB_MAX_OUTPUT_PORT_TYPE
SP[1] <= spREG[1].DB_MAX_OUTPUT_PORT_TYPE
SP[0] <= spREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eSR:iSR
sys.rst => srREG[11].ACLR
sys.rst => srREG[10].ACLR
sys.rst => srREG[9].ACLR
sys.rst => srREG[8].ACLR
sys.rst => srREG[7].ACLR
sys.rst => srREG[6].ACLR
sys.rst => srREG[5].ACLR
sys.rst => srREG[4].ACLR
sys.rst => srREG[3].ACLR
sys.rst => srREG[2].ACLR
sys.rst => srREG[1].ACLR
sys.rst => srREG[0].ACLR
sys.clk => srREG[11].CLK
sys.clk => srREG[10].CLK
sys.clk => srREG[9].CLK
sys.clk => srREG[8].CLK
sys.clk => srREG[7].CLK
sys.clk => srREG[6].CLK
sys.clk => srREG[5].CLK
sys.clk => srREG[4].CLK
sys.clk => srREG[3].CLK
sys.clk => srREG[2].CLK
sys.clk => srREG[1].CLK
sys.clk => srREG[0].CLK
swCPU[3] => Equal0.IN3
swCPU[2] => Equal0.IN2
swCPU[1] => Equal0.IN1
swCPU[0] => Equal0.IN0
srOP => srMUX[0].OUTPUTSELECT
srOP => srMUX[1].OUTPUTSELECT
srOP => srMUX[2].OUTPUTSELECT
srOP => srMUX[3].OUTPUTSELECT
srOP => srMUX[4].OUTPUTSELECT
srOP => srMUX[5].OUTPUTSELECT
srOP => srMUX[6].OUTPUTSELECT
srOP => srMUX[7].OUTPUTSELECT
srOP => srMUX[8].OUTPUTSELECT
srOP => srMUX[9].OUTPUTSELECT
srOP => srMUX[10].OUTPUTSELECT
srOP => srMUX[11].OUTPUTSELECT
AC[11] => srMUX[11].DATAA
AC[10] => srMUX[10].DATAA
AC[9] => srMUX[9].DATAA
AC[8] => srMUX[8].DATAA
AC[7] => srMUX[7].DATAA
AC[6] => srMUX[6].DATAA
AC[5] => srMUX[5].DATAA
AC[4] => srMUX[4].DATAA
AC[3] => srMUX[3].DATAA
AC[2] => srMUX[2].DATAA
AC[1] => srMUX[1].DATAA
AC[0] => srMUX[0].DATAA
SRD[11] => srREG.DATAA
SRD[10] => srREG.DATAA
SRD[9] => srREG.DATAA
SRD[8] => srREG.DATAA
SRD[7] => srREG.DATAA
SRD[6] => srREG.DATAA
SRD[5] => srREG.DATAA
SRD[4] => srREG.DATAA
SRD[3] => srREG.DATAA
SRD[2] => srREG.DATAA
SRD[1] => srREG.DATAA
SRD[0] => srREG.DATAA
SR[11] <= srREG[11].DB_MAX_OUTPUT_PORT_TYPE
SR[10] <= srREG[10].DB_MAX_OUTPUT_PORT_TYPE
SR[9] <= srREG[9].DB_MAX_OUTPUT_PORT_TYPE
SR[8] <= srREG[8].DB_MAX_OUTPUT_PORT_TYPE
SR[7] <= srREG[7].DB_MAX_OUTPUT_PORT_TYPE
SR[6] <= srREG[6].DB_MAX_OUTPUT_PORT_TYPE
SR[5] <= srREG[5].DB_MAX_OUTPUT_PORT_TYPE
SR[4] <= srREG[4].DB_MAX_OUTPUT_PORT_TYPE
SR[3] <= srREG[3].DB_MAX_OUTPUT_PORT_TYPE
SR[2] <= srREG[2].DB_MAX_OUTPUT_PORT_TYPE
SR[1] <= srREG[1].DB_MAX_OUTPUT_PORT_TYPE
SR[0] <= srREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eUB:iUB
sys.rst => ubREG.ACLR
sys.clk => ubREG.CLK
ubOP.ubopNOP => Selector0.IN2
ubOP.ubopCLR => Selector0.IN3
ubOP.ubopSET => Selector0.IN4
ubOP.ubopAC5 => Selector0.IN5
ubOP.ubopSF => Selector0.IN6
AC5 => Selector0.IN7
SF0 => Selector0.IN8
UB <= ubREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eUF:iUF
sys.rst => ufREG.ACLR
sys.clk => ufREG.CLK
ufOP.ufopNOP => Selector0.IN2
ufOP.ufopCLR => Selector0.IN3
ufOP.ufopSET => Selector0.IN4
ufOP.ufopUB => Selector0.IN5
UB => Selector0.IN6
UF <= ufREG.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA
sys.rst => xmaREG[2].ACLR
sys.rst => xmaREG[1].ACLR
sys.rst => xmaREG[0].ACLR
sys.clk => xmaREG[2].CLK
sys.clk => xmaREG[1].CLK
sys.clk => xmaREG[0].CLK
xmaOP.xmaopNOP => Selector0.IN1
xmaOP.xmaopNOP => Selector1.IN1
xmaOP.xmaopNOP => Selector2.IN1
xmaOP.xmaopCLR => Selector0.IN2
xmaOP.xmaopCLR => Selector1.IN2
xmaOP.xmaopCLR => Selector2.IN2
xmaOP.xmaopDF => Selector0.IN3
xmaOP.xmaopDF => Selector1.IN3
xmaOP.xmaopDF => Selector2.IN3
xmaOP.xmaopIF => Selector0.IN4
xmaOP.xmaopIF => Selector1.IN4
xmaOP.xmaopIF => Selector2.IN4
xmaOP.xmaopIB => Selector0.IN5
xmaOP.xmaopIB => Selector1.IN5
xmaOP.xmaopIB => Selector2.IN5
swCPU[3] => Equal0.IN3
swCPU[2] => Equal0.IN2
swCPU[1] => Equal0.IN1
swCPU[0] => Equal0.IN0
DF[2] => Selector2.IN6
DF[1] => Selector1.IN6
DF[0] => Selector0.IN6
INF[2] => Selector2.IN7
INF[1] => Selector1.IN7
INF[0] => Selector0.IN7
IB[2] => Selector2.IN8
IB[1] => Selector1.IN8
IB[0] => Selector0.IN8
XMA[2] <= xmaREG[2].DB_MAX_OUTPUT_PORT_TYPE
XMA[1] <= xmaREG[1].DB_MAX_OUTPUT_PORT_TYPE
XMA[0] <= xmaREG[0].DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eMS8C:iRAM
sys.rst => ~NO_FANOUT~
sys.clk => RAM~27.CLK
sys.clk => RAM~0.CLK
sys.clk => RAM~1.CLK
sys.clk => RAM~2.CLK
sys.clk => RAM~3.CLK
sys.clk => RAM~4.CLK
sys.clk => RAM~5.CLK
sys.clk => RAM~6.CLK
sys.clk => RAM~7.CLK
sys.clk => RAM~8.CLK
sys.clk => RAM~9.CLK
sys.clk => RAM~10.CLK
sys.clk => RAM~11.CLK
sys.clk => RAM~12.CLK
sys.clk => RAM~13.CLK
sys.clk => RAM~14.CLK
sys.clk => RAM~15.CLK
sys.clk => RAM~16.CLK
sys.clk => RAM~17.CLK
sys.clk => RAM~18.CLK
sys.clk => RAM~19.CLK
sys.clk => RAM~20.CLK
sys.clk => RAM~21.CLK
sys.clk => RAM~22.CLK
sys.clk => RAM~23.CLK
sys.clk => RAM~24.CLK
sys.clk => RAM~25.CLK
sys.clk => RAM~26.CLK
sys.clk => ramData[11].CLK
sys.clk => ramData[10].CLK
sys.clk => ramData[9].CLK
sys.clk => ramData[8].CLK
sys.clk => ramData[7].CLK
sys.clk => ramData[6].CLK
sys.clk => ramData[5].CLK
sys.clk => ramData[4].CLK
sys.clk => ramData[3].CLK
sys.clk => ramData[2].CLK
sys.clk => ramData[1].CLK
sys.clk => ramData[0].CLK
sys.clk => RAM.CLK0
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => ~NO_FANOUT~
cpu.buss.lxdar => ~NO_FANOUT~
cpu.buss.lxmar => ramWr.IN0
cpu.buss.lxmar => dev.ack.DATAIN
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ramWr.IN1
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => ~NO_FANOUT~
cpu.buss.data[11] => RAM~26.DATAIN
cpu.buss.data[11] => RAM.DATAIN
cpu.buss.data[10] => RAM~25.DATAIN
cpu.buss.data[10] => RAM.DATAIN1
cpu.buss.data[9] => RAM~24.DATAIN
cpu.buss.data[9] => RAM.DATAIN2
cpu.buss.data[8] => RAM~23.DATAIN
cpu.buss.data[8] => RAM.DATAIN3
cpu.buss.data[7] => RAM~22.DATAIN
cpu.buss.data[7] => RAM.DATAIN4
cpu.buss.data[6] => RAM~21.DATAIN
cpu.buss.data[6] => RAM.DATAIN5
cpu.buss.data[5] => RAM~20.DATAIN
cpu.buss.data[5] => RAM.DATAIN6
cpu.buss.data[4] => RAM~19.DATAIN
cpu.buss.data[4] => RAM.DATAIN7
cpu.buss.data[3] => RAM~18.DATAIN
cpu.buss.data[3] => RAM.DATAIN8
cpu.buss.data[2] => RAM~17.DATAIN
cpu.buss.data[2] => RAM.DATAIN9
cpu.buss.data[1] => RAM~16.DATAIN
cpu.buss.data[1] => RAM.DATAIN10
cpu.buss.data[0] => RAM~15.DATAIN
cpu.buss.data[0] => RAM.DATAIN11
cpu.buss.eaddr[2] => RAM~2.DATAIN
cpu.buss.eaddr[2] => RAM.WADDR12
cpu.buss.eaddr[2] => RAM.RADDR12
cpu.buss.eaddr[1] => RAM~1.DATAIN
cpu.buss.eaddr[1] => RAM.WADDR13
cpu.buss.eaddr[1] => RAM.RADDR13
cpu.buss.eaddr[0] => RAM~0.DATAIN
cpu.buss.eaddr[0] => RAM.WADDR14
cpu.buss.eaddr[0] => RAM.RADDR14
cpu.buss.addr[11] => RAM~14.DATAIN
cpu.buss.addr[11] => RAM.WADDR
cpu.buss.addr[11] => RAM.RADDR
cpu.buss.addr[10] => RAM~13.DATAIN
cpu.buss.addr[10] => RAM.WADDR1
cpu.buss.addr[10] => RAM.RADDR1
cpu.buss.addr[9] => RAM~12.DATAIN
cpu.buss.addr[9] => RAM.WADDR2
cpu.buss.addr[9] => RAM.RADDR2
cpu.buss.addr[8] => RAM~11.DATAIN
cpu.buss.addr[8] => RAM.WADDR3
cpu.buss.addr[8] => RAM.RADDR3
cpu.buss.addr[7] => RAM~10.DATAIN
cpu.buss.addr[7] => RAM.WADDR4
cpu.buss.addr[7] => RAM.RADDR4
cpu.buss.addr[6] => RAM~9.DATAIN
cpu.buss.addr[6] => RAM.WADDR5
cpu.buss.addr[6] => RAM.RADDR5
cpu.buss.addr[5] => RAM~8.DATAIN
cpu.buss.addr[5] => RAM.WADDR6
cpu.buss.addr[5] => RAM.RADDR6
cpu.buss.addr[4] => RAM~7.DATAIN
cpu.buss.addr[4] => RAM.WADDR7
cpu.buss.addr[4] => RAM.RADDR7
cpu.buss.addr[3] => RAM~6.DATAIN
cpu.buss.addr[3] => RAM.WADDR8
cpu.buss.addr[3] => RAM.RADDR8
cpu.buss.addr[2] => RAM~5.DATAIN
cpu.buss.addr[2] => RAM.WADDR9
cpu.buss.addr[2] => RAM.RADDR9
cpu.buss.addr[1] => RAM~4.DATAIN
cpu.buss.addr[1] => RAM.WADDR10
cpu.buss.addr[1] => RAM.RADDR10
cpu.buss.addr[0] => RAM~3.DATAIN
cpu.buss.addr[0] => RAM.WADDR11
cpu.buss.addr[0] => RAM.RADDR11
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= <GND>
dev.dma.eaddr[1] <= <GND>
dev.dma.eaddr[0] <= <GND>
dev.dma.addr[11] <= <GND>
dev.dma.addr[10] <= <GND>
dev.dma.addr[9] <= <GND>
dev.dma.addr[8] <= <GND>
dev.dma.addr[7] <= <GND>
dev.dma.addr[6] <= <GND>
dev.dma.addr[5] <= <GND>
dev.dma.addr[4] <= <GND>
dev.dma.addr[3] <= <GND>
dev.dma.addr[2] <= <GND>
dev.dma.addr[1] <= <GND>
dev.dma.addr[0] <= <GND>
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= <GND>
dev.dma.memsel <= <GND>
dev.dma.wr <= <GND>
dev.dma.rd <= <GND>
dev.dma.req <= <GND>
dev.intr <= <GND>
dev.cpreq <= <GND>
dev.skip <= <GND>
dev.devc[1] <= <GND>
dev.devc[0] <= <GND>
dev.data[11] <= ramData[11].DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= ramData[10].DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= ramData[9].DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= ramData[8].DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= ramData[7].DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= ramData[6].DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= ramData[5].DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= ramData[4].DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= ramData[3].DB_MAX_OUTPUT_PORT_TYPE
dev.data[2] <= ramData[2].DB_MAX_OUTPUT_PORT_TYPE
dev.data[1] <= ramData[1].DB_MAX_OUTPUT_PORT_TYPE
dev.data[0] <= ramData[0].DB_MAX_OUTPUT_PORT_TYPE
dev.ack <= cpu.buss.lxmar.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK
sys.rst => erk05:iRK05_0.sys.rst
sys.rst => rkstSTE.ACLR
sys.rst => rkstWLE.ACLR
sys.rst => rkstTME.ACLR
sys.rst => rkstBUSY.ACLR
sys.rst => rkstFNR.ACLR
sys.rst => rkstMOT.ACLR
sys.rst => rkstDONE.ACLR
sys.rst => sdOP.sdopWR.OUTPUTSELECT
sys.rst => sdOP.sdopRD.OUTPUTSELECT
sys.rst => sdOP.sdopABORT.OUTPUTSELECT
sys.rst => sdOP.sdopNOP.OUTPUTSELECT
sys.rst => rk05BUSY[0].PRESET
sys.rst => rk05BUSY[1].PRESET
sys.rst => rk05BUSY[2].PRESET
sys.rst => skipFLAG.ACLR
sys.rst => rkda[11].ACLR
sys.rst => rkda[10].ACLR
sys.rst => rkda[9].ACLR
sys.rst => rkda[8].ACLR
sys.rst => rkda[7].ACLR
sys.rst => rkda[6].ACLR
sys.rst => rkda[5].ACLR
sys.rst => rkda[4].ACLR
sys.rst => rkda[3].ACLR
sys.rst => rkda[2].ACLR
sys.rst => rkda[1].ACLR
sys.rst => rkda[0].ACLR
sys.rst => rkma[11].ACLR
sys.rst => rkma[10].ACLR
sys.rst => rkma[9].ACLR
sys.rst => rkma[8].ACLR
sys.rst => rkma[7].ACLR
sys.rst => rkma[6].ACLR
sys.rst => rkma[5].ACLR
sys.rst => rkma[4].ACLR
sys.rst => rkma[3].ACLR
sys.rst => rkma[2].ACLR
sys.rst => rkma[1].ACLR
sys.rst => rkma[0].ACLR
sys.rst => rkcm[11].ACLR
sys.rst => rkcm[10].ACLR
sys.rst => rkcm[9].ACLR
sys.rst => rkcm[8].ACLR
sys.rst => rkcm[7].ACLR
sys.rst => rkcm[6].ACLR
sys.rst => rkcm[5].ACLR
sys.rst => rkcm[4].ACLR
sys.rst => rkcm[3].ACLR
sys.rst => rkcm[2].ACLR
sys.rst => rkcm[1].ACLR
sys.rst => rkcm[0].ACLR
sys.rst => erk05:iRK05_1.sys.rst
sys.rst => erk05:iRK05_2.sys.rst
sys.rst => erk05:iRK05_3.sys.rst
sys.rst => esd:iSD.sys.rst
sys.rst => rk05OP[3]~3.DATAIN
sys.rst => rk05OP[2]~7.DATAIN
sys.rst => rk05OP[1]~11.DATAIN
sys.rst => rk05OP[0]~15.DATAIN
sys.rst => bitopSTE~3.DATAIN
sys.rst => bitopWLE~3.DATAIN
sys.rst => bitopTME~3.DATAIN
sys.rst => bitopBUSY~3.DATAIN
sys.rst => bitopFNR~3.DATAIN
sys.rst => bitopMOT~3.DATAIN
sys.rst => bitopDONE~3.DATAIN
sys.rst => sdLEN.ENA
sys.rst => sdMEMaddr[0].ENA
sys.rst => sdMEMaddr[1].ENA
sys.rst => sdMEMaddr[2].ENA
sys.rst => sdMEMaddr[3].ENA
sys.rst => sdMEMaddr[4].ENA
sys.rst => sdMEMaddr[5].ENA
sys.rst => sdMEMaddr[6].ENA
sys.rst => sdMEMaddr[7].ENA
sys.rst => sdMEMaddr[8].ENA
sys.rst => sdMEMaddr[9].ENA
sys.rst => sdMEMaddr[10].ENA
sys.rst => sdMEMaddr[11].ENA
sys.rst => sdDISKaddr[0].ENA
sys.rst => sdDISKaddr[1].ENA
sys.rst => sdDISKaddr[2].ENA
sys.rst => sdDISKaddr[3].ENA
sys.rst => sdDISKaddr[4].ENA
sys.rst => sdDISKaddr[5].ENA
sys.rst => sdDISKaddr[6].ENA
sys.rst => sdDISKaddr[7].ENA
sys.rst => sdDISKaddr[8].ENA
sys.rst => sdDISKaddr[9].ENA
sys.rst => sdDISKaddr[10].ENA
sys.rst => sdDISKaddr[11].ENA
sys.rst => sdDISKaddr[12].ENA
sys.rst => sdDISKaddr[13].ENA
sys.rst => sdDISKaddr[14].ENA
sys.rst => sdDISKaddr[15].ENA
sys.rst => sdDISKaddr[16].ENA
sys.rst => sdDISKaddr[17].ENA
sys.rst => sdDISKaddr[18].ENA
sys.rst => sdDISKaddr[19].ENA
sys.rst => sdDISKaddr[20].ENA
sys.rst => sdDISKaddr[21].ENA
sys.rst => sdDISKaddr[22].ENA
sys.rst => sdDISKaddr[23].ENA
sys.rst => sdDISKaddr[24].ENA
sys.rst => sdDISKaddr[25].ENA
sys.rst => sdDISKaddr[26].ENA
sys.rst => sdDISKaddr[27].ENA
sys.rst => sdDISKaddr[28].ENA
sys.rst => sdDISKaddr[29].ENA
sys.rst => sdDISKaddr[30].ENA
sys.rst => sdDISKaddr[31].ENA
sys.clk => erk05:iRK05_0.sys.clk
sys.clk => rkstSTE.CLK
sys.clk => rkstWLE.CLK
sys.clk => rkstTME.CLK
sys.clk => rkstBUSY.CLK
sys.clk => rkstFNR.CLK
sys.clk => rkstMOT.CLK
sys.clk => rkstDONE.CLK
sys.clk => sdDISKaddr[31].CLK
sys.clk => sdDISKaddr[30].CLK
sys.clk => sdDISKaddr[29].CLK
sys.clk => sdDISKaddr[28].CLK
sys.clk => sdDISKaddr[27].CLK
sys.clk => sdDISKaddr[26].CLK
sys.clk => sdDISKaddr[25].CLK
sys.clk => sdDISKaddr[24].CLK
sys.clk => sdDISKaddr[23].CLK
sys.clk => sdDISKaddr[22].CLK
sys.clk => sdDISKaddr[21].CLK
sys.clk => sdDISKaddr[20].CLK
sys.clk => sdDISKaddr[19].CLK
sys.clk => sdDISKaddr[18].CLK
sys.clk => sdDISKaddr[17].CLK
sys.clk => sdDISKaddr[16].CLK
sys.clk => sdDISKaddr[15].CLK
sys.clk => sdDISKaddr[14].CLK
sys.clk => sdDISKaddr[13].CLK
sys.clk => sdDISKaddr[12].CLK
sys.clk => sdDISKaddr[11].CLK
sys.clk => sdDISKaddr[10].CLK
sys.clk => sdDISKaddr[9].CLK
sys.clk => sdDISKaddr[8].CLK
sys.clk => sdDISKaddr[7].CLK
sys.clk => sdDISKaddr[6].CLK
sys.clk => sdDISKaddr[5].CLK
sys.clk => sdDISKaddr[4].CLK
sys.clk => sdDISKaddr[3].CLK
sys.clk => sdDISKaddr[2].CLK
sys.clk => sdDISKaddr[1].CLK
sys.clk => sdDISKaddr[0].CLK
sys.clk => sdMEMaddr[11].CLK
sys.clk => sdMEMaddr[10].CLK
sys.clk => sdMEMaddr[9].CLK
sys.clk => sdMEMaddr[8].CLK
sys.clk => sdMEMaddr[7].CLK
sys.clk => sdMEMaddr[6].CLK
sys.clk => sdMEMaddr[5].CLK
sys.clk => sdMEMaddr[4].CLK
sys.clk => sdMEMaddr[3].CLK
sys.clk => sdMEMaddr[2].CLK
sys.clk => sdMEMaddr[1].CLK
sys.clk => sdMEMaddr[0].CLK
sys.clk => sdLEN.CLK
sys.clk => rk05BUSY[0].CLK
sys.clk => rk05BUSY[1].CLK
sys.clk => rk05BUSY[2].CLK
sys.clk => skipFLAG.CLK
sys.clk => rkda[11].CLK
sys.clk => rkda[10].CLK
sys.clk => rkda[9].CLK
sys.clk => rkda[8].CLK
sys.clk => rkda[7].CLK
sys.clk => rkda[6].CLK
sys.clk => rkda[5].CLK
sys.clk => rkda[4].CLK
sys.clk => rkda[3].CLK
sys.clk => rkda[2].CLK
sys.clk => rkda[1].CLK
sys.clk => rkda[0].CLK
sys.clk => rkma[11].CLK
sys.clk => rkma[10].CLK
sys.clk => rkma[9].CLK
sys.clk => rkma[8].CLK
sys.clk => rkma[7].CLK
sys.clk => rkma[6].CLK
sys.clk => rkma[5].CLK
sys.clk => rkma[4].CLK
sys.clk => rkma[3].CLK
sys.clk => rkma[2].CLK
sys.clk => rkma[1].CLK
sys.clk => rkma[0].CLK
sys.clk => rkcm[11].CLK
sys.clk => rkcm[10].CLK
sys.clk => rkcm[9].CLK
sys.clk => rkcm[8].CLK
sys.clk => rkcm[7].CLK
sys.clk => rkcm[6].CLK
sys.clk => rkcm[5].CLK
sys.clk => rkcm[4].CLK
sys.clk => rkcm[3].CLK
sys.clk => rkcm[2].CLK
sys.clk => rkcm[1].CLK
sys.clk => rkcm[0].CLK
sys.clk => erk05:iRK05_1.sys.clk
sys.clk => erk05:iRK05_2.sys.clk
sys.clk => erk05:iRK05_3.sys.clk
sys.clk => esd:iSD.sys.clk
sys.clk => sdOP~5.DATAIN
sys.clk => rk05OP[3]~1.DATAIN
sys.clk => rk05OP[2]~5.DATAIN
sys.clk => rk05OP[1]~9.DATAIN
sys.clk => rk05OP[0]~13.DATAIN
sys.clk => bitopSTE~1.DATAIN
sys.clk => bitopWLE~1.DATAIN
sys.clk => bitopTME~1.DATAIN
sys.clk => bitopBUSY~1.DATAIN
sys.clk => bitopFNR~1.DATAIN
sys.clk => bitopMOT~1.DATAIN
sys.clk => bitopDONE~1.DATAIN
devNUM[5] => Equal1.IN5
devNUM[4] => Equal1.IN4
devNUM[3] => Equal1.IN3
devNUM[2] => Equal1.IN2
devNUM[1] => Equal1.IN1
devNUM[0] => Equal1.IN0
rk05INH[3] => erk05:iRK05_3.rk05INH
rk05INH[2] => erk05:iRK05_2.rk05INH
rk05INH[1] => erk05:iRK05_1.rk05INH
rk05INH[0] => erk05:iRK05_0.rk05INH
rk05MNT[3] => erk05:iRK05_3.rk05MNT
rk05MNT[2] => erk05:iRK05_2.rk05MNT
rk05MNT[1] => erk05:iRK05_1.rk05MNT
rk05MNT[0] => erk05:iRK05_0.rk05MNT
cpu.run => ~NO_FANOUT~
cpu.buss.intgnt => ~NO_FANOUT~
cpu.buss.dmagnt => esd:iSD.dmaGNT
cpu.buss.lxdar => RK8E_BUSINTF.IN1
cpu.buss.lxmar => ~NO_FANOUT~
cpu.buss.lxpar => ~NO_FANOUT~
cpu.buss.wr => ~NO_FANOUT~
cpu.buss.rd => ~NO_FANOUT~
cpu.buss.memsel => ~NO_FANOUT~
cpu.buss.ifetch => ~NO_FANOUT~
cpu.buss.dataf => ~NO_FANOUT~
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkcm.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkma.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => rkda.OUTPUTSELECT
cpu.buss.ioclr => skipFLAG.OUTPUTSELECT
cpu.buss.ioclr => bitopDONE.OUTPUTSELECT
cpu.buss.ioclr => bitopDONE.OUTPUTSELECT
cpu.buss.ioclr => bitopDONE.OUTPUTSELECT
cpu.buss.ioclr => bitopMOT.OUTPUTSELECT
cpu.buss.ioclr => bitopMOT.OUTPUTSELECT
cpu.buss.ioclr => bitopMOT.OUTPUTSELECT
cpu.buss.ioclr => bitopFNR.OUTPUTSELECT
cpu.buss.ioclr => bitopFNR.OUTPUTSELECT
cpu.buss.ioclr => bitopFNR.OUTPUTSELECT
cpu.buss.ioclr => bitopBUSY.OUTPUTSELECT
cpu.buss.ioclr => bitopBUSY.OUTPUTSELECT
cpu.buss.ioclr => bitopBUSY.OUTPUTSELECT
cpu.buss.ioclr => bitopTME.OUTPUTSELECT
cpu.buss.ioclr => bitopTME.OUTPUTSELECT
cpu.buss.ioclr => bitopTME.OUTPUTSELECT
cpu.buss.ioclr => bitopWLE.OUTPUTSELECT
cpu.buss.ioclr => bitopWLE.OUTPUTSELECT
cpu.buss.ioclr => bitopWLE.OUTPUTSELECT
cpu.buss.ioclr => bitopSTE.OUTPUTSELECT
cpu.buss.ioclr => bitopSTE.OUTPUTSELECT
cpu.buss.ioclr => bitopSTE.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05OP.OUTPUTSELECT
cpu.buss.ioclr => rk05BUSY.OUTPUTSELECT
cpu.buss.ioclr => rk05BUSY.OUTPUTSELECT
cpu.buss.ioclr => rk05BUSY.OUTPUTSELECT
cpu.buss.ioclr => sdOP.OUTPUTSELECT
cpu.buss.ioclr => sdOP.OUTPUTSELECT
cpu.buss.ioclr => sdOP.OUTPUTSELECT
cpu.buss.ioclr => sdOP.OUTPUTSELECT
cpu.buss.ioclr => sdLEN.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdMEMaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => sdDISKaddr.OUTPUTSELECT
cpu.buss.ioclr => rkstDONE.OUTPUTSELECT
cpu.buss.ioclr => rkstMOT.OUTPUTSELECT
cpu.buss.ioclr => rkstFNR.OUTPUTSELECT
cpu.buss.ioclr => rkstBUSY.OUTPUTSELECT
cpu.buss.ioclr => rkstTME.OUTPUTSELECT
cpu.buss.ioclr => rkstWLE.OUTPUTSELECT
cpu.buss.ioclr => rkstSTE.OUTPUTSELECT
cpu.buss.ioclr => erk05:iRK05_0.ioclr
cpu.buss.ioclr => erk05:iRK05_1.ioclr
cpu.buss.ioclr => erk05:iRK05_2.ioclr
cpu.buss.ioclr => erk05:iRK05_3.ioclr
cpu.buss.ioclr => esd:iSD.ioclr
cpu.buss.data[11] => Mux0.IN5
cpu.buss.data[11] => Mux1.IN5
cpu.buss.data[11] => Mux2.IN5
cpu.buss.data[11] => rkda.DATAA
cpu.buss.data[11] => rkma.DATAA
cpu.buss.data[11] => rkcm.DATAA
cpu.buss.data[11] => esd:iSD.dmaDIN[11]
cpu.buss.data[10] => Mux0.IN4
cpu.buss.data[10] => Mux1.IN4
cpu.buss.data[10] => Mux2.IN4
cpu.buss.data[10] => rkda.DATAA
cpu.buss.data[10] => rkma.DATAA
cpu.buss.data[10] => rkcm.DATAA
cpu.buss.data[10] => esd:iSD.dmaDIN[10]
cpu.buss.data[9] => rkda.DATAA
cpu.buss.data[9] => rkma.DATAA
cpu.buss.data[9] => rkcm.DATAA
cpu.buss.data[9] => esd:iSD.dmaDIN[9]
cpu.buss.data[8] => rkda.DATAA
cpu.buss.data[8] => rkma.DATAA
cpu.buss.data[8] => rkcm.DATAA
cpu.buss.data[8] => esd:iSD.dmaDIN[8]
cpu.buss.data[7] => Mux4.IN9
cpu.buss.data[7] => Mux6.IN10
cpu.buss.data[7] => Mux8.IN9
cpu.buss.data[7] => Mux9.IN9
cpu.buss.data[7] => Mux13.IN10
cpu.buss.data[7] => rkda.DATAA
cpu.buss.data[7] => rkma.DATAA
cpu.buss.data[7] => rkcm.DATAA
cpu.buss.data[7] => esd:iSD.dmaDIN[7]
cpu.buss.data[6] => LessThan0.IN15
cpu.buss.data[6] => rkda.DATAA
cpu.buss.data[6] => rkma.DATAA
cpu.buss.data[6] => rkcm.DATAA
cpu.buss.data[6] => esd:iSD.dmaDIN[6]
cpu.buss.data[5] => LessThan0.IN14
cpu.buss.data[5] => rkda.DATAA
cpu.buss.data[5] => rkma.DATAA
cpu.buss.data[5] => rkcm.DATAA
cpu.buss.data[5] => esd:iSD.dmaDIN[5]
cpu.buss.data[4] => LessThan0.IN13
cpu.buss.data[4] => rkda.DATAA
cpu.buss.data[4] => rkma.DATAA
cpu.buss.data[4] => rkcm.DATAA
cpu.buss.data[4] => esd:iSD.dmaDIN[4]
cpu.buss.data[3] => LessThan0.IN12
cpu.buss.data[3] => rkda.DATAA
cpu.buss.data[3] => rkma.DATAA
cpu.buss.data[3] => rkcm.DATAA
cpu.buss.data[3] => esd:iSD.dmaDIN[3]
cpu.buss.data[2] => LessThan0.IN11
cpu.buss.data[2] => rkda.DATAA
cpu.buss.data[2] => rkma.DATAA
cpu.buss.data[2] => rkcm.DATAA
cpu.buss.data[2] => esd:iSD.dmaDIN[2]
cpu.buss.data[1] => LessThan0.IN10
cpu.buss.data[1] => rkda.DATAA
cpu.buss.data[1] => rkma.DATAA
cpu.buss.data[1] => rkcm.DATAA
cpu.buss.data[1] => esd:iSD.dmaDIN[1]
cpu.buss.data[0] => LessThan0.IN9
cpu.buss.data[0] => rkda.DATAA
cpu.buss.data[0] => rkma.DATAA
cpu.buss.data[0] => rkcm.DATAA
cpu.buss.data[0] => esd:iSD.dmaDIN[0]
cpu.buss.eaddr[2] => ~NO_FANOUT~
cpu.buss.eaddr[1] => ~NO_FANOUT~
cpu.buss.eaddr[0] => ~NO_FANOUT~
cpu.buss.addr[11] => Mux3.IN10
cpu.buss.addr[11] => Mux4.IN8
cpu.buss.addr[11] => Mux5.IN9
cpu.buss.addr[11] => Mux6.IN9
cpu.buss.addr[11] => Mux7.IN9
cpu.buss.addr[11] => Mux8.IN8
cpu.buss.addr[11] => Mux9.IN8
cpu.buss.addr[11] => Mux10.IN9
cpu.buss.addr[11] => Mux11.IN9
cpu.buss.addr[11] => Mux13.IN9
cpu.buss.addr[11] => Mux14.IN9
cpu.buss.addr[11] => Mux15.IN10
cpu.buss.addr[11] => Mux16.IN10
cpu.buss.addr[11] => Mux17.IN10
cpu.buss.addr[11] => Mux18.IN10
cpu.buss.addr[11] => Mux19.IN10
cpu.buss.addr[11] => Mux20.IN10
cpu.buss.addr[11] => Mux21.IN10
cpu.buss.addr[11] => Mux22.IN10
cpu.buss.addr[10] => Mux3.IN9
cpu.buss.addr[10] => Mux4.IN7
cpu.buss.addr[10] => Mux5.IN8
cpu.buss.addr[10] => Mux6.IN8
cpu.buss.addr[10] => Mux7.IN8
cpu.buss.addr[10] => Mux8.IN7
cpu.buss.addr[10] => Mux9.IN7
cpu.buss.addr[10] => Mux10.IN8
cpu.buss.addr[10] => Mux11.IN8
cpu.buss.addr[10] => Mux12.IN5
cpu.buss.addr[10] => Mux13.IN8
cpu.buss.addr[10] => Mux14.IN8
cpu.buss.addr[10] => Mux15.IN9
cpu.buss.addr[10] => Mux16.IN9
cpu.buss.addr[10] => Mux17.IN9
cpu.buss.addr[10] => Mux18.IN9
cpu.buss.addr[10] => Mux19.IN9
cpu.buss.addr[10] => Mux20.IN9
cpu.buss.addr[10] => Mux21.IN9
cpu.buss.addr[10] => Mux22.IN9
cpu.buss.addr[9] => Mux3.IN8
cpu.buss.addr[9] => Mux4.IN6
cpu.buss.addr[9] => Mux5.IN7
cpu.buss.addr[9] => Mux6.IN7
cpu.buss.addr[9] => Mux7.IN7
cpu.buss.addr[9] => Mux8.IN6
cpu.buss.addr[9] => Mux9.IN6
cpu.buss.addr[9] => Mux10.IN7
cpu.buss.addr[9] => Mux11.IN7
cpu.buss.addr[9] => Mux12.IN4
cpu.buss.addr[9] => Mux13.IN7
cpu.buss.addr[9] => Mux14.IN7
cpu.buss.addr[9] => Mux15.IN8
cpu.buss.addr[9] => Mux16.IN8
cpu.buss.addr[9] => Mux17.IN8
cpu.buss.addr[9] => Mux18.IN8
cpu.buss.addr[9] => Mux19.IN8
cpu.buss.addr[9] => Mux20.IN8
cpu.buss.addr[9] => Mux21.IN8
cpu.buss.addr[9] => Mux22.IN8
cpu.buss.addr[8] => Equal1.IN11
cpu.buss.addr[7] => Equal1.IN10
cpu.buss.addr[6] => Equal1.IN9
cpu.buss.addr[5] => Equal1.IN8
cpu.buss.addr[4] => Equal1.IN7
cpu.buss.addr[3] => Equal1.IN6
cpu.buss.addr[2] => Equal0.IN2
cpu.buss.addr[1] => Equal0.IN1
cpu.buss.addr[0] => Equal0.IN0
cpu.regs.XMA[2] => ~NO_FANOUT~
cpu.regs.XMA[1] => ~NO_FANOUT~
cpu.regs.XMA[0] => ~NO_FANOUT~
cpu.regs.SC[11] => ~NO_FANOUT~
cpu.regs.SC[10] => ~NO_FANOUT~
cpu.regs.SC[9] => ~NO_FANOUT~
cpu.regs.SC[8] => ~NO_FANOUT~
cpu.regs.SC[7] => ~NO_FANOUT~
cpu.regs.SC[6] => ~NO_FANOUT~
cpu.regs.SC[5] => ~NO_FANOUT~
cpu.regs.SC[4] => ~NO_FANOUT~
cpu.regs.SC[3] => ~NO_FANOUT~
cpu.regs.SC[2] => ~NO_FANOUT~
cpu.regs.SC[1] => ~NO_FANOUT~
cpu.regs.SC[0] => ~NO_FANOUT~
cpu.regs.ST[11] => ~NO_FANOUT~
cpu.regs.ST[10] => ~NO_FANOUT~
cpu.regs.ST[9] => ~NO_FANOUT~
cpu.regs.ST[8] => ~NO_FANOUT~
cpu.regs.ST[7] => ~NO_FANOUT~
cpu.regs.ST[6] => ~NO_FANOUT~
cpu.regs.ST[5] => ~NO_FANOUT~
cpu.regs.ST[4] => ~NO_FANOUT~
cpu.regs.ST[3] => ~NO_FANOUT~
cpu.regs.ST[2] => ~NO_FANOUT~
cpu.regs.ST[1] => ~NO_FANOUT~
cpu.regs.ST[0] => ~NO_FANOUT~
cpu.regs.MQ[11] => ~NO_FANOUT~
cpu.regs.MQ[10] => ~NO_FANOUT~
cpu.regs.MQ[9] => ~NO_FANOUT~
cpu.regs.MQ[8] => ~NO_FANOUT~
cpu.regs.MQ[7] => ~NO_FANOUT~
cpu.regs.MQ[6] => ~NO_FANOUT~
cpu.regs.MQ[5] => ~NO_FANOUT~
cpu.regs.MQ[4] => ~NO_FANOUT~
cpu.regs.MQ[3] => ~NO_FANOUT~
cpu.regs.MQ[2] => ~NO_FANOUT~
cpu.regs.MQ[1] => ~NO_FANOUT~
cpu.regs.MQ[0] => ~NO_FANOUT~
cpu.regs.MD[11] => ~NO_FANOUT~
cpu.regs.MD[10] => ~NO_FANOUT~
cpu.regs.MD[9] => ~NO_FANOUT~
cpu.regs.MD[8] => ~NO_FANOUT~
cpu.regs.MD[7] => ~NO_FANOUT~
cpu.regs.MD[6] => ~NO_FANOUT~
cpu.regs.MD[5] => ~NO_FANOUT~
cpu.regs.MD[4] => ~NO_FANOUT~
cpu.regs.MD[3] => ~NO_FANOUT~
cpu.regs.MD[2] => ~NO_FANOUT~
cpu.regs.MD[1] => ~NO_FANOUT~
cpu.regs.MD[0] => ~NO_FANOUT~
cpu.regs.MA[11] => ~NO_FANOUT~
cpu.regs.MA[10] => ~NO_FANOUT~
cpu.regs.MA[9] => ~NO_FANOUT~
cpu.regs.MA[8] => ~NO_FANOUT~
cpu.regs.MA[7] => ~NO_FANOUT~
cpu.regs.MA[6] => ~NO_FANOUT~
cpu.regs.MA[5] => ~NO_FANOUT~
cpu.regs.MA[4] => ~NO_FANOUT~
cpu.regs.MA[3] => ~NO_FANOUT~
cpu.regs.MA[2] => ~NO_FANOUT~
cpu.regs.MA[1] => ~NO_FANOUT~
cpu.regs.MA[0] => ~NO_FANOUT~
cpu.regs.IR[11] => ~NO_FANOUT~
cpu.regs.IR[10] => ~NO_FANOUT~
cpu.regs.IR[9] => ~NO_FANOUT~
cpu.regs.IR[8] => ~NO_FANOUT~
cpu.regs.IR[7] => ~NO_FANOUT~
cpu.regs.IR[6] => ~NO_FANOUT~
cpu.regs.IR[5] => ~NO_FANOUT~
cpu.regs.IR[4] => ~NO_FANOUT~
cpu.regs.IR[3] => ~NO_FANOUT~
cpu.regs.IR[2] => ~NO_FANOUT~
cpu.regs.IR[1] => ~NO_FANOUT~
cpu.regs.IR[0] => ~NO_FANOUT~
cpu.regs.AC[11] => ~NO_FANOUT~
cpu.regs.AC[10] => ~NO_FANOUT~
cpu.regs.AC[9] => ~NO_FANOUT~
cpu.regs.AC[8] => ~NO_FANOUT~
cpu.regs.AC[7] => ~NO_FANOUT~
cpu.regs.AC[6] => ~NO_FANOUT~
cpu.regs.AC[5] => ~NO_FANOUT~
cpu.regs.AC[4] => ~NO_FANOUT~
cpu.regs.AC[3] => ~NO_FANOUT~
cpu.regs.AC[2] => ~NO_FANOUT~
cpu.regs.AC[1] => ~NO_FANOUT~
cpu.regs.AC[0] => ~NO_FANOUT~
cpu.regs.PC[11] => ~NO_FANOUT~
cpu.regs.PC[10] => ~NO_FANOUT~
cpu.regs.PC[9] => ~NO_FANOUT~
cpu.regs.PC[8] => ~NO_FANOUT~
cpu.regs.PC[7] => ~NO_FANOUT~
cpu.regs.PC[6] => ~NO_FANOUT~
cpu.regs.PC[5] => ~NO_FANOUT~
cpu.regs.PC[4] => ~NO_FANOUT~
cpu.regs.PC[3] => ~NO_FANOUT~
cpu.regs.PC[2] => ~NO_FANOUT~
cpu.regs.PC[1] => ~NO_FANOUT~
cpu.regs.PC[0] => ~NO_FANOUT~
dev.dma.eaddr[2] <= rkcm[8].DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[1] <= rkcm[7].DB_MAX_OUTPUT_PORT_TYPE
dev.dma.eaddr[0] <= rkcm[6].DB_MAX_OUTPUT_PORT_TYPE
dev.dma.addr[11] <= esd:iSD.dmaADDR[11]
dev.dma.addr[10] <= esd:iSD.dmaADDR[10]
dev.dma.addr[9] <= esd:iSD.dmaADDR[9]
dev.dma.addr[8] <= esd:iSD.dmaADDR[8]
dev.dma.addr[7] <= esd:iSD.dmaADDR[7]
dev.dma.addr[6] <= esd:iSD.dmaADDR[6]
dev.dma.addr[5] <= esd:iSD.dmaADDR[5]
dev.dma.addr[4] <= esd:iSD.dmaADDR[4]
dev.dma.addr[3] <= esd:iSD.dmaADDR[3]
dev.dma.addr[2] <= esd:iSD.dmaADDR[2]
dev.dma.addr[1] <= esd:iSD.dmaADDR[1]
dev.dma.addr[0] <= esd:iSD.dmaADDR[0]
dev.dma.lxpar <= <GND>
dev.dma.lxmar <= lxmar.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.memsel <= memsel.DB_MAX_OUTPUT_PORT_TYPE
dev.dma.wr <= esd:iSD.dmaWR
dev.dma.rd <= esd:iSD.dmaRD
dev.dma.req <= esd:iSD.dmaREQ
dev.intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
dev.cpreq <= <GND>
dev.skip <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.devc[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[11] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[10] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[9] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[8] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[7] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[6] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[5] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[4] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[3] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[2] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[1] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.data[0] <= dev.DB_MAX_OUTPUT_PORT_TYPE
dev.ack <= dev.DB_MAX_OUTPUT_PORT_TYPE
sdCD => erk05:iRK05_0.sdCD
sdCD => erk05:iRK05_1.sdCD
sdCD => erk05:iRK05_2.sdCD
sdCD => erk05:iRK05_3.sdCD
sdCD => rk8eSTAT.sdCD.DATAIN
sdWP => erk05:iRK05_0.sdWP
sdWP => erk05:iRK05_1.sdWP
sdWP => erk05:iRK05_2.sdWP
sdWP => erk05:iRK05_3.sdWP
sdWP => rk8eSTAT.sdWP.DATAIN
sdMISO => esd:iSD.sdMISO
sdMOSI <= esd:iSD.sdMOSI
sdSCLK <= esd:iSD.sdSCLK
sdCS <= esd:iSD.sdCS
rk8eINIT <= rk8eINIT.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.debug[7] <= esd:iSD.sdSTAT.debug[7]
rk8eSTAT.sdSTAT.debug[6] <= esd:iSD.sdSTAT.debug[6]
rk8eSTAT.sdSTAT.debug[5] <= esd:iSD.sdSTAT.debug[5]
rk8eSTAT.sdSTAT.debug[4] <= esd:iSD.sdSTAT.debug[4]
rk8eSTAT.sdSTAT.debug[3] <= esd:iSD.sdSTAT.debug[3]
rk8eSTAT.sdSTAT.debug[2] <= esd:iSD.sdSTAT.debug[2]
rk8eSTAT.sdSTAT.debug[1] <= esd:iSD.sdSTAT.debug[1]
rk8eSTAT.sdSTAT.debug[0] <= esd:iSD.sdSTAT.debug[0]
rk8eSTAT.sdSTAT.wrCNT[7] <= esd:iSD.sdSTAT.wrCNT[7]
rk8eSTAT.sdSTAT.wrCNT[6] <= esd:iSD.sdSTAT.wrCNT[6]
rk8eSTAT.sdSTAT.wrCNT[5] <= esd:iSD.sdSTAT.wrCNT[5]
rk8eSTAT.sdSTAT.wrCNT[4] <= esd:iSD.sdSTAT.wrCNT[4]
rk8eSTAT.sdSTAT.wrCNT[3] <= esd:iSD.sdSTAT.wrCNT[3]
rk8eSTAT.sdSTAT.wrCNT[2] <= esd:iSD.sdSTAT.wrCNT[2]
rk8eSTAT.sdSTAT.wrCNT[1] <= esd:iSD.sdSTAT.wrCNT[1]
rk8eSTAT.sdSTAT.wrCNT[0] <= esd:iSD.sdSTAT.wrCNT[0]
rk8eSTAT.sdSTAT.rdCNT[7] <= esd:iSD.sdSTAT.rdCNT[7]
rk8eSTAT.sdSTAT.rdCNT[6] <= esd:iSD.sdSTAT.rdCNT[6]
rk8eSTAT.sdSTAT.rdCNT[5] <= esd:iSD.sdSTAT.rdCNT[5]
rk8eSTAT.sdSTAT.rdCNT[4] <= esd:iSD.sdSTAT.rdCNT[4]
rk8eSTAT.sdSTAT.rdCNT[3] <= esd:iSD.sdSTAT.rdCNT[3]
rk8eSTAT.sdSTAT.rdCNT[2] <= esd:iSD.sdSTAT.rdCNT[2]
rk8eSTAT.sdSTAT.rdCNT[1] <= esd:iSD.sdSTAT.rdCNT[1]
rk8eSTAT.sdSTAT.rdCNT[0] <= esd:iSD.sdSTAT.rdCNT[0]
rk8eSTAT.sdSTAT.val[7] <= esd:iSD.sdSTAT.val[7]
rk8eSTAT.sdSTAT.val[6] <= esd:iSD.sdSTAT.val[6]
rk8eSTAT.sdSTAT.val[5] <= esd:iSD.sdSTAT.val[5]
rk8eSTAT.sdSTAT.val[4] <= esd:iSD.sdSTAT.val[4]
rk8eSTAT.sdSTAT.val[3] <= esd:iSD.sdSTAT.val[3]
rk8eSTAT.sdSTAT.val[2] <= esd:iSD.sdSTAT.val[2]
rk8eSTAT.sdSTAT.val[1] <= esd:iSD.sdSTAT.val[1]
rk8eSTAT.sdSTAT.val[0] <= esd:iSD.sdSTAT.val[0]
rk8eSTAT.sdSTAT.err[7] <= esd:iSD.sdSTAT.err[7]
rk8eSTAT.sdSTAT.err[6] <= esd:iSD.sdSTAT.err[6]
rk8eSTAT.sdSTAT.err[5] <= esd:iSD.sdSTAT.err[5]
rk8eSTAT.sdSTAT.err[4] <= esd:iSD.sdSTAT.err[4]
rk8eSTAT.sdSTAT.err[3] <= esd:iSD.sdSTAT.err[3]
rk8eSTAT.sdSTAT.err[2] <= esd:iSD.sdSTAT.err[2]
rk8eSTAT.sdSTAT.err[1] <= esd:iSD.sdSTAT.err[1]
rk8eSTAT.sdSTAT.err[0] <= esd:iSD.sdSTAT.err[0]
rk8eSTAT.sdSTAT.state.sdstateRWFAIL <= rk8eSTAT.sdSTAT.state.sdstateRWFAIL.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.state.sdstateINFAIL <= rk8eSTAT.sdSTAT.state.sdstateINFAIL.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.state.sdstateDONE <= rk8eSTAT.sdSTAT.state.sdstateDONE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.state.sdstateWRITE <= rk8eSTAT.sdSTAT.state.sdstateWRITE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.state.sdstateREAD <= rk8eSTAT.sdSTAT.state.sdstateREAD.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.state.sdstateREADY <= rk8eSTAT.sdSTAT.state.sdstateREADY.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdSTAT.state.sdstateINIT <= rk8eSTAT.sdSTAT.state.sdstateINIT.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].sdDISKaddr[31] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[31]
rk8eSTAT.rk05STAT[3].sdDISKaddr[30] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[30]
rk8eSTAT.rk05STAT[3].sdDISKaddr[29] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[29]
rk8eSTAT.rk05STAT[3].sdDISKaddr[28] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[28]
rk8eSTAT.rk05STAT[3].sdDISKaddr[27] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[27]
rk8eSTAT.rk05STAT[3].sdDISKaddr[26] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[26]
rk8eSTAT.rk05STAT[3].sdDISKaddr[25] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[25]
rk8eSTAT.rk05STAT[3].sdDISKaddr[24] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[24]
rk8eSTAT.rk05STAT[3].sdDISKaddr[23] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[23]
rk8eSTAT.rk05STAT[3].sdDISKaddr[22] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[22]
rk8eSTAT.rk05STAT[3].sdDISKaddr[21] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[21]
rk8eSTAT.rk05STAT[3].sdDISKaddr[20] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[20]
rk8eSTAT.rk05STAT[3].sdDISKaddr[19] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[19]
rk8eSTAT.rk05STAT[3].sdDISKaddr[18] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[18]
rk8eSTAT.rk05STAT[3].sdDISKaddr[17] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[17]
rk8eSTAT.rk05STAT[3].sdDISKaddr[16] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[16]
rk8eSTAT.rk05STAT[3].sdDISKaddr[15] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[15]
rk8eSTAT.rk05STAT[3].sdDISKaddr[14] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[14]
rk8eSTAT.rk05STAT[3].sdDISKaddr[13] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[13]
rk8eSTAT.rk05STAT[3].sdDISKaddr[12] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[12]
rk8eSTAT.rk05STAT[3].sdDISKaddr[11] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[11]
rk8eSTAT.rk05STAT[3].sdDISKaddr[10] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[10]
rk8eSTAT.rk05STAT[3].sdDISKaddr[9] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[9]
rk8eSTAT.rk05STAT[3].sdDISKaddr[8] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[8]
rk8eSTAT.rk05STAT[3].sdDISKaddr[7] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[7]
rk8eSTAT.rk05STAT[3].sdDISKaddr[6] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[6]
rk8eSTAT.rk05STAT[3].sdDISKaddr[5] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[5]
rk8eSTAT.rk05STAT[3].sdDISKaddr[4] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[4]
rk8eSTAT.rk05STAT[3].sdDISKaddr[3] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[3]
rk8eSTAT.rk05STAT[3].sdDISKaddr[2] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[2]
rk8eSTAT.rk05STAT[3].sdDISKaddr[1] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[1]
rk8eSTAT.rk05STAT[3].sdDISKaddr[0] <= erk05:iRK05_3.rk05STAT.sdDISKaddr[0]
rk8eSTAT.rk05STAT[3].sdMEMaddr[11] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[11]
rk8eSTAT.rk05STAT[3].sdMEMaddr[10] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[10]
rk8eSTAT.rk05STAT[3].sdMEMaddr[9] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[9]
rk8eSTAT.rk05STAT[3].sdMEMaddr[8] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[8]
rk8eSTAT.rk05STAT[3].sdMEMaddr[7] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[7]
rk8eSTAT.rk05STAT[3].sdMEMaddr[6] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[6]
rk8eSTAT.rk05STAT[3].sdMEMaddr[5] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[5]
rk8eSTAT.rk05STAT[3].sdMEMaddr[4] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[4]
rk8eSTAT.rk05STAT[3].sdMEMaddr[3] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[3]
rk8eSTAT.rk05STAT[3].sdMEMaddr[2] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[2]
rk8eSTAT.rk05STAT[3].sdMEMaddr[1] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[1]
rk8eSTAT.rk05STAT[3].sdMEMaddr[0] <= erk05:iRK05_3.rk05STAT.sdMEMaddr[0]
rk8eSTAT.rk05STAT[3].sdLEN <= erk05:iRK05_3.rk05STAT.sdLEN
rk8eSTAT.rk05STAT[3].sdOP.sdopWR <= rk8eSTAT.rk05STAT[3].sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].sdOP.sdopRD <= rk8eSTAT.rk05STAT[3].sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].sdOP.sdopABORT <= rk8eSTAT.rk05STAT[3].sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].sdOP.sdopNOP <= rk8eSTAT.rk05STAT[3].sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].wrinh <= erk05:iRK05_3.rk05STAT.wrinh
rk8eSTAT.rk05STAT[3].recal <= erk05:iRK05_3.rk05STAT.recal
rk8eSTAT.rk05STAT[3].mounted <= erk05:iRK05_3.rk05STAT.mounted
rk8eSTAT.rk05STAT[3].state.rk05stDONE <= rk8eSTAT.rk05STAT[3].state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].state.rk05stBUSY <= rk8eSTAT.rk05STAT[3].state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].state.rk05stIDLE <= rk8eSTAT.rk05STAT[3].state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[3].active <= erk05:iRK05_3.rk05STAT.active
rk8eSTAT.rk05STAT[2].sdDISKaddr[31] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[31]
rk8eSTAT.rk05STAT[2].sdDISKaddr[30] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[30]
rk8eSTAT.rk05STAT[2].sdDISKaddr[29] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[29]
rk8eSTAT.rk05STAT[2].sdDISKaddr[28] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[28]
rk8eSTAT.rk05STAT[2].sdDISKaddr[27] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[27]
rk8eSTAT.rk05STAT[2].sdDISKaddr[26] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[26]
rk8eSTAT.rk05STAT[2].sdDISKaddr[25] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[25]
rk8eSTAT.rk05STAT[2].sdDISKaddr[24] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[24]
rk8eSTAT.rk05STAT[2].sdDISKaddr[23] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[23]
rk8eSTAT.rk05STAT[2].sdDISKaddr[22] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[22]
rk8eSTAT.rk05STAT[2].sdDISKaddr[21] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[21]
rk8eSTAT.rk05STAT[2].sdDISKaddr[20] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[20]
rk8eSTAT.rk05STAT[2].sdDISKaddr[19] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[19]
rk8eSTAT.rk05STAT[2].sdDISKaddr[18] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[18]
rk8eSTAT.rk05STAT[2].sdDISKaddr[17] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[17]
rk8eSTAT.rk05STAT[2].sdDISKaddr[16] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[16]
rk8eSTAT.rk05STAT[2].sdDISKaddr[15] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[15]
rk8eSTAT.rk05STAT[2].sdDISKaddr[14] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[14]
rk8eSTAT.rk05STAT[2].sdDISKaddr[13] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[13]
rk8eSTAT.rk05STAT[2].sdDISKaddr[12] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[12]
rk8eSTAT.rk05STAT[2].sdDISKaddr[11] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[11]
rk8eSTAT.rk05STAT[2].sdDISKaddr[10] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[10]
rk8eSTAT.rk05STAT[2].sdDISKaddr[9] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[9]
rk8eSTAT.rk05STAT[2].sdDISKaddr[8] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[8]
rk8eSTAT.rk05STAT[2].sdDISKaddr[7] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[7]
rk8eSTAT.rk05STAT[2].sdDISKaddr[6] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[6]
rk8eSTAT.rk05STAT[2].sdDISKaddr[5] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[5]
rk8eSTAT.rk05STAT[2].sdDISKaddr[4] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[4]
rk8eSTAT.rk05STAT[2].sdDISKaddr[3] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[3]
rk8eSTAT.rk05STAT[2].sdDISKaddr[2] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[2]
rk8eSTAT.rk05STAT[2].sdDISKaddr[1] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[1]
rk8eSTAT.rk05STAT[2].sdDISKaddr[0] <= erk05:iRK05_2.rk05STAT.sdDISKaddr[0]
rk8eSTAT.rk05STAT[2].sdMEMaddr[11] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[11]
rk8eSTAT.rk05STAT[2].sdMEMaddr[10] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[10]
rk8eSTAT.rk05STAT[2].sdMEMaddr[9] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[9]
rk8eSTAT.rk05STAT[2].sdMEMaddr[8] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[8]
rk8eSTAT.rk05STAT[2].sdMEMaddr[7] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[7]
rk8eSTAT.rk05STAT[2].sdMEMaddr[6] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[6]
rk8eSTAT.rk05STAT[2].sdMEMaddr[5] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[5]
rk8eSTAT.rk05STAT[2].sdMEMaddr[4] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[4]
rk8eSTAT.rk05STAT[2].sdMEMaddr[3] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[3]
rk8eSTAT.rk05STAT[2].sdMEMaddr[2] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[2]
rk8eSTAT.rk05STAT[2].sdMEMaddr[1] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[1]
rk8eSTAT.rk05STAT[2].sdMEMaddr[0] <= erk05:iRK05_2.rk05STAT.sdMEMaddr[0]
rk8eSTAT.rk05STAT[2].sdLEN <= erk05:iRK05_2.rk05STAT.sdLEN
rk8eSTAT.rk05STAT[2].sdOP.sdopWR <= rk8eSTAT.rk05STAT[2].sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].sdOP.sdopRD <= rk8eSTAT.rk05STAT[2].sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].sdOP.sdopABORT <= rk8eSTAT.rk05STAT[2].sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].sdOP.sdopNOP <= rk8eSTAT.rk05STAT[2].sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].wrinh <= erk05:iRK05_2.rk05STAT.wrinh
rk8eSTAT.rk05STAT[2].recal <= erk05:iRK05_2.rk05STAT.recal
rk8eSTAT.rk05STAT[2].mounted <= erk05:iRK05_2.rk05STAT.mounted
rk8eSTAT.rk05STAT[2].state.rk05stDONE <= rk8eSTAT.rk05STAT[2].state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].state.rk05stBUSY <= rk8eSTAT.rk05STAT[2].state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].state.rk05stIDLE <= rk8eSTAT.rk05STAT[2].state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[2].active <= erk05:iRK05_2.rk05STAT.active
rk8eSTAT.rk05STAT[1].sdDISKaddr[31] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[31]
rk8eSTAT.rk05STAT[1].sdDISKaddr[30] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[30]
rk8eSTAT.rk05STAT[1].sdDISKaddr[29] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[29]
rk8eSTAT.rk05STAT[1].sdDISKaddr[28] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[28]
rk8eSTAT.rk05STAT[1].sdDISKaddr[27] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[27]
rk8eSTAT.rk05STAT[1].sdDISKaddr[26] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[26]
rk8eSTAT.rk05STAT[1].sdDISKaddr[25] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[25]
rk8eSTAT.rk05STAT[1].sdDISKaddr[24] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[24]
rk8eSTAT.rk05STAT[1].sdDISKaddr[23] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[23]
rk8eSTAT.rk05STAT[1].sdDISKaddr[22] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[22]
rk8eSTAT.rk05STAT[1].sdDISKaddr[21] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[21]
rk8eSTAT.rk05STAT[1].sdDISKaddr[20] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[20]
rk8eSTAT.rk05STAT[1].sdDISKaddr[19] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[19]
rk8eSTAT.rk05STAT[1].sdDISKaddr[18] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[18]
rk8eSTAT.rk05STAT[1].sdDISKaddr[17] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[17]
rk8eSTAT.rk05STAT[1].sdDISKaddr[16] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[16]
rk8eSTAT.rk05STAT[1].sdDISKaddr[15] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[15]
rk8eSTAT.rk05STAT[1].sdDISKaddr[14] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[14]
rk8eSTAT.rk05STAT[1].sdDISKaddr[13] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[13]
rk8eSTAT.rk05STAT[1].sdDISKaddr[12] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[12]
rk8eSTAT.rk05STAT[1].sdDISKaddr[11] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[11]
rk8eSTAT.rk05STAT[1].sdDISKaddr[10] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[10]
rk8eSTAT.rk05STAT[1].sdDISKaddr[9] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[9]
rk8eSTAT.rk05STAT[1].sdDISKaddr[8] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[8]
rk8eSTAT.rk05STAT[1].sdDISKaddr[7] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[7]
rk8eSTAT.rk05STAT[1].sdDISKaddr[6] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[6]
rk8eSTAT.rk05STAT[1].sdDISKaddr[5] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[5]
rk8eSTAT.rk05STAT[1].sdDISKaddr[4] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[4]
rk8eSTAT.rk05STAT[1].sdDISKaddr[3] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[3]
rk8eSTAT.rk05STAT[1].sdDISKaddr[2] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[2]
rk8eSTAT.rk05STAT[1].sdDISKaddr[1] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[1]
rk8eSTAT.rk05STAT[1].sdDISKaddr[0] <= erk05:iRK05_1.rk05STAT.sdDISKaddr[0]
rk8eSTAT.rk05STAT[1].sdMEMaddr[11] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[11]
rk8eSTAT.rk05STAT[1].sdMEMaddr[10] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[10]
rk8eSTAT.rk05STAT[1].sdMEMaddr[9] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[9]
rk8eSTAT.rk05STAT[1].sdMEMaddr[8] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[8]
rk8eSTAT.rk05STAT[1].sdMEMaddr[7] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[7]
rk8eSTAT.rk05STAT[1].sdMEMaddr[6] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[6]
rk8eSTAT.rk05STAT[1].sdMEMaddr[5] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[5]
rk8eSTAT.rk05STAT[1].sdMEMaddr[4] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[4]
rk8eSTAT.rk05STAT[1].sdMEMaddr[3] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[3]
rk8eSTAT.rk05STAT[1].sdMEMaddr[2] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[2]
rk8eSTAT.rk05STAT[1].sdMEMaddr[1] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[1]
rk8eSTAT.rk05STAT[1].sdMEMaddr[0] <= erk05:iRK05_1.rk05STAT.sdMEMaddr[0]
rk8eSTAT.rk05STAT[1].sdLEN <= erk05:iRK05_1.rk05STAT.sdLEN
rk8eSTAT.rk05STAT[1].sdOP.sdopWR <= rk8eSTAT.rk05STAT[1].sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].sdOP.sdopRD <= rk8eSTAT.rk05STAT[1].sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].sdOP.sdopABORT <= rk8eSTAT.rk05STAT[1].sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].sdOP.sdopNOP <= rk8eSTAT.rk05STAT[1].sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].wrinh <= erk05:iRK05_1.rk05STAT.wrinh
rk8eSTAT.rk05STAT[1].recal <= erk05:iRK05_1.rk05STAT.recal
rk8eSTAT.rk05STAT[1].mounted <= erk05:iRK05_1.rk05STAT.mounted
rk8eSTAT.rk05STAT[1].state.rk05stDONE <= rk8eSTAT.rk05STAT[1].state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].state.rk05stBUSY <= rk8eSTAT.rk05STAT[1].state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].state.rk05stIDLE <= rk8eSTAT.rk05STAT[1].state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[1].active <= erk05:iRK05_1.rk05STAT.active
rk8eSTAT.rk05STAT[0].sdDISKaddr[31] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[31]
rk8eSTAT.rk05STAT[0].sdDISKaddr[30] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[30]
rk8eSTAT.rk05STAT[0].sdDISKaddr[29] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[29]
rk8eSTAT.rk05STAT[0].sdDISKaddr[28] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[28]
rk8eSTAT.rk05STAT[0].sdDISKaddr[27] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[27]
rk8eSTAT.rk05STAT[0].sdDISKaddr[26] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[26]
rk8eSTAT.rk05STAT[0].sdDISKaddr[25] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[25]
rk8eSTAT.rk05STAT[0].sdDISKaddr[24] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[24]
rk8eSTAT.rk05STAT[0].sdDISKaddr[23] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[23]
rk8eSTAT.rk05STAT[0].sdDISKaddr[22] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[22]
rk8eSTAT.rk05STAT[0].sdDISKaddr[21] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[21]
rk8eSTAT.rk05STAT[0].sdDISKaddr[20] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[20]
rk8eSTAT.rk05STAT[0].sdDISKaddr[19] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[19]
rk8eSTAT.rk05STAT[0].sdDISKaddr[18] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[18]
rk8eSTAT.rk05STAT[0].sdDISKaddr[17] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[17]
rk8eSTAT.rk05STAT[0].sdDISKaddr[16] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[16]
rk8eSTAT.rk05STAT[0].sdDISKaddr[15] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[15]
rk8eSTAT.rk05STAT[0].sdDISKaddr[14] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[14]
rk8eSTAT.rk05STAT[0].sdDISKaddr[13] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[13]
rk8eSTAT.rk05STAT[0].sdDISKaddr[12] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[12]
rk8eSTAT.rk05STAT[0].sdDISKaddr[11] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[11]
rk8eSTAT.rk05STAT[0].sdDISKaddr[10] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[10]
rk8eSTAT.rk05STAT[0].sdDISKaddr[9] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[9]
rk8eSTAT.rk05STAT[0].sdDISKaddr[8] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[8]
rk8eSTAT.rk05STAT[0].sdDISKaddr[7] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[7]
rk8eSTAT.rk05STAT[0].sdDISKaddr[6] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[6]
rk8eSTAT.rk05STAT[0].sdDISKaddr[5] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[5]
rk8eSTAT.rk05STAT[0].sdDISKaddr[4] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[4]
rk8eSTAT.rk05STAT[0].sdDISKaddr[3] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[3]
rk8eSTAT.rk05STAT[0].sdDISKaddr[2] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[2]
rk8eSTAT.rk05STAT[0].sdDISKaddr[1] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[1]
rk8eSTAT.rk05STAT[0].sdDISKaddr[0] <= erk05:iRK05_0.rk05STAT.sdDISKaddr[0]
rk8eSTAT.rk05STAT[0].sdMEMaddr[11] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[11]
rk8eSTAT.rk05STAT[0].sdMEMaddr[10] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[10]
rk8eSTAT.rk05STAT[0].sdMEMaddr[9] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[9]
rk8eSTAT.rk05STAT[0].sdMEMaddr[8] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[8]
rk8eSTAT.rk05STAT[0].sdMEMaddr[7] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[7]
rk8eSTAT.rk05STAT[0].sdMEMaddr[6] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[6]
rk8eSTAT.rk05STAT[0].sdMEMaddr[5] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[5]
rk8eSTAT.rk05STAT[0].sdMEMaddr[4] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[4]
rk8eSTAT.rk05STAT[0].sdMEMaddr[3] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[3]
rk8eSTAT.rk05STAT[0].sdMEMaddr[2] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[2]
rk8eSTAT.rk05STAT[0].sdMEMaddr[1] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[1]
rk8eSTAT.rk05STAT[0].sdMEMaddr[0] <= erk05:iRK05_0.rk05STAT.sdMEMaddr[0]
rk8eSTAT.rk05STAT[0].sdLEN <= erk05:iRK05_0.rk05STAT.sdLEN
rk8eSTAT.rk05STAT[0].sdOP.sdopWR <= rk8eSTAT.rk05STAT[0].sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].sdOP.sdopRD <= rk8eSTAT.rk05STAT[0].sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].sdOP.sdopABORT <= rk8eSTAT.rk05STAT[0].sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].sdOP.sdopNOP <= rk8eSTAT.rk05STAT[0].sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].wrinh <= erk05:iRK05_0.rk05STAT.wrinh
rk8eSTAT.rk05STAT[0].recal <= erk05:iRK05_0.rk05STAT.recal
rk8eSTAT.rk05STAT[0].mounted <= erk05:iRK05_0.rk05STAT.mounted
rk8eSTAT.rk05STAT[0].state.rk05stDONE <= rk8eSTAT.rk05STAT[0].state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].state.rk05stBUSY <= rk8eSTAT.rk05STAT[0].state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].state.rk05stIDLE <= rk8eSTAT.rk05STAT[0].state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.rk05STAT[0].active <= erk05:iRK05_0.rk05STAT.active
rk8eSTAT.sdWP <= sdWP.DB_MAX_OUTPUT_PORT_TYPE
rk8eSTAT.sdCD <= sdCD.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0
sys.rst => RK05_SIM.IN0
sys.rst => active.ACLR
sys.rst => \ACTIVITY:timer[0].ACLR
sys.rst => \ACTIVITY:timer[1].ACLR
sys.rst => \ACTIVITY:timer[2].ACLR
sys.rst => \ACTIVITY:timer[3].ACLR
sys.rst => \ACTIVITY:timer[4].ACLR
sys.rst => \ACTIVITY:timer[5].ACLR
sys.rst => \ACTIVITY:timer[6].ACLR
sys.rst => \ACTIVITY:timer[7].ACLR
sys.rst => \ACTIVITY:timer[8].ACLR
sys.rst => \ACTIVITY:timer[9].ACLR
sys.rst => \ACTIVITY:timer[10].ACLR
sys.rst => \ACTIVITY:timer[11].ACLR
sys.rst => \ACTIVITY:timer[12].ACLR
sys.rst => \ACTIVITY:timer[13].ACLR
sys.rst => \ACTIVITY:timer[14].ACLR
sys.rst => \ACTIVITY:timer[15].ACLR
sys.rst => \ACTIVITY:timer[16].ACLR
sys.rst => \ACTIVITY:timer[17].ACLR
sys.rst => \ACTIVITY:timer[18].ACLR
sys.rst => \ACTIVITY:timer[19].ACLR
sys.rst => \ACTIVITY:timer[20].ACLR
sys.rst => \ACTIVITY:timer[21].ACLR
sys.rst => \ACTIVITY:timer[22].ACLR
sys.clk => active.CLK
sys.clk => \ACTIVITY:timer[0].CLK
sys.clk => \ACTIVITY:timer[1].CLK
sys.clk => \ACTIVITY:timer[2].CLK
sys.clk => \ACTIVITY:timer[3].CLK
sys.clk => \ACTIVITY:timer[4].CLK
sys.clk => \ACTIVITY:timer[5].CLK
sys.clk => \ACTIVITY:timer[6].CLK
sys.clk => \ACTIVITY:timer[7].CLK
sys.clk => \ACTIVITY:timer[8].CLK
sys.clk => \ACTIVITY:timer[9].CLK
sys.clk => \ACTIVITY:timer[10].CLK
sys.clk => \ACTIVITY:timer[11].CLK
sys.clk => \ACTIVITY:timer[12].CLK
sys.clk => \ACTIVITY:timer[13].CLK
sys.clk => \ACTIVITY:timer[14].CLK
sys.clk => \ACTIVITY:timer[15].CLK
sys.clk => \ACTIVITY:timer[16].CLK
sys.clk => \ACTIVITY:timer[17].CLK
sys.clk => \ACTIVITY:timer[18].CLK
sys.clk => \ACTIVITY:timer[19].CLK
sys.clk => \ACTIVITY:timer[20].CLK
sys.clk => \ACTIVITY:timer[21].CLK
sys.clk => \ACTIVITY:timer[22].CLK
sys.clk => sdDISKaddr[31].CLK
sys.clk => sdDISKaddr[30].CLK
sys.clk => sdDISKaddr[29].CLK
sys.clk => sdDISKaddr[28].CLK
sys.clk => sdDISKaddr[27].CLK
sys.clk => sdDISKaddr[26].CLK
sys.clk => sdDISKaddr[25].CLK
sys.clk => sdDISKaddr[24].CLK
sys.clk => sdDISKaddr[23].CLK
sys.clk => sdDISKaddr[22].CLK
sys.clk => sdDISKaddr[21].CLK
sys.clk => sdDISKaddr[20].CLK
sys.clk => sdDISKaddr[19].CLK
sys.clk => sdDISKaddr[18].CLK
sys.clk => sdDISKaddr[17].CLK
sys.clk => sdDISKaddr[16].CLK
sys.clk => sdDISKaddr[15].CLK
sys.clk => sdDISKaddr[14].CLK
sys.clk => sdDISKaddr[13].CLK
sys.clk => sdDISKaddr[12].CLK
sys.clk => sdDISKaddr[11].CLK
sys.clk => sdDISKaddr[10].CLK
sys.clk => sdDISKaddr[9].CLK
sys.clk => sdDISKaddr[8].CLK
sys.clk => sdDISKaddr[7].CLK
sys.clk => sdDISKaddr[6].CLK
sys.clk => sdDISKaddr[5].CLK
sys.clk => sdDISKaddr[4].CLK
sys.clk => sdDISKaddr[3].CLK
sys.clk => sdDISKaddr[2].CLK
sys.clk => sdDISKaddr[1].CLK
sys.clk => sdDISKaddr[0].CLK
sys.clk => sdMEMaddr[11].CLK
sys.clk => sdMEMaddr[10].CLK
sys.clk => sdMEMaddr[9].CLK
sys.clk => sdMEMaddr[8].CLK
sys.clk => sdMEMaddr[7].CLK
sys.clk => sdMEMaddr[6].CLK
sys.clk => sdMEMaddr[5].CLK
sys.clk => sdMEMaddr[4].CLK
sys.clk => sdMEMaddr[3].CLK
sys.clk => sdMEMaddr[2].CLK
sys.clk => sdMEMaddr[1].CLK
sys.clk => sdMEMaddr[0].CLK
sys.clk => curCYL[7].CLK
sys.clk => curCYL[6].CLK
sys.clk => curCYL[5].CLK
sys.clk => curCYL[4].CLK
sys.clk => curCYL[3].CLK
sys.clk => curCYL[2].CLK
sys.clk => curCYL[1].CLK
sys.clk => curCYL[0].CLK
sys.clk => sdLEN.CLK
sys.clk => rk05RECAL.CLK
sys.clk => rk05WRLOCK.CLK
sys.clk => delayCount[0].CLK
sys.clk => delayCount[1].CLK
sys.clk => delayCount[2].CLK
sys.clk => delayCount[3].CLK
sys.clk => delayCount[4].CLK
sys.clk => delayCount[5].CLK
sys.clk => delayCount[6].CLK
sys.clk => delayCount[7].CLK
sys.clk => delayCount[8].CLK
sys.clk => delayCount[9].CLK
sys.clk => delayCount[10].CLK
sys.clk => delayCount[11].CLK
sys.clk => delayCount[12].CLK
sys.clk => delayCount[13].CLK
sys.clk => delayCount[14].CLK
sys.clk => delayCount[15].CLK
sys.clk => delayCount[16].CLK
sys.clk => delayCount[17].CLK
sys.clk => delayCount[18].CLK
sys.clk => delayCount[19].CLK
sys.clk => delayCount[20].CLK
sys.clk => delayCount[21].CLK
sys.clk => delayCount[22].CLK
sys.clk => delayCount[23].CLK
sys.clk => delayCount[24].CLK
sys.clk => delayCount[25].CLK
sys.clk => sdOP~2.DATAIN
sys.clk => state~4.DATAIN
ioclr => RK05_SIM.IN1
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => rk05WRLOCK.OUTPUTSELECT
ioclr => rk05RECAL.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdLEN.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => Selector28.IN1
simtime => delayCount.DATAB
simtime => Selector29.IN1
simtime => delayCount.DATAB
sdWP => wrinh.IN1
sdCD => mounted.IN1
sdFAIL => mounted.IN0
rk05INH => wrinh.IN1
rk05MNT => mounted.IN1
rk05OP.rk05opNOP => WideOr2.IN0
rk05OP.rk05opCLR => WideOr2.IN1
rk05OP.rk05opCLR => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => sdLEN.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opRECAL => WideOr0.IN0
rk05OP.rk05opRECAL => WideOr1.IN0
rk05OP.rk05opRECAL => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opRECAL => Selector3.IN3
rk05OP.rk05opRECAL => Selector4.IN3
rk05OP.rk05opRECAL => Selector5.IN3
rk05OP.rk05opRECAL => Selector6.IN3
rk05OP.rk05opRECAL => Selector7.IN3
rk05OP.rk05opRECAL => Selector8.IN3
rk05OP.rk05opRECAL => Selector9.IN3
rk05OP.rk05opRECAL => Selector10.IN3
rk05OP.rk05opRECAL => Selector11.IN5
rk05OP.rk05opRECAL => Selector12.IN5
rk05OP.rk05opRECAL => Selector13.IN5
rk05OP.rk05opRECAL => Selector14.IN5
rk05OP.rk05opRECAL => Selector15.IN5
rk05OP.rk05opRECAL => Selector16.IN5
rk05OP.rk05opRECAL => Selector17.IN5
rk05OP.rk05opRECAL => Selector18.IN5
rk05OP.rk05opRECAL => Selector19.IN5
rk05OP.rk05opRECAL => Selector20.IN5
rk05OP.rk05opRECAL => Selector21.IN5
rk05OP.rk05opRECAL => Selector22.IN5
rk05OP.rk05opRECAL => Selector23.IN5
rk05OP.rk05opRECAL => Selector24.IN5
rk05OP.rk05opRECAL => Selector25.IN5
rk05OP.rk05opRECAL => Selector26.IN5
rk05OP.rk05opRECAL => Selector27.IN5
rk05OP.rk05opRECAL => ACTIVITY.IN0
rk05OP.rk05opSEEK => WideOr0.IN1
rk05OP.rk05opSEEK => WideOr1.IN1
rk05OP.rk05opSEEK => WideOr3.IN0
rk05OP.rk05opSEEK => Selector11.IN6
rk05OP.rk05opSEEK => Selector12.IN6
rk05OP.rk05opSEEK => Selector13.IN6
rk05OP.rk05opSEEK => Selector14.IN6
rk05OP.rk05opSEEK => Selector15.IN6
rk05OP.rk05opSEEK => Selector16.IN6
rk05OP.rk05opSEEK => Selector17.IN6
rk05OP.rk05opSEEK => Selector18.IN6
rk05OP.rk05opSEEK => Selector19.IN6
rk05OP.rk05opSEEK => Selector20.IN6
rk05OP.rk05opSEEK => Selector21.IN6
rk05OP.rk05opSEEK => Selector22.IN6
rk05OP.rk05opSEEK => Selector23.IN6
rk05OP.rk05opSEEK => Selector24.IN6
rk05OP.rk05opSEEK => Selector25.IN6
rk05OP.rk05opSEEK => Selector26.IN6
rk05OP.rk05opSEEK => Selector27.IN6
rk05OP.rk05opSEEK => ACTIVITY.IN1
rk05OP.rk05opWRPROT => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opWRPROT => WideOr2.IN2
rk05OP.rk05opREAD => Selector1.IN4
rk05OP.rk05opREAD => WideOr1.IN2
rk05OP.rk05opREAD => WideOr3.IN1
rk05OP.rk05opREAD => Selector11.IN7
rk05OP.rk05opREAD => Selector12.IN7
rk05OP.rk05opREAD => Selector13.IN7
rk05OP.rk05opREAD => Selector14.IN7
rk05OP.rk05opREAD => Selector15.IN7
rk05OP.rk05opREAD => Selector16.IN7
rk05OP.rk05opREAD => Selector17.IN7
rk05OP.rk05opREAD => Selector18.IN7
rk05OP.rk05opREAD => Selector19.IN7
rk05OP.rk05opREAD => Selector20.IN7
rk05OP.rk05opREAD => Selector21.IN7
rk05OP.rk05opREAD => Selector22.IN7
rk05OP.rk05opREAD => Selector23.IN7
rk05OP.rk05opREAD => Selector24.IN7
rk05OP.rk05opREAD => Selector25.IN7
rk05OP.rk05opREAD => Selector26.IN7
rk05OP.rk05opREAD => Selector27.IN7
rk05OP.rk05opREAD => state.IN0
rk05OP.rk05opREAD => ACTIVITY.IN1
rk05OP.rk05opWRITE => WideOr0.IN2
rk05OP.rk05opWRITE => Selector2.IN4
rk05OP.rk05opWRITE => WideOr3.IN2
rk05OP.rk05opWRITE => Selector11.IN8
rk05OP.rk05opWRITE => Selector12.IN8
rk05OP.rk05opWRITE => Selector13.IN8
rk05OP.rk05opWRITE => Selector14.IN8
rk05OP.rk05opWRITE => Selector15.IN8
rk05OP.rk05opWRITE => Selector16.IN8
rk05OP.rk05opWRITE => Selector17.IN8
rk05OP.rk05opWRITE => Selector18.IN8
rk05OP.rk05opWRITE => Selector19.IN8
rk05OP.rk05opWRITE => Selector20.IN8
rk05OP.rk05opWRITE => Selector21.IN8
rk05OP.rk05opWRITE => Selector22.IN8
rk05OP.rk05opWRITE => Selector23.IN8
rk05OP.rk05opWRITE => Selector24.IN8
rk05OP.rk05opWRITE => Selector25.IN8
rk05OP.rk05opWRITE => Selector26.IN8
rk05OP.rk05opWRITE => Selector27.IN8
rk05OP.rk05opWRITE => state.IN1
rk05OP.rk05opWRITE => ACTIVITY.IN1
rk05CYL[7] => LessThan10.IN8
rk05CYL[7] => Add2.IN16
rk05CYL[7] => Selector10.IN4
rk05CYL[7] => sdDISKaddr.DATAA
rk05CYL[7] => Add1.IN8
rk05CYL[6] => LessThan10.IN7
rk05CYL[6] => Add2.IN15
rk05CYL[6] => Selector9.IN4
rk05CYL[6] => sdDISKaddr.DATAA
rk05CYL[6] => Add1.IN7
rk05CYL[5] => LessThan10.IN6
rk05CYL[5] => Add2.IN14
rk05CYL[5] => Selector8.IN4
rk05CYL[5] => sdDISKaddr.DATAA
rk05CYL[5] => Add1.IN6
rk05CYL[4] => LessThan10.IN5
rk05CYL[4] => Add2.IN13
rk05CYL[4] => Selector7.IN4
rk05CYL[4] => sdDISKaddr.DATAA
rk05CYL[4] => Add1.IN5
rk05CYL[3] => LessThan10.IN4
rk05CYL[3] => Add2.IN12
rk05CYL[3] => Selector6.IN4
rk05CYL[3] => sdDISKaddr.DATAA
rk05CYL[3] => Add1.IN4
rk05CYL[2] => LessThan10.IN3
rk05CYL[2] => Add2.IN11
rk05CYL[2] => Selector5.IN4
rk05CYL[2] => sdDISKaddr.DATAA
rk05CYL[2] => Add1.IN3
rk05CYL[1] => LessThan10.IN2
rk05CYL[1] => Add2.IN10
rk05CYL[1] => Selector4.IN4
rk05CYL[1] => sdDISKaddr.DATAA
rk05CYL[1] => Add1.IN2
rk05CYL[0] => LessThan10.IN1
rk05CYL[0] => Add2.IN9
rk05CYL[0] => Selector3.IN4
rk05CYL[0] => sdDISKaddr.DATAA
rk05CYL[0] => Add1.IN1
rk05HEAD => sdDISKaddr.DATAA
rk05SECT[3] => sdDISKaddr.DATAA
rk05SECT[2] => sdDISKaddr.DATAA
rk05SECT[1] => sdDISKaddr.DATAA
rk05SECT[0] => sdDISKaddr.DATAA
rk05DRIVE[1] => sdDISKaddr.DATAA
rk05DRIVE[0] => sdDISKaddr.DATAA
rk05LEN => sdLEN.DATAA
rk05MEMaddr[11] => sdMEMaddr.DATAA
rk05MEMaddr[10] => sdMEMaddr.DATAA
rk05MEMaddr[9] => sdMEMaddr.DATAA
rk05MEMaddr[8] => sdMEMaddr.DATAA
rk05MEMaddr[7] => sdMEMaddr.DATAA
rk05MEMaddr[6] => sdMEMaddr.DATAA
rk05MEMaddr[5] => sdMEMaddr.DATAA
rk05MEMaddr[4] => sdMEMaddr.DATAA
rk05MEMaddr[3] => sdMEMaddr.DATAA
rk05MEMaddr[2] => sdMEMaddr.DATAA
rk05MEMaddr[1] => sdMEMaddr.DATAA
rk05MEMaddr[0] => sdMEMaddr.DATAA
rk05STAT.sdDISKaddr[31] <= sdDISKaddr[31].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[30] <= sdDISKaddr[30].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[29] <= sdDISKaddr[29].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[28] <= sdDISKaddr[28].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[27] <= sdDISKaddr[27].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[26] <= sdDISKaddr[26].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[25] <= sdDISKaddr[25].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[24] <= sdDISKaddr[24].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[23] <= sdDISKaddr[23].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[22] <= sdDISKaddr[22].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[21] <= sdDISKaddr[21].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[20] <= sdDISKaddr[20].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[19] <= sdDISKaddr[19].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[18] <= sdDISKaddr[18].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[17] <= sdDISKaddr[17].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[16] <= sdDISKaddr[16].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[15] <= sdDISKaddr[15].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[14] <= sdDISKaddr[14].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[13] <= sdDISKaddr[13].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[12] <= sdDISKaddr[12].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[11] <= sdDISKaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[10] <= sdDISKaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[9] <= sdDISKaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[8] <= sdDISKaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[7] <= sdDISKaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[6] <= sdDISKaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[5] <= sdDISKaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[4] <= sdDISKaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[3] <= sdDISKaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[2] <= sdDISKaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[1] <= sdDISKaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[0] <= sdDISKaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[11] <= sdMEMaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[10] <= sdMEMaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[9] <= sdMEMaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[8] <= sdMEMaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[7] <= sdMEMaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[6] <= sdMEMaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[5] <= sdMEMaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[4] <= sdMEMaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[3] <= sdMEMaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[2] <= sdMEMaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[1] <= sdMEMaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[0] <= sdMEMaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdLEN <= sdLEN.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopWR <= rk05STAT.sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopRD <= rk05STAT.sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopABORT <= rk05STAT.sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopNOP <= rk05STAT.sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.wrinh <= wrinh.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.recal <= rk05RECAL.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.mounted <= mounted.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stDONE <= rk05STAT.state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stBUSY <= rk05STAT.state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stIDLE <= rk05STAT.state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.active <= active.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1
sys.rst => RK05_SIM.IN0
sys.rst => active.ACLR
sys.rst => \ACTIVITY:timer[0].ACLR
sys.rst => \ACTIVITY:timer[1].ACLR
sys.rst => \ACTIVITY:timer[2].ACLR
sys.rst => \ACTIVITY:timer[3].ACLR
sys.rst => \ACTIVITY:timer[4].ACLR
sys.rst => \ACTIVITY:timer[5].ACLR
sys.rst => \ACTIVITY:timer[6].ACLR
sys.rst => \ACTIVITY:timer[7].ACLR
sys.rst => \ACTIVITY:timer[8].ACLR
sys.rst => \ACTIVITY:timer[9].ACLR
sys.rst => \ACTIVITY:timer[10].ACLR
sys.rst => \ACTIVITY:timer[11].ACLR
sys.rst => \ACTIVITY:timer[12].ACLR
sys.rst => \ACTIVITY:timer[13].ACLR
sys.rst => \ACTIVITY:timer[14].ACLR
sys.rst => \ACTIVITY:timer[15].ACLR
sys.rst => \ACTIVITY:timer[16].ACLR
sys.rst => \ACTIVITY:timer[17].ACLR
sys.rst => \ACTIVITY:timer[18].ACLR
sys.rst => \ACTIVITY:timer[19].ACLR
sys.rst => \ACTIVITY:timer[20].ACLR
sys.rst => \ACTIVITY:timer[21].ACLR
sys.rst => \ACTIVITY:timer[22].ACLR
sys.clk => active.CLK
sys.clk => \ACTIVITY:timer[0].CLK
sys.clk => \ACTIVITY:timer[1].CLK
sys.clk => \ACTIVITY:timer[2].CLK
sys.clk => \ACTIVITY:timer[3].CLK
sys.clk => \ACTIVITY:timer[4].CLK
sys.clk => \ACTIVITY:timer[5].CLK
sys.clk => \ACTIVITY:timer[6].CLK
sys.clk => \ACTIVITY:timer[7].CLK
sys.clk => \ACTIVITY:timer[8].CLK
sys.clk => \ACTIVITY:timer[9].CLK
sys.clk => \ACTIVITY:timer[10].CLK
sys.clk => \ACTIVITY:timer[11].CLK
sys.clk => \ACTIVITY:timer[12].CLK
sys.clk => \ACTIVITY:timer[13].CLK
sys.clk => \ACTIVITY:timer[14].CLK
sys.clk => \ACTIVITY:timer[15].CLK
sys.clk => \ACTIVITY:timer[16].CLK
sys.clk => \ACTIVITY:timer[17].CLK
sys.clk => \ACTIVITY:timer[18].CLK
sys.clk => \ACTIVITY:timer[19].CLK
sys.clk => \ACTIVITY:timer[20].CLK
sys.clk => \ACTIVITY:timer[21].CLK
sys.clk => \ACTIVITY:timer[22].CLK
sys.clk => sdDISKaddr[31].CLK
sys.clk => sdDISKaddr[30].CLK
sys.clk => sdDISKaddr[29].CLK
sys.clk => sdDISKaddr[28].CLK
sys.clk => sdDISKaddr[27].CLK
sys.clk => sdDISKaddr[26].CLK
sys.clk => sdDISKaddr[25].CLK
sys.clk => sdDISKaddr[24].CLK
sys.clk => sdDISKaddr[23].CLK
sys.clk => sdDISKaddr[22].CLK
sys.clk => sdDISKaddr[21].CLK
sys.clk => sdDISKaddr[20].CLK
sys.clk => sdDISKaddr[19].CLK
sys.clk => sdDISKaddr[18].CLK
sys.clk => sdDISKaddr[17].CLK
sys.clk => sdDISKaddr[16].CLK
sys.clk => sdDISKaddr[15].CLK
sys.clk => sdDISKaddr[14].CLK
sys.clk => sdDISKaddr[13].CLK
sys.clk => sdDISKaddr[12].CLK
sys.clk => sdDISKaddr[11].CLK
sys.clk => sdDISKaddr[10].CLK
sys.clk => sdDISKaddr[9].CLK
sys.clk => sdDISKaddr[8].CLK
sys.clk => sdDISKaddr[7].CLK
sys.clk => sdDISKaddr[6].CLK
sys.clk => sdDISKaddr[5].CLK
sys.clk => sdDISKaddr[4].CLK
sys.clk => sdDISKaddr[3].CLK
sys.clk => sdDISKaddr[2].CLK
sys.clk => sdDISKaddr[1].CLK
sys.clk => sdDISKaddr[0].CLK
sys.clk => sdMEMaddr[11].CLK
sys.clk => sdMEMaddr[10].CLK
sys.clk => sdMEMaddr[9].CLK
sys.clk => sdMEMaddr[8].CLK
sys.clk => sdMEMaddr[7].CLK
sys.clk => sdMEMaddr[6].CLK
sys.clk => sdMEMaddr[5].CLK
sys.clk => sdMEMaddr[4].CLK
sys.clk => sdMEMaddr[3].CLK
sys.clk => sdMEMaddr[2].CLK
sys.clk => sdMEMaddr[1].CLK
sys.clk => sdMEMaddr[0].CLK
sys.clk => curCYL[7].CLK
sys.clk => curCYL[6].CLK
sys.clk => curCYL[5].CLK
sys.clk => curCYL[4].CLK
sys.clk => curCYL[3].CLK
sys.clk => curCYL[2].CLK
sys.clk => curCYL[1].CLK
sys.clk => curCYL[0].CLK
sys.clk => sdLEN.CLK
sys.clk => rk05RECAL.CLK
sys.clk => rk05WRLOCK.CLK
sys.clk => delayCount[0].CLK
sys.clk => delayCount[1].CLK
sys.clk => delayCount[2].CLK
sys.clk => delayCount[3].CLK
sys.clk => delayCount[4].CLK
sys.clk => delayCount[5].CLK
sys.clk => delayCount[6].CLK
sys.clk => delayCount[7].CLK
sys.clk => delayCount[8].CLK
sys.clk => delayCount[9].CLK
sys.clk => delayCount[10].CLK
sys.clk => delayCount[11].CLK
sys.clk => delayCount[12].CLK
sys.clk => delayCount[13].CLK
sys.clk => delayCount[14].CLK
sys.clk => delayCount[15].CLK
sys.clk => delayCount[16].CLK
sys.clk => delayCount[17].CLK
sys.clk => delayCount[18].CLK
sys.clk => delayCount[19].CLK
sys.clk => delayCount[20].CLK
sys.clk => delayCount[21].CLK
sys.clk => delayCount[22].CLK
sys.clk => delayCount[23].CLK
sys.clk => delayCount[24].CLK
sys.clk => delayCount[25].CLK
sys.clk => sdOP~2.DATAIN
sys.clk => state~4.DATAIN
ioclr => RK05_SIM.IN1
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => rk05WRLOCK.OUTPUTSELECT
ioclr => rk05RECAL.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdLEN.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => Selector28.IN1
simtime => delayCount.DATAB
simtime => Selector29.IN1
simtime => delayCount.DATAB
sdWP => wrinh.IN1
sdCD => mounted.IN1
sdFAIL => mounted.IN0
rk05INH => wrinh.IN1
rk05MNT => mounted.IN1
rk05OP.rk05opNOP => WideOr2.IN0
rk05OP.rk05opCLR => WideOr2.IN1
rk05OP.rk05opCLR => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => sdLEN.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opRECAL => WideOr0.IN0
rk05OP.rk05opRECAL => WideOr1.IN0
rk05OP.rk05opRECAL => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opRECAL => Selector3.IN3
rk05OP.rk05opRECAL => Selector4.IN3
rk05OP.rk05opRECAL => Selector5.IN3
rk05OP.rk05opRECAL => Selector6.IN3
rk05OP.rk05opRECAL => Selector7.IN3
rk05OP.rk05opRECAL => Selector8.IN3
rk05OP.rk05opRECAL => Selector9.IN3
rk05OP.rk05opRECAL => Selector10.IN3
rk05OP.rk05opRECAL => Selector11.IN5
rk05OP.rk05opRECAL => Selector12.IN5
rk05OP.rk05opRECAL => Selector13.IN5
rk05OP.rk05opRECAL => Selector14.IN5
rk05OP.rk05opRECAL => Selector15.IN5
rk05OP.rk05opRECAL => Selector16.IN5
rk05OP.rk05opRECAL => Selector17.IN5
rk05OP.rk05opRECAL => Selector18.IN5
rk05OP.rk05opRECAL => Selector19.IN5
rk05OP.rk05opRECAL => Selector20.IN5
rk05OP.rk05opRECAL => Selector21.IN5
rk05OP.rk05opRECAL => Selector22.IN5
rk05OP.rk05opRECAL => Selector23.IN5
rk05OP.rk05opRECAL => Selector24.IN5
rk05OP.rk05opRECAL => Selector25.IN5
rk05OP.rk05opRECAL => Selector26.IN5
rk05OP.rk05opRECAL => Selector27.IN5
rk05OP.rk05opRECAL => ACTIVITY.IN0
rk05OP.rk05opSEEK => WideOr0.IN1
rk05OP.rk05opSEEK => WideOr1.IN1
rk05OP.rk05opSEEK => WideOr3.IN0
rk05OP.rk05opSEEK => Selector11.IN6
rk05OP.rk05opSEEK => Selector12.IN6
rk05OP.rk05opSEEK => Selector13.IN6
rk05OP.rk05opSEEK => Selector14.IN6
rk05OP.rk05opSEEK => Selector15.IN6
rk05OP.rk05opSEEK => Selector16.IN6
rk05OP.rk05opSEEK => Selector17.IN6
rk05OP.rk05opSEEK => Selector18.IN6
rk05OP.rk05opSEEK => Selector19.IN6
rk05OP.rk05opSEEK => Selector20.IN6
rk05OP.rk05opSEEK => Selector21.IN6
rk05OP.rk05opSEEK => Selector22.IN6
rk05OP.rk05opSEEK => Selector23.IN6
rk05OP.rk05opSEEK => Selector24.IN6
rk05OP.rk05opSEEK => Selector25.IN6
rk05OP.rk05opSEEK => Selector26.IN6
rk05OP.rk05opSEEK => Selector27.IN6
rk05OP.rk05opSEEK => ACTIVITY.IN1
rk05OP.rk05opWRPROT => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opWRPROT => WideOr2.IN2
rk05OP.rk05opREAD => Selector1.IN4
rk05OP.rk05opREAD => WideOr1.IN2
rk05OP.rk05opREAD => WideOr3.IN1
rk05OP.rk05opREAD => Selector11.IN7
rk05OP.rk05opREAD => Selector12.IN7
rk05OP.rk05opREAD => Selector13.IN7
rk05OP.rk05opREAD => Selector14.IN7
rk05OP.rk05opREAD => Selector15.IN7
rk05OP.rk05opREAD => Selector16.IN7
rk05OP.rk05opREAD => Selector17.IN7
rk05OP.rk05opREAD => Selector18.IN7
rk05OP.rk05opREAD => Selector19.IN7
rk05OP.rk05opREAD => Selector20.IN7
rk05OP.rk05opREAD => Selector21.IN7
rk05OP.rk05opREAD => Selector22.IN7
rk05OP.rk05opREAD => Selector23.IN7
rk05OP.rk05opREAD => Selector24.IN7
rk05OP.rk05opREAD => Selector25.IN7
rk05OP.rk05opREAD => Selector26.IN7
rk05OP.rk05opREAD => Selector27.IN7
rk05OP.rk05opREAD => state.IN0
rk05OP.rk05opREAD => ACTIVITY.IN1
rk05OP.rk05opWRITE => WideOr0.IN2
rk05OP.rk05opWRITE => Selector2.IN4
rk05OP.rk05opWRITE => WideOr3.IN2
rk05OP.rk05opWRITE => Selector11.IN8
rk05OP.rk05opWRITE => Selector12.IN8
rk05OP.rk05opWRITE => Selector13.IN8
rk05OP.rk05opWRITE => Selector14.IN8
rk05OP.rk05opWRITE => Selector15.IN8
rk05OP.rk05opWRITE => Selector16.IN8
rk05OP.rk05opWRITE => Selector17.IN8
rk05OP.rk05opWRITE => Selector18.IN8
rk05OP.rk05opWRITE => Selector19.IN8
rk05OP.rk05opWRITE => Selector20.IN8
rk05OP.rk05opWRITE => Selector21.IN8
rk05OP.rk05opWRITE => Selector22.IN8
rk05OP.rk05opWRITE => Selector23.IN8
rk05OP.rk05opWRITE => Selector24.IN8
rk05OP.rk05opWRITE => Selector25.IN8
rk05OP.rk05opWRITE => Selector26.IN8
rk05OP.rk05opWRITE => Selector27.IN8
rk05OP.rk05opWRITE => state.IN1
rk05OP.rk05opWRITE => ACTIVITY.IN1
rk05CYL[7] => LessThan10.IN8
rk05CYL[7] => Add2.IN16
rk05CYL[7] => Selector10.IN4
rk05CYL[7] => sdDISKaddr.DATAA
rk05CYL[7] => Add1.IN8
rk05CYL[6] => LessThan10.IN7
rk05CYL[6] => Add2.IN15
rk05CYL[6] => Selector9.IN4
rk05CYL[6] => sdDISKaddr.DATAA
rk05CYL[6] => Add1.IN7
rk05CYL[5] => LessThan10.IN6
rk05CYL[5] => Add2.IN14
rk05CYL[5] => Selector8.IN4
rk05CYL[5] => sdDISKaddr.DATAA
rk05CYL[5] => Add1.IN6
rk05CYL[4] => LessThan10.IN5
rk05CYL[4] => Add2.IN13
rk05CYL[4] => Selector7.IN4
rk05CYL[4] => sdDISKaddr.DATAA
rk05CYL[4] => Add1.IN5
rk05CYL[3] => LessThan10.IN4
rk05CYL[3] => Add2.IN12
rk05CYL[3] => Selector6.IN4
rk05CYL[3] => sdDISKaddr.DATAA
rk05CYL[3] => Add1.IN4
rk05CYL[2] => LessThan10.IN3
rk05CYL[2] => Add2.IN11
rk05CYL[2] => Selector5.IN4
rk05CYL[2] => sdDISKaddr.DATAA
rk05CYL[2] => Add1.IN3
rk05CYL[1] => LessThan10.IN2
rk05CYL[1] => Add2.IN10
rk05CYL[1] => Selector4.IN4
rk05CYL[1] => sdDISKaddr.DATAA
rk05CYL[1] => Add1.IN2
rk05CYL[0] => LessThan10.IN1
rk05CYL[0] => Add2.IN9
rk05CYL[0] => Selector3.IN4
rk05CYL[0] => sdDISKaddr.DATAA
rk05CYL[0] => Add1.IN1
rk05HEAD => sdDISKaddr.DATAA
rk05SECT[3] => sdDISKaddr.DATAA
rk05SECT[2] => sdDISKaddr.DATAA
rk05SECT[1] => sdDISKaddr.DATAA
rk05SECT[0] => sdDISKaddr.DATAA
rk05DRIVE[1] => sdDISKaddr.DATAA
rk05DRIVE[0] => sdDISKaddr.DATAA
rk05LEN => sdLEN.DATAA
rk05MEMaddr[11] => sdMEMaddr.DATAA
rk05MEMaddr[10] => sdMEMaddr.DATAA
rk05MEMaddr[9] => sdMEMaddr.DATAA
rk05MEMaddr[8] => sdMEMaddr.DATAA
rk05MEMaddr[7] => sdMEMaddr.DATAA
rk05MEMaddr[6] => sdMEMaddr.DATAA
rk05MEMaddr[5] => sdMEMaddr.DATAA
rk05MEMaddr[4] => sdMEMaddr.DATAA
rk05MEMaddr[3] => sdMEMaddr.DATAA
rk05MEMaddr[2] => sdMEMaddr.DATAA
rk05MEMaddr[1] => sdMEMaddr.DATAA
rk05MEMaddr[0] => sdMEMaddr.DATAA
rk05STAT.sdDISKaddr[31] <= sdDISKaddr[31].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[30] <= sdDISKaddr[30].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[29] <= sdDISKaddr[29].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[28] <= sdDISKaddr[28].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[27] <= sdDISKaddr[27].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[26] <= sdDISKaddr[26].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[25] <= sdDISKaddr[25].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[24] <= sdDISKaddr[24].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[23] <= sdDISKaddr[23].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[22] <= sdDISKaddr[22].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[21] <= sdDISKaddr[21].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[20] <= sdDISKaddr[20].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[19] <= sdDISKaddr[19].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[18] <= sdDISKaddr[18].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[17] <= sdDISKaddr[17].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[16] <= sdDISKaddr[16].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[15] <= sdDISKaddr[15].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[14] <= sdDISKaddr[14].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[13] <= sdDISKaddr[13].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[12] <= sdDISKaddr[12].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[11] <= sdDISKaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[10] <= sdDISKaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[9] <= sdDISKaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[8] <= sdDISKaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[7] <= sdDISKaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[6] <= sdDISKaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[5] <= sdDISKaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[4] <= sdDISKaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[3] <= sdDISKaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[2] <= sdDISKaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[1] <= sdDISKaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[0] <= sdDISKaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[11] <= sdMEMaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[10] <= sdMEMaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[9] <= sdMEMaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[8] <= sdMEMaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[7] <= sdMEMaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[6] <= sdMEMaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[5] <= sdMEMaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[4] <= sdMEMaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[3] <= sdMEMaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[2] <= sdMEMaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[1] <= sdMEMaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[0] <= sdMEMaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdLEN <= sdLEN.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopWR <= rk05STAT.sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopRD <= rk05STAT.sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopABORT <= rk05STAT.sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopNOP <= rk05STAT.sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.wrinh <= wrinh.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.recal <= rk05RECAL.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.mounted <= mounted.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stDONE <= rk05STAT.state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stBUSY <= rk05STAT.state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stIDLE <= rk05STAT.state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.active <= active.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2
sys.rst => RK05_SIM.IN0
sys.rst => active.ACLR
sys.rst => \ACTIVITY:timer[0].ACLR
sys.rst => \ACTIVITY:timer[1].ACLR
sys.rst => \ACTIVITY:timer[2].ACLR
sys.rst => \ACTIVITY:timer[3].ACLR
sys.rst => \ACTIVITY:timer[4].ACLR
sys.rst => \ACTIVITY:timer[5].ACLR
sys.rst => \ACTIVITY:timer[6].ACLR
sys.rst => \ACTIVITY:timer[7].ACLR
sys.rst => \ACTIVITY:timer[8].ACLR
sys.rst => \ACTIVITY:timer[9].ACLR
sys.rst => \ACTIVITY:timer[10].ACLR
sys.rst => \ACTIVITY:timer[11].ACLR
sys.rst => \ACTIVITY:timer[12].ACLR
sys.rst => \ACTIVITY:timer[13].ACLR
sys.rst => \ACTIVITY:timer[14].ACLR
sys.rst => \ACTIVITY:timer[15].ACLR
sys.rst => \ACTIVITY:timer[16].ACLR
sys.rst => \ACTIVITY:timer[17].ACLR
sys.rst => \ACTIVITY:timer[18].ACLR
sys.rst => \ACTIVITY:timer[19].ACLR
sys.rst => \ACTIVITY:timer[20].ACLR
sys.rst => \ACTIVITY:timer[21].ACLR
sys.rst => \ACTIVITY:timer[22].ACLR
sys.clk => active.CLK
sys.clk => \ACTIVITY:timer[0].CLK
sys.clk => \ACTIVITY:timer[1].CLK
sys.clk => \ACTIVITY:timer[2].CLK
sys.clk => \ACTIVITY:timer[3].CLK
sys.clk => \ACTIVITY:timer[4].CLK
sys.clk => \ACTIVITY:timer[5].CLK
sys.clk => \ACTIVITY:timer[6].CLK
sys.clk => \ACTIVITY:timer[7].CLK
sys.clk => \ACTIVITY:timer[8].CLK
sys.clk => \ACTIVITY:timer[9].CLK
sys.clk => \ACTIVITY:timer[10].CLK
sys.clk => \ACTIVITY:timer[11].CLK
sys.clk => \ACTIVITY:timer[12].CLK
sys.clk => \ACTIVITY:timer[13].CLK
sys.clk => \ACTIVITY:timer[14].CLK
sys.clk => \ACTIVITY:timer[15].CLK
sys.clk => \ACTIVITY:timer[16].CLK
sys.clk => \ACTIVITY:timer[17].CLK
sys.clk => \ACTIVITY:timer[18].CLK
sys.clk => \ACTIVITY:timer[19].CLK
sys.clk => \ACTIVITY:timer[20].CLK
sys.clk => \ACTIVITY:timer[21].CLK
sys.clk => \ACTIVITY:timer[22].CLK
sys.clk => sdDISKaddr[31].CLK
sys.clk => sdDISKaddr[30].CLK
sys.clk => sdDISKaddr[29].CLK
sys.clk => sdDISKaddr[28].CLK
sys.clk => sdDISKaddr[27].CLK
sys.clk => sdDISKaddr[26].CLK
sys.clk => sdDISKaddr[25].CLK
sys.clk => sdDISKaddr[24].CLK
sys.clk => sdDISKaddr[23].CLK
sys.clk => sdDISKaddr[22].CLK
sys.clk => sdDISKaddr[21].CLK
sys.clk => sdDISKaddr[20].CLK
sys.clk => sdDISKaddr[19].CLK
sys.clk => sdDISKaddr[18].CLK
sys.clk => sdDISKaddr[17].CLK
sys.clk => sdDISKaddr[16].CLK
sys.clk => sdDISKaddr[15].CLK
sys.clk => sdDISKaddr[14].CLK
sys.clk => sdDISKaddr[13].CLK
sys.clk => sdDISKaddr[12].CLK
sys.clk => sdDISKaddr[11].CLK
sys.clk => sdDISKaddr[10].CLK
sys.clk => sdDISKaddr[9].CLK
sys.clk => sdDISKaddr[8].CLK
sys.clk => sdDISKaddr[7].CLK
sys.clk => sdDISKaddr[6].CLK
sys.clk => sdDISKaddr[5].CLK
sys.clk => sdDISKaddr[4].CLK
sys.clk => sdDISKaddr[3].CLK
sys.clk => sdDISKaddr[2].CLK
sys.clk => sdDISKaddr[1].CLK
sys.clk => sdDISKaddr[0].CLK
sys.clk => sdMEMaddr[11].CLK
sys.clk => sdMEMaddr[10].CLK
sys.clk => sdMEMaddr[9].CLK
sys.clk => sdMEMaddr[8].CLK
sys.clk => sdMEMaddr[7].CLK
sys.clk => sdMEMaddr[6].CLK
sys.clk => sdMEMaddr[5].CLK
sys.clk => sdMEMaddr[4].CLK
sys.clk => sdMEMaddr[3].CLK
sys.clk => sdMEMaddr[2].CLK
sys.clk => sdMEMaddr[1].CLK
sys.clk => sdMEMaddr[0].CLK
sys.clk => curCYL[7].CLK
sys.clk => curCYL[6].CLK
sys.clk => curCYL[5].CLK
sys.clk => curCYL[4].CLK
sys.clk => curCYL[3].CLK
sys.clk => curCYL[2].CLK
sys.clk => curCYL[1].CLK
sys.clk => curCYL[0].CLK
sys.clk => sdLEN.CLK
sys.clk => rk05RECAL.CLK
sys.clk => rk05WRLOCK.CLK
sys.clk => delayCount[0].CLK
sys.clk => delayCount[1].CLK
sys.clk => delayCount[2].CLK
sys.clk => delayCount[3].CLK
sys.clk => delayCount[4].CLK
sys.clk => delayCount[5].CLK
sys.clk => delayCount[6].CLK
sys.clk => delayCount[7].CLK
sys.clk => delayCount[8].CLK
sys.clk => delayCount[9].CLK
sys.clk => delayCount[10].CLK
sys.clk => delayCount[11].CLK
sys.clk => delayCount[12].CLK
sys.clk => delayCount[13].CLK
sys.clk => delayCount[14].CLK
sys.clk => delayCount[15].CLK
sys.clk => delayCount[16].CLK
sys.clk => delayCount[17].CLK
sys.clk => delayCount[18].CLK
sys.clk => delayCount[19].CLK
sys.clk => delayCount[20].CLK
sys.clk => delayCount[21].CLK
sys.clk => delayCount[22].CLK
sys.clk => delayCount[23].CLK
sys.clk => delayCount[24].CLK
sys.clk => delayCount[25].CLK
sys.clk => sdOP~2.DATAIN
sys.clk => state~4.DATAIN
ioclr => RK05_SIM.IN1
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => rk05WRLOCK.OUTPUTSELECT
ioclr => rk05RECAL.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdLEN.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => Selector28.IN1
simtime => delayCount.DATAB
simtime => Selector29.IN1
simtime => delayCount.DATAB
sdWP => wrinh.IN1
sdCD => mounted.IN1
sdFAIL => mounted.IN0
rk05INH => wrinh.IN1
rk05MNT => mounted.IN1
rk05OP.rk05opNOP => WideOr2.IN0
rk05OP.rk05opCLR => WideOr2.IN1
rk05OP.rk05opCLR => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => sdLEN.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opRECAL => WideOr0.IN0
rk05OP.rk05opRECAL => WideOr1.IN0
rk05OP.rk05opRECAL => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opRECAL => Selector3.IN3
rk05OP.rk05opRECAL => Selector4.IN3
rk05OP.rk05opRECAL => Selector5.IN3
rk05OP.rk05opRECAL => Selector6.IN3
rk05OP.rk05opRECAL => Selector7.IN3
rk05OP.rk05opRECAL => Selector8.IN3
rk05OP.rk05opRECAL => Selector9.IN3
rk05OP.rk05opRECAL => Selector10.IN3
rk05OP.rk05opRECAL => Selector11.IN5
rk05OP.rk05opRECAL => Selector12.IN5
rk05OP.rk05opRECAL => Selector13.IN5
rk05OP.rk05opRECAL => Selector14.IN5
rk05OP.rk05opRECAL => Selector15.IN5
rk05OP.rk05opRECAL => Selector16.IN5
rk05OP.rk05opRECAL => Selector17.IN5
rk05OP.rk05opRECAL => Selector18.IN5
rk05OP.rk05opRECAL => Selector19.IN5
rk05OP.rk05opRECAL => Selector20.IN5
rk05OP.rk05opRECAL => Selector21.IN5
rk05OP.rk05opRECAL => Selector22.IN5
rk05OP.rk05opRECAL => Selector23.IN5
rk05OP.rk05opRECAL => Selector24.IN5
rk05OP.rk05opRECAL => Selector25.IN5
rk05OP.rk05opRECAL => Selector26.IN5
rk05OP.rk05opRECAL => Selector27.IN5
rk05OP.rk05opRECAL => ACTIVITY.IN0
rk05OP.rk05opSEEK => WideOr0.IN1
rk05OP.rk05opSEEK => WideOr1.IN1
rk05OP.rk05opSEEK => WideOr3.IN0
rk05OP.rk05opSEEK => Selector11.IN6
rk05OP.rk05opSEEK => Selector12.IN6
rk05OP.rk05opSEEK => Selector13.IN6
rk05OP.rk05opSEEK => Selector14.IN6
rk05OP.rk05opSEEK => Selector15.IN6
rk05OP.rk05opSEEK => Selector16.IN6
rk05OP.rk05opSEEK => Selector17.IN6
rk05OP.rk05opSEEK => Selector18.IN6
rk05OP.rk05opSEEK => Selector19.IN6
rk05OP.rk05opSEEK => Selector20.IN6
rk05OP.rk05opSEEK => Selector21.IN6
rk05OP.rk05opSEEK => Selector22.IN6
rk05OP.rk05opSEEK => Selector23.IN6
rk05OP.rk05opSEEK => Selector24.IN6
rk05OP.rk05opSEEK => Selector25.IN6
rk05OP.rk05opSEEK => Selector26.IN6
rk05OP.rk05opSEEK => Selector27.IN6
rk05OP.rk05opSEEK => ACTIVITY.IN1
rk05OP.rk05opWRPROT => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opWRPROT => WideOr2.IN2
rk05OP.rk05opREAD => Selector1.IN4
rk05OP.rk05opREAD => WideOr1.IN2
rk05OP.rk05opREAD => WideOr3.IN1
rk05OP.rk05opREAD => Selector11.IN7
rk05OP.rk05opREAD => Selector12.IN7
rk05OP.rk05opREAD => Selector13.IN7
rk05OP.rk05opREAD => Selector14.IN7
rk05OP.rk05opREAD => Selector15.IN7
rk05OP.rk05opREAD => Selector16.IN7
rk05OP.rk05opREAD => Selector17.IN7
rk05OP.rk05opREAD => Selector18.IN7
rk05OP.rk05opREAD => Selector19.IN7
rk05OP.rk05opREAD => Selector20.IN7
rk05OP.rk05opREAD => Selector21.IN7
rk05OP.rk05opREAD => Selector22.IN7
rk05OP.rk05opREAD => Selector23.IN7
rk05OP.rk05opREAD => Selector24.IN7
rk05OP.rk05opREAD => Selector25.IN7
rk05OP.rk05opREAD => Selector26.IN7
rk05OP.rk05opREAD => Selector27.IN7
rk05OP.rk05opREAD => state.IN0
rk05OP.rk05opREAD => ACTIVITY.IN1
rk05OP.rk05opWRITE => WideOr0.IN2
rk05OP.rk05opWRITE => Selector2.IN4
rk05OP.rk05opWRITE => WideOr3.IN2
rk05OP.rk05opWRITE => Selector11.IN8
rk05OP.rk05opWRITE => Selector12.IN8
rk05OP.rk05opWRITE => Selector13.IN8
rk05OP.rk05opWRITE => Selector14.IN8
rk05OP.rk05opWRITE => Selector15.IN8
rk05OP.rk05opWRITE => Selector16.IN8
rk05OP.rk05opWRITE => Selector17.IN8
rk05OP.rk05opWRITE => Selector18.IN8
rk05OP.rk05opWRITE => Selector19.IN8
rk05OP.rk05opWRITE => Selector20.IN8
rk05OP.rk05opWRITE => Selector21.IN8
rk05OP.rk05opWRITE => Selector22.IN8
rk05OP.rk05opWRITE => Selector23.IN8
rk05OP.rk05opWRITE => Selector24.IN8
rk05OP.rk05opWRITE => Selector25.IN8
rk05OP.rk05opWRITE => Selector26.IN8
rk05OP.rk05opWRITE => Selector27.IN8
rk05OP.rk05opWRITE => state.IN1
rk05OP.rk05opWRITE => ACTIVITY.IN1
rk05CYL[7] => LessThan10.IN8
rk05CYL[7] => Add2.IN16
rk05CYL[7] => Selector10.IN4
rk05CYL[7] => sdDISKaddr.DATAA
rk05CYL[7] => Add1.IN8
rk05CYL[6] => LessThan10.IN7
rk05CYL[6] => Add2.IN15
rk05CYL[6] => Selector9.IN4
rk05CYL[6] => sdDISKaddr.DATAA
rk05CYL[6] => Add1.IN7
rk05CYL[5] => LessThan10.IN6
rk05CYL[5] => Add2.IN14
rk05CYL[5] => Selector8.IN4
rk05CYL[5] => sdDISKaddr.DATAA
rk05CYL[5] => Add1.IN6
rk05CYL[4] => LessThan10.IN5
rk05CYL[4] => Add2.IN13
rk05CYL[4] => Selector7.IN4
rk05CYL[4] => sdDISKaddr.DATAA
rk05CYL[4] => Add1.IN5
rk05CYL[3] => LessThan10.IN4
rk05CYL[3] => Add2.IN12
rk05CYL[3] => Selector6.IN4
rk05CYL[3] => sdDISKaddr.DATAA
rk05CYL[3] => Add1.IN4
rk05CYL[2] => LessThan10.IN3
rk05CYL[2] => Add2.IN11
rk05CYL[2] => Selector5.IN4
rk05CYL[2] => sdDISKaddr.DATAA
rk05CYL[2] => Add1.IN3
rk05CYL[1] => LessThan10.IN2
rk05CYL[1] => Add2.IN10
rk05CYL[1] => Selector4.IN4
rk05CYL[1] => sdDISKaddr.DATAA
rk05CYL[1] => Add1.IN2
rk05CYL[0] => LessThan10.IN1
rk05CYL[0] => Add2.IN9
rk05CYL[0] => Selector3.IN4
rk05CYL[0] => sdDISKaddr.DATAA
rk05CYL[0] => Add1.IN1
rk05HEAD => sdDISKaddr.DATAA
rk05SECT[3] => sdDISKaddr.DATAA
rk05SECT[2] => sdDISKaddr.DATAA
rk05SECT[1] => sdDISKaddr.DATAA
rk05SECT[0] => sdDISKaddr.DATAA
rk05DRIVE[1] => sdDISKaddr.DATAA
rk05DRIVE[0] => sdDISKaddr.DATAA
rk05LEN => sdLEN.DATAA
rk05MEMaddr[11] => sdMEMaddr.DATAA
rk05MEMaddr[10] => sdMEMaddr.DATAA
rk05MEMaddr[9] => sdMEMaddr.DATAA
rk05MEMaddr[8] => sdMEMaddr.DATAA
rk05MEMaddr[7] => sdMEMaddr.DATAA
rk05MEMaddr[6] => sdMEMaddr.DATAA
rk05MEMaddr[5] => sdMEMaddr.DATAA
rk05MEMaddr[4] => sdMEMaddr.DATAA
rk05MEMaddr[3] => sdMEMaddr.DATAA
rk05MEMaddr[2] => sdMEMaddr.DATAA
rk05MEMaddr[1] => sdMEMaddr.DATAA
rk05MEMaddr[0] => sdMEMaddr.DATAA
rk05STAT.sdDISKaddr[31] <= sdDISKaddr[31].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[30] <= sdDISKaddr[30].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[29] <= sdDISKaddr[29].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[28] <= sdDISKaddr[28].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[27] <= sdDISKaddr[27].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[26] <= sdDISKaddr[26].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[25] <= sdDISKaddr[25].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[24] <= sdDISKaddr[24].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[23] <= sdDISKaddr[23].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[22] <= sdDISKaddr[22].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[21] <= sdDISKaddr[21].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[20] <= sdDISKaddr[20].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[19] <= sdDISKaddr[19].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[18] <= sdDISKaddr[18].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[17] <= sdDISKaddr[17].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[16] <= sdDISKaddr[16].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[15] <= sdDISKaddr[15].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[14] <= sdDISKaddr[14].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[13] <= sdDISKaddr[13].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[12] <= sdDISKaddr[12].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[11] <= sdDISKaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[10] <= sdDISKaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[9] <= sdDISKaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[8] <= sdDISKaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[7] <= sdDISKaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[6] <= sdDISKaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[5] <= sdDISKaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[4] <= sdDISKaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[3] <= sdDISKaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[2] <= sdDISKaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[1] <= sdDISKaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[0] <= sdDISKaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[11] <= sdMEMaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[10] <= sdMEMaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[9] <= sdMEMaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[8] <= sdMEMaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[7] <= sdMEMaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[6] <= sdMEMaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[5] <= sdMEMaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[4] <= sdMEMaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[3] <= sdMEMaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[2] <= sdMEMaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[1] <= sdMEMaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[0] <= sdMEMaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdLEN <= sdLEN.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopWR <= rk05STAT.sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopRD <= rk05STAT.sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopABORT <= rk05STAT.sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopNOP <= rk05STAT.sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.wrinh <= wrinh.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.recal <= rk05RECAL.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.mounted <= mounted.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stDONE <= rk05STAT.state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stBUSY <= rk05STAT.state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stIDLE <= rk05STAT.state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.active <= active.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3
sys.rst => RK05_SIM.IN0
sys.rst => active.ACLR
sys.rst => \ACTIVITY:timer[0].ACLR
sys.rst => \ACTIVITY:timer[1].ACLR
sys.rst => \ACTIVITY:timer[2].ACLR
sys.rst => \ACTIVITY:timer[3].ACLR
sys.rst => \ACTIVITY:timer[4].ACLR
sys.rst => \ACTIVITY:timer[5].ACLR
sys.rst => \ACTIVITY:timer[6].ACLR
sys.rst => \ACTIVITY:timer[7].ACLR
sys.rst => \ACTIVITY:timer[8].ACLR
sys.rst => \ACTIVITY:timer[9].ACLR
sys.rst => \ACTIVITY:timer[10].ACLR
sys.rst => \ACTIVITY:timer[11].ACLR
sys.rst => \ACTIVITY:timer[12].ACLR
sys.rst => \ACTIVITY:timer[13].ACLR
sys.rst => \ACTIVITY:timer[14].ACLR
sys.rst => \ACTIVITY:timer[15].ACLR
sys.rst => \ACTIVITY:timer[16].ACLR
sys.rst => \ACTIVITY:timer[17].ACLR
sys.rst => \ACTIVITY:timer[18].ACLR
sys.rst => \ACTIVITY:timer[19].ACLR
sys.rst => \ACTIVITY:timer[20].ACLR
sys.rst => \ACTIVITY:timer[21].ACLR
sys.rst => \ACTIVITY:timer[22].ACLR
sys.clk => active.CLK
sys.clk => \ACTIVITY:timer[0].CLK
sys.clk => \ACTIVITY:timer[1].CLK
sys.clk => \ACTIVITY:timer[2].CLK
sys.clk => \ACTIVITY:timer[3].CLK
sys.clk => \ACTIVITY:timer[4].CLK
sys.clk => \ACTIVITY:timer[5].CLK
sys.clk => \ACTIVITY:timer[6].CLK
sys.clk => \ACTIVITY:timer[7].CLK
sys.clk => \ACTIVITY:timer[8].CLK
sys.clk => \ACTIVITY:timer[9].CLK
sys.clk => \ACTIVITY:timer[10].CLK
sys.clk => \ACTIVITY:timer[11].CLK
sys.clk => \ACTIVITY:timer[12].CLK
sys.clk => \ACTIVITY:timer[13].CLK
sys.clk => \ACTIVITY:timer[14].CLK
sys.clk => \ACTIVITY:timer[15].CLK
sys.clk => \ACTIVITY:timer[16].CLK
sys.clk => \ACTIVITY:timer[17].CLK
sys.clk => \ACTIVITY:timer[18].CLK
sys.clk => \ACTIVITY:timer[19].CLK
sys.clk => \ACTIVITY:timer[20].CLK
sys.clk => \ACTIVITY:timer[21].CLK
sys.clk => \ACTIVITY:timer[22].CLK
sys.clk => sdDISKaddr[31].CLK
sys.clk => sdDISKaddr[30].CLK
sys.clk => sdDISKaddr[29].CLK
sys.clk => sdDISKaddr[28].CLK
sys.clk => sdDISKaddr[27].CLK
sys.clk => sdDISKaddr[26].CLK
sys.clk => sdDISKaddr[25].CLK
sys.clk => sdDISKaddr[24].CLK
sys.clk => sdDISKaddr[23].CLK
sys.clk => sdDISKaddr[22].CLK
sys.clk => sdDISKaddr[21].CLK
sys.clk => sdDISKaddr[20].CLK
sys.clk => sdDISKaddr[19].CLK
sys.clk => sdDISKaddr[18].CLK
sys.clk => sdDISKaddr[17].CLK
sys.clk => sdDISKaddr[16].CLK
sys.clk => sdDISKaddr[15].CLK
sys.clk => sdDISKaddr[14].CLK
sys.clk => sdDISKaddr[13].CLK
sys.clk => sdDISKaddr[12].CLK
sys.clk => sdDISKaddr[11].CLK
sys.clk => sdDISKaddr[10].CLK
sys.clk => sdDISKaddr[9].CLK
sys.clk => sdDISKaddr[8].CLK
sys.clk => sdDISKaddr[7].CLK
sys.clk => sdDISKaddr[6].CLK
sys.clk => sdDISKaddr[5].CLK
sys.clk => sdDISKaddr[4].CLK
sys.clk => sdDISKaddr[3].CLK
sys.clk => sdDISKaddr[2].CLK
sys.clk => sdDISKaddr[1].CLK
sys.clk => sdDISKaddr[0].CLK
sys.clk => sdMEMaddr[11].CLK
sys.clk => sdMEMaddr[10].CLK
sys.clk => sdMEMaddr[9].CLK
sys.clk => sdMEMaddr[8].CLK
sys.clk => sdMEMaddr[7].CLK
sys.clk => sdMEMaddr[6].CLK
sys.clk => sdMEMaddr[5].CLK
sys.clk => sdMEMaddr[4].CLK
sys.clk => sdMEMaddr[3].CLK
sys.clk => sdMEMaddr[2].CLK
sys.clk => sdMEMaddr[1].CLK
sys.clk => sdMEMaddr[0].CLK
sys.clk => curCYL[7].CLK
sys.clk => curCYL[6].CLK
sys.clk => curCYL[5].CLK
sys.clk => curCYL[4].CLK
sys.clk => curCYL[3].CLK
sys.clk => curCYL[2].CLK
sys.clk => curCYL[1].CLK
sys.clk => curCYL[0].CLK
sys.clk => sdLEN.CLK
sys.clk => rk05RECAL.CLK
sys.clk => rk05WRLOCK.CLK
sys.clk => delayCount[0].CLK
sys.clk => delayCount[1].CLK
sys.clk => delayCount[2].CLK
sys.clk => delayCount[3].CLK
sys.clk => delayCount[4].CLK
sys.clk => delayCount[5].CLK
sys.clk => delayCount[6].CLK
sys.clk => delayCount[7].CLK
sys.clk => delayCount[8].CLK
sys.clk => delayCount[9].CLK
sys.clk => delayCount[10].CLK
sys.clk => delayCount[11].CLK
sys.clk => delayCount[12].CLK
sys.clk => delayCount[13].CLK
sys.clk => delayCount[14].CLK
sys.clk => delayCount[15].CLK
sys.clk => delayCount[16].CLK
sys.clk => delayCount[17].CLK
sys.clk => delayCount[18].CLK
sys.clk => delayCount[19].CLK
sys.clk => delayCount[20].CLK
sys.clk => delayCount[21].CLK
sys.clk => delayCount[22].CLK
sys.clk => delayCount[23].CLK
sys.clk => delayCount[24].CLK
sys.clk => delayCount[25].CLK
sys.clk => sdOP~2.DATAIN
sys.clk => state~4.DATAIN
ioclr => RK05_SIM.IN1
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => delayCount.OUTPUTSELECT
ioclr => rk05WRLOCK.OUTPUTSELECT
ioclr => rk05RECAL.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => state.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdOP.OUTPUTSELECT
ioclr => sdLEN.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => curCYL.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdMEMaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
ioclr => sdDISKaddr.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.OUTPUTSELECT
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => delayCount.DATAB
simtime => Selector28.IN1
simtime => delayCount.DATAB
simtime => Selector29.IN1
simtime => delayCount.DATAB
sdWP => wrinh.IN1
sdCD => mounted.IN1
sdFAIL => mounted.IN0
rk05INH => wrinh.IN1
rk05MNT => mounted.IN1
rk05OP.rk05opNOP => WideOr2.IN0
rk05OP.rk05opCLR => WideOr2.IN1
rk05OP.rk05opCLR => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => sdOP.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => state.OUTPUTSELECT
rk05OP.rk05opCLR => sdLEN.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdMEMaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => sdDISKaddr.OUTPUTSELECT
rk05OP.rk05opCLR => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => curCYL.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opCLR => delayCount.OUTPUTSELECT
rk05OP.rk05opRECAL => WideOr0.IN0
rk05OP.rk05opRECAL => WideOr1.IN0
rk05OP.rk05opRECAL => rk05RECAL.OUTPUTSELECT
rk05OP.rk05opRECAL => Selector3.IN3
rk05OP.rk05opRECAL => Selector4.IN3
rk05OP.rk05opRECAL => Selector5.IN3
rk05OP.rk05opRECAL => Selector6.IN3
rk05OP.rk05opRECAL => Selector7.IN3
rk05OP.rk05opRECAL => Selector8.IN3
rk05OP.rk05opRECAL => Selector9.IN3
rk05OP.rk05opRECAL => Selector10.IN3
rk05OP.rk05opRECAL => Selector11.IN5
rk05OP.rk05opRECAL => Selector12.IN5
rk05OP.rk05opRECAL => Selector13.IN5
rk05OP.rk05opRECAL => Selector14.IN5
rk05OP.rk05opRECAL => Selector15.IN5
rk05OP.rk05opRECAL => Selector16.IN5
rk05OP.rk05opRECAL => Selector17.IN5
rk05OP.rk05opRECAL => Selector18.IN5
rk05OP.rk05opRECAL => Selector19.IN5
rk05OP.rk05opRECAL => Selector20.IN5
rk05OP.rk05opRECAL => Selector21.IN5
rk05OP.rk05opRECAL => Selector22.IN5
rk05OP.rk05opRECAL => Selector23.IN5
rk05OP.rk05opRECAL => Selector24.IN5
rk05OP.rk05opRECAL => Selector25.IN5
rk05OP.rk05opRECAL => Selector26.IN5
rk05OP.rk05opRECAL => Selector27.IN5
rk05OP.rk05opRECAL => ACTIVITY.IN0
rk05OP.rk05opSEEK => WideOr0.IN1
rk05OP.rk05opSEEK => WideOr1.IN1
rk05OP.rk05opSEEK => WideOr3.IN0
rk05OP.rk05opSEEK => Selector11.IN6
rk05OP.rk05opSEEK => Selector12.IN6
rk05OP.rk05opSEEK => Selector13.IN6
rk05OP.rk05opSEEK => Selector14.IN6
rk05OP.rk05opSEEK => Selector15.IN6
rk05OP.rk05opSEEK => Selector16.IN6
rk05OP.rk05opSEEK => Selector17.IN6
rk05OP.rk05opSEEK => Selector18.IN6
rk05OP.rk05opSEEK => Selector19.IN6
rk05OP.rk05opSEEK => Selector20.IN6
rk05OP.rk05opSEEK => Selector21.IN6
rk05OP.rk05opSEEK => Selector22.IN6
rk05OP.rk05opSEEK => Selector23.IN6
rk05OP.rk05opSEEK => Selector24.IN6
rk05OP.rk05opSEEK => Selector25.IN6
rk05OP.rk05opSEEK => Selector26.IN6
rk05OP.rk05opSEEK => Selector27.IN6
rk05OP.rk05opSEEK => ACTIVITY.IN1
rk05OP.rk05opWRPROT => rk05WRLOCK.OUTPUTSELECT
rk05OP.rk05opWRPROT => WideOr2.IN2
rk05OP.rk05opREAD => Selector1.IN4
rk05OP.rk05opREAD => WideOr1.IN2
rk05OP.rk05opREAD => WideOr3.IN1
rk05OP.rk05opREAD => Selector11.IN7
rk05OP.rk05opREAD => Selector12.IN7
rk05OP.rk05opREAD => Selector13.IN7
rk05OP.rk05opREAD => Selector14.IN7
rk05OP.rk05opREAD => Selector15.IN7
rk05OP.rk05opREAD => Selector16.IN7
rk05OP.rk05opREAD => Selector17.IN7
rk05OP.rk05opREAD => Selector18.IN7
rk05OP.rk05opREAD => Selector19.IN7
rk05OP.rk05opREAD => Selector20.IN7
rk05OP.rk05opREAD => Selector21.IN7
rk05OP.rk05opREAD => Selector22.IN7
rk05OP.rk05opREAD => Selector23.IN7
rk05OP.rk05opREAD => Selector24.IN7
rk05OP.rk05opREAD => Selector25.IN7
rk05OP.rk05opREAD => Selector26.IN7
rk05OP.rk05opREAD => Selector27.IN7
rk05OP.rk05opREAD => state.IN0
rk05OP.rk05opREAD => ACTIVITY.IN1
rk05OP.rk05opWRITE => WideOr0.IN2
rk05OP.rk05opWRITE => Selector2.IN4
rk05OP.rk05opWRITE => WideOr3.IN2
rk05OP.rk05opWRITE => Selector11.IN8
rk05OP.rk05opWRITE => Selector12.IN8
rk05OP.rk05opWRITE => Selector13.IN8
rk05OP.rk05opWRITE => Selector14.IN8
rk05OP.rk05opWRITE => Selector15.IN8
rk05OP.rk05opWRITE => Selector16.IN8
rk05OP.rk05opWRITE => Selector17.IN8
rk05OP.rk05opWRITE => Selector18.IN8
rk05OP.rk05opWRITE => Selector19.IN8
rk05OP.rk05opWRITE => Selector20.IN8
rk05OP.rk05opWRITE => Selector21.IN8
rk05OP.rk05opWRITE => Selector22.IN8
rk05OP.rk05opWRITE => Selector23.IN8
rk05OP.rk05opWRITE => Selector24.IN8
rk05OP.rk05opWRITE => Selector25.IN8
rk05OP.rk05opWRITE => Selector26.IN8
rk05OP.rk05opWRITE => Selector27.IN8
rk05OP.rk05opWRITE => state.IN1
rk05OP.rk05opWRITE => ACTIVITY.IN1
rk05CYL[7] => LessThan10.IN8
rk05CYL[7] => Add2.IN16
rk05CYL[7] => Selector10.IN4
rk05CYL[7] => sdDISKaddr.DATAA
rk05CYL[7] => Add1.IN8
rk05CYL[6] => LessThan10.IN7
rk05CYL[6] => Add2.IN15
rk05CYL[6] => Selector9.IN4
rk05CYL[6] => sdDISKaddr.DATAA
rk05CYL[6] => Add1.IN7
rk05CYL[5] => LessThan10.IN6
rk05CYL[5] => Add2.IN14
rk05CYL[5] => Selector8.IN4
rk05CYL[5] => sdDISKaddr.DATAA
rk05CYL[5] => Add1.IN6
rk05CYL[4] => LessThan10.IN5
rk05CYL[4] => Add2.IN13
rk05CYL[4] => Selector7.IN4
rk05CYL[4] => sdDISKaddr.DATAA
rk05CYL[4] => Add1.IN5
rk05CYL[3] => LessThan10.IN4
rk05CYL[3] => Add2.IN12
rk05CYL[3] => Selector6.IN4
rk05CYL[3] => sdDISKaddr.DATAA
rk05CYL[3] => Add1.IN4
rk05CYL[2] => LessThan10.IN3
rk05CYL[2] => Add2.IN11
rk05CYL[2] => Selector5.IN4
rk05CYL[2] => sdDISKaddr.DATAA
rk05CYL[2] => Add1.IN3
rk05CYL[1] => LessThan10.IN2
rk05CYL[1] => Add2.IN10
rk05CYL[1] => Selector4.IN4
rk05CYL[1] => sdDISKaddr.DATAA
rk05CYL[1] => Add1.IN2
rk05CYL[0] => LessThan10.IN1
rk05CYL[0] => Add2.IN9
rk05CYL[0] => Selector3.IN4
rk05CYL[0] => sdDISKaddr.DATAA
rk05CYL[0] => Add1.IN1
rk05HEAD => sdDISKaddr.DATAA
rk05SECT[3] => sdDISKaddr.DATAA
rk05SECT[2] => sdDISKaddr.DATAA
rk05SECT[1] => sdDISKaddr.DATAA
rk05SECT[0] => sdDISKaddr.DATAA
rk05DRIVE[1] => sdDISKaddr.DATAA
rk05DRIVE[0] => sdDISKaddr.DATAA
rk05LEN => sdLEN.DATAA
rk05MEMaddr[11] => sdMEMaddr.DATAA
rk05MEMaddr[10] => sdMEMaddr.DATAA
rk05MEMaddr[9] => sdMEMaddr.DATAA
rk05MEMaddr[8] => sdMEMaddr.DATAA
rk05MEMaddr[7] => sdMEMaddr.DATAA
rk05MEMaddr[6] => sdMEMaddr.DATAA
rk05MEMaddr[5] => sdMEMaddr.DATAA
rk05MEMaddr[4] => sdMEMaddr.DATAA
rk05MEMaddr[3] => sdMEMaddr.DATAA
rk05MEMaddr[2] => sdMEMaddr.DATAA
rk05MEMaddr[1] => sdMEMaddr.DATAA
rk05MEMaddr[0] => sdMEMaddr.DATAA
rk05STAT.sdDISKaddr[31] <= sdDISKaddr[31].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[30] <= sdDISKaddr[30].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[29] <= sdDISKaddr[29].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[28] <= sdDISKaddr[28].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[27] <= sdDISKaddr[27].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[26] <= sdDISKaddr[26].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[25] <= sdDISKaddr[25].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[24] <= sdDISKaddr[24].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[23] <= sdDISKaddr[23].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[22] <= sdDISKaddr[22].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[21] <= sdDISKaddr[21].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[20] <= sdDISKaddr[20].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[19] <= sdDISKaddr[19].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[18] <= sdDISKaddr[18].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[17] <= sdDISKaddr[17].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[16] <= sdDISKaddr[16].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[15] <= sdDISKaddr[15].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[14] <= sdDISKaddr[14].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[13] <= sdDISKaddr[13].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[12] <= sdDISKaddr[12].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[11] <= sdDISKaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[10] <= sdDISKaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[9] <= sdDISKaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[8] <= sdDISKaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[7] <= sdDISKaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[6] <= sdDISKaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[5] <= sdDISKaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[4] <= sdDISKaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[3] <= sdDISKaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[2] <= sdDISKaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[1] <= sdDISKaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdDISKaddr[0] <= sdDISKaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[11] <= sdMEMaddr[11].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[10] <= sdMEMaddr[10].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[9] <= sdMEMaddr[9].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[8] <= sdMEMaddr[8].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[7] <= sdMEMaddr[7].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[6] <= sdMEMaddr[6].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[5] <= sdMEMaddr[5].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[4] <= sdMEMaddr[4].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[3] <= sdMEMaddr[3].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[2] <= sdMEMaddr[2].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[1] <= sdMEMaddr[1].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdMEMaddr[0] <= sdMEMaddr[0].DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdLEN <= sdLEN.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopWR <= rk05STAT.sdOP.sdopWR.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopRD <= rk05STAT.sdOP.sdopRD.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopABORT <= rk05STAT.sdOP.sdopABORT.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.sdOP.sdopNOP <= rk05STAT.sdOP.sdopNOP.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.wrinh <= wrinh.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.recal <= rk05RECAL.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.mounted <= mounted.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stDONE <= rk05STAT.state.rk05stDONE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stBUSY <= rk05STAT.state.rk05stBUSY.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.state.rk05stIDLE <= rk05STAT.state.rk05stIDLE.DB_MAX_OUTPUT_PORT_TYPE
rk05STAT.active <= active.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD
sys.rst => esdspi:iSDSPI.sys.rst
sys.rst => timeout[0].PRESET
sys.rst => timeout[1].PRESET
sys.rst => timeout[2].PRESET
sys.rst => timeout[3].PRESET
sys.rst => timeout[4].PRESET
sys.rst => timeout[5].ACLR
sys.rst => timeout[6].ACLR
sys.rst => timeout[7].ACLR
sys.rst => timeout[8].PRESET
sys.rst => timeout[9].ACLR
sys.rst => timeout[10].ACLR
sys.rst => timeout[11].ACLR
sys.rst => timeout[12].ACLR
sys.rst => timeout[13].PRESET
sys.rst => timeout[14].ACLR
sys.rst => timeout[15].PRESET
sys.rst => timeout[16].PRESET
sys.rst => timeout[17].PRESET
sys.rst => timeout[18].PRESET
sys.rst => abort.ACLR
sys.rst => sdCMD24[5][7].PRESET
sys.rst => sdCMD24[5][6].PRESET
sys.rst => sdCMD24[5][5].PRESET
sys.rst => sdCMD24[5][4].PRESET
sys.rst => sdCMD24[5][3].PRESET
sys.rst => sdCMD24[5][2].PRESET
sys.rst => sdCMD24[5][1].PRESET
sys.rst => sdCMD24[5][0].PRESET
sys.rst => sdCMD24[4][7].ACLR
sys.rst => sdCMD24[4][6].ACLR
sys.rst => sdCMD24[4][5].ACLR
sys.rst => sdCMD24[4][4].ACLR
sys.rst => sdCMD24[4][3].ACLR
sys.rst => sdCMD24[4][2].ACLR
sys.rst => sdCMD24[4][1].ACLR
sys.rst => sdCMD24[4][0].ACLR
sys.rst => sdCMD24[3][7].ACLR
sys.rst => sdCMD24[3][6].ACLR
sys.rst => sdCMD24[3][5].ACLR
sys.rst => sdCMD24[3][4].ACLR
sys.rst => sdCMD24[3][3].ACLR
sys.rst => sdCMD24[3][2].ACLR
sys.rst => sdCMD24[3][1].ACLR
sys.rst => sdCMD24[3][0].ACLR
sys.rst => sdCMD24[2][7].ACLR
sys.rst => sdCMD24[2][6].ACLR
sys.rst => sdCMD24[2][5].ACLR
sys.rst => sdCMD24[2][4].ACLR
sys.rst => sdCMD24[2][3].ACLR
sys.rst => sdCMD24[2][2].ACLR
sys.rst => sdCMD24[2][1].ACLR
sys.rst => sdCMD24[2][0].ACLR
sys.rst => sdCMD24[1][7].ACLR
sys.rst => sdCMD24[1][6].ACLR
sys.rst => sdCMD24[1][5].ACLR
sys.rst => sdCMD24[1][4].ACLR
sys.rst => sdCMD24[1][3].ACLR
sys.rst => sdCMD24[1][2].ACLR
sys.rst => sdCMD24[1][1].ACLR
sys.rst => sdCMD24[1][0].ACLR
sys.rst => sdCMD24[0][7].ACLR
sys.rst => sdCMD24[0][6].ACLR
sys.rst => sdCMD24[0][5].ACLR
sys.rst => sdCMD24[0][4].PRESET
sys.rst => sdCMD24[0][3].PRESET
sys.rst => sdCMD24[0][2].ACLR
sys.rst => sdCMD24[0][1].PRESET
sys.rst => sdCMD24[0][0].ACLR
sys.rst => sdCMD17[5][7].PRESET
sys.rst => sdCMD17[5][6].PRESET
sys.rst => sdCMD17[5][5].PRESET
sys.rst => sdCMD17[5][4].PRESET
sys.rst => sdCMD17[5][3].PRESET
sys.rst => sdCMD17[5][2].PRESET
sys.rst => sdCMD17[5][1].PRESET
sys.rst => sdCMD17[5][0].PRESET
sys.rst => sdCMD17[4][7].ACLR
sys.rst => sdCMD17[4][6].ACLR
sys.rst => sdCMD17[4][5].ACLR
sys.rst => sdCMD17[4][4].ACLR
sys.rst => sdCMD17[4][3].ACLR
sys.rst => sdCMD17[4][2].ACLR
sys.rst => sdCMD17[4][1].ACLR
sys.rst => sdCMD17[4][0].ACLR
sys.rst => sdCMD17[3][7].ACLR
sys.rst => sdCMD17[3][6].ACLR
sys.rst => sdCMD17[3][5].ACLR
sys.rst => sdCMD17[3][4].ACLR
sys.rst => sdCMD17[3][3].ACLR
sys.rst => sdCMD17[3][2].ACLR
sys.rst => sdCMD17[3][1].ACLR
sys.rst => sdCMD17[3][0].ACLR
sys.rst => sdCMD17[2][7].ACLR
sys.rst => sdCMD17[2][6].ACLR
sys.rst => sdCMD17[2][5].ACLR
sys.rst => sdCMD17[2][4].ACLR
sys.rst => sdCMD17[2][3].ACLR
sys.rst => sdCMD17[2][2].ACLR
sys.rst => sdCMD17[2][1].ACLR
sys.rst => sdCMD17[2][0].ACLR
sys.rst => sdCMD17[1][7].ACLR
sys.rst => sdCMD17[1][6].ACLR
sys.rst => sdCMD17[1][5].ACLR
sys.rst => sdCMD17[1][4].ACLR
sys.rst => sdCMD17[1][3].ACLR
sys.rst => sdCMD17[1][2].ACLR
sys.rst => sdCMD17[1][1].ACLR
sys.rst => sdCMD17[1][0].ACLR
sys.rst => sdCMD17[0][7].PRESET
sys.rst => sdCMD17[0][6].ACLR
sys.rst => sdCMD17[0][5].ACLR
sys.rst => sdCMD17[0][4].ACLR
sys.rst => sdCMD17[0][3].PRESET
sys.rst => sdCMD17[0][2].ACLR
sys.rst => sdCMD17[0][1].PRESET
sys.rst => sdCMD17[0][0].ACLR
sys.rst => spiTXD[7].ACLR
sys.rst => spiTXD[6].ACLR
sys.rst => spiTXD[5].ACLR
sys.rst => spiTXD[4].ACLR
sys.rst => spiTXD[3].ACLR
sys.rst => spiTXD[2].ACLR
sys.rst => spiTXD[1].ACLR
sys.rst => spiTXD[0].ACLR
sys.rst => dmaDOUT[11]~reg0.ACLR
sys.rst => dmaDOUT[10]~reg0.ACLR
sys.rst => dmaDOUT[9]~reg0.ACLR
sys.rst => dmaDOUT[8]~reg0.ACLR
sys.rst => dmaDOUT[7]~reg0.ACLR
sys.rst => dmaDOUT[6]~reg0.ACLR
sys.rst => dmaDOUT[5]~reg0.ACLR
sys.rst => dmaDOUT[4]~reg0.ACLR
sys.rst => dmaDOUT[3]~reg0.ACLR
sys.rst => dmaDOUT[2]~reg0.ACLR
sys.rst => dmaDOUT[1]~reg0.ACLR
sys.rst => dmaDOUT[0]~reg0.ACLR
sys.rst => memADDR[11].ACLR
sys.rst => memADDR[10].ACLR
sys.rst => memADDR[9].ACLR
sys.rst => memADDR[8].ACLR
sys.rst => memADDR[7].ACLR
sys.rst => memADDR[6].ACLR
sys.rst => memADDR[5].ACLR
sys.rst => memADDR[4].ACLR
sys.rst => memADDR[3].ACLR
sys.rst => memADDR[2].ACLR
sys.rst => memADDR[1].ACLR
sys.rst => memADDR[0].ACLR
sys.rst => memBUF[3].ACLR
sys.rst => memBUF[2].ACLR
sys.rst => memBUF[1].ACLR
sys.rst => memBUF[0].ACLR
sys.rst => memREQ.ACLR
sys.rst => dmaWR~reg0.ACLR
sys.rst => dmaRD~reg0.ACLR
sys.rst => bytecnt[0].ACLR
sys.rst => bytecnt[1].ACLR
sys.rst => bytecnt[2].ACLR
sys.rst => bytecnt[3].ACLR
sys.rst => bytecnt[4].ACLR
sys.rst => bytecnt[5].ACLR
sys.rst => bytecnt[6].ACLR
sys.rst => bytecnt[7].ACLR
sys.rst => bytecnt[8].ACLR
sys.rst => bytecnt[9].ACLR
sys.rst => bytecnt[10].ACLR
sys.rst => bytecnt[11].ACLR
sys.rst => bytecnt[12].ACLR
sys.rst => bytecnt[13].ACLR
sys.rst => bytecnt[14].ACLR
sys.rst => bytecnt[15].ACLR
sys.rst => wrCNT[7].ACLR
sys.rst => wrCNT[6].ACLR
sys.rst => wrCNT[5].ACLR
sys.rst => wrCNT[4].ACLR
sys.rst => wrCNT[3].ACLR
sys.rst => wrCNT[2].ACLR
sys.rst => wrCNT[1].ACLR
sys.rst => wrCNT[0].ACLR
sys.rst => rdCNT[7].ACLR
sys.rst => rdCNT[6].ACLR
sys.rst => rdCNT[5].ACLR
sys.rst => rdCNT[4].ACLR
sys.rst => rdCNT[3].ACLR
sys.rst => rdCNT[2].ACLR
sys.rst => rdCNT[1].ACLR
sys.rst => rdCNT[0].ACLR
sys.rst => val[7].ACLR
sys.rst => val[6].ACLR
sys.rst => val[5].ACLR
sys.rst => val[4].ACLR
sys.rst => val[3].ACLR
sys.rst => val[2].ACLR
sys.rst => val[1].ACLR
sys.rst => val[0].ACLR
sys.rst => err[7].ACLR
sys.rst => err[6].ACLR
sys.rst => err[5].ACLR
sys.rst => err[4].ACLR
sys.rst => err[3].ACLR
sys.rst => err[2].ACLR
sys.rst => err[1].ACLR
sys.rst => err[0].ACLR
sys.rst => state~54.DATAIN
sys.rst => sdSTATE~4.DATAIN
sys.rst => spiOP~3.DATAIN
sys.clk => esdspi:iSDSPI.sys.clk
sys.clk => timeout[0].CLK
sys.clk => timeout[1].CLK
sys.clk => timeout[2].CLK
sys.clk => timeout[3].CLK
sys.clk => timeout[4].CLK
sys.clk => timeout[5].CLK
sys.clk => timeout[6].CLK
sys.clk => timeout[7].CLK
sys.clk => timeout[8].CLK
sys.clk => timeout[9].CLK
sys.clk => timeout[10].CLK
sys.clk => timeout[11].CLK
sys.clk => timeout[12].CLK
sys.clk => timeout[13].CLK
sys.clk => timeout[14].CLK
sys.clk => timeout[15].CLK
sys.clk => timeout[16].CLK
sys.clk => timeout[17].CLK
sys.clk => timeout[18].CLK
sys.clk => abort.CLK
sys.clk => sdCMD24[5][7].CLK
sys.clk => sdCMD24[5][6].CLK
sys.clk => sdCMD24[5][5].CLK
sys.clk => sdCMD24[5][4].CLK
sys.clk => sdCMD24[5][3].CLK
sys.clk => sdCMD24[5][2].CLK
sys.clk => sdCMD24[5][1].CLK
sys.clk => sdCMD24[5][0].CLK
sys.clk => sdCMD24[4][7].CLK
sys.clk => sdCMD24[4][6].CLK
sys.clk => sdCMD24[4][5].CLK
sys.clk => sdCMD24[4][4].CLK
sys.clk => sdCMD24[4][3].CLK
sys.clk => sdCMD24[4][2].CLK
sys.clk => sdCMD24[4][1].CLK
sys.clk => sdCMD24[4][0].CLK
sys.clk => sdCMD24[3][7].CLK
sys.clk => sdCMD24[3][6].CLK
sys.clk => sdCMD24[3][5].CLK
sys.clk => sdCMD24[3][4].CLK
sys.clk => sdCMD24[3][3].CLK
sys.clk => sdCMD24[3][2].CLK
sys.clk => sdCMD24[3][1].CLK
sys.clk => sdCMD24[3][0].CLK
sys.clk => sdCMD24[2][7].CLK
sys.clk => sdCMD24[2][6].CLK
sys.clk => sdCMD24[2][5].CLK
sys.clk => sdCMD24[2][4].CLK
sys.clk => sdCMD24[2][3].CLK
sys.clk => sdCMD24[2][2].CLK
sys.clk => sdCMD24[2][1].CLK
sys.clk => sdCMD24[2][0].CLK
sys.clk => sdCMD24[1][7].CLK
sys.clk => sdCMD24[1][6].CLK
sys.clk => sdCMD24[1][5].CLK
sys.clk => sdCMD24[1][4].CLK
sys.clk => sdCMD24[1][3].CLK
sys.clk => sdCMD24[1][2].CLK
sys.clk => sdCMD24[1][1].CLK
sys.clk => sdCMD24[1][0].CLK
sys.clk => sdCMD24[0][7].CLK
sys.clk => sdCMD24[0][6].CLK
sys.clk => sdCMD24[0][5].CLK
sys.clk => sdCMD24[0][4].CLK
sys.clk => sdCMD24[0][3].CLK
sys.clk => sdCMD24[0][2].CLK
sys.clk => sdCMD24[0][1].CLK
sys.clk => sdCMD24[0][0].CLK
sys.clk => sdCMD17[5][7].CLK
sys.clk => sdCMD17[5][6].CLK
sys.clk => sdCMD17[5][5].CLK
sys.clk => sdCMD17[5][4].CLK
sys.clk => sdCMD17[5][3].CLK
sys.clk => sdCMD17[5][2].CLK
sys.clk => sdCMD17[5][1].CLK
sys.clk => sdCMD17[5][0].CLK
sys.clk => sdCMD17[4][7].CLK
sys.clk => sdCMD17[4][6].CLK
sys.clk => sdCMD17[4][5].CLK
sys.clk => sdCMD17[4][4].CLK
sys.clk => sdCMD17[4][3].CLK
sys.clk => sdCMD17[4][2].CLK
sys.clk => sdCMD17[4][1].CLK
sys.clk => sdCMD17[4][0].CLK
sys.clk => sdCMD17[3][7].CLK
sys.clk => sdCMD17[3][6].CLK
sys.clk => sdCMD17[3][5].CLK
sys.clk => sdCMD17[3][4].CLK
sys.clk => sdCMD17[3][3].CLK
sys.clk => sdCMD17[3][2].CLK
sys.clk => sdCMD17[3][1].CLK
sys.clk => sdCMD17[3][0].CLK
sys.clk => sdCMD17[2][7].CLK
sys.clk => sdCMD17[2][6].CLK
sys.clk => sdCMD17[2][5].CLK
sys.clk => sdCMD17[2][4].CLK
sys.clk => sdCMD17[2][3].CLK
sys.clk => sdCMD17[2][2].CLK
sys.clk => sdCMD17[2][1].CLK
sys.clk => sdCMD17[2][0].CLK
sys.clk => sdCMD17[1][7].CLK
sys.clk => sdCMD17[1][6].CLK
sys.clk => sdCMD17[1][5].CLK
sys.clk => sdCMD17[1][4].CLK
sys.clk => sdCMD17[1][3].CLK
sys.clk => sdCMD17[1][2].CLK
sys.clk => sdCMD17[1][1].CLK
sys.clk => sdCMD17[1][0].CLK
sys.clk => sdCMD17[0][7].CLK
sys.clk => sdCMD17[0][6].CLK
sys.clk => sdCMD17[0][5].CLK
sys.clk => sdCMD17[0][4].CLK
sys.clk => sdCMD17[0][3].CLK
sys.clk => sdCMD17[0][2].CLK
sys.clk => sdCMD17[0][1].CLK
sys.clk => sdCMD17[0][0].CLK
sys.clk => spiTXD[7].CLK
sys.clk => spiTXD[6].CLK
sys.clk => spiTXD[5].CLK
sys.clk => spiTXD[4].CLK
sys.clk => spiTXD[3].CLK
sys.clk => spiTXD[2].CLK
sys.clk => spiTXD[1].CLK
sys.clk => spiTXD[0].CLK
sys.clk => dmaDOUT[11]~reg0.CLK
sys.clk => dmaDOUT[10]~reg0.CLK
sys.clk => dmaDOUT[9]~reg0.CLK
sys.clk => dmaDOUT[8]~reg0.CLK
sys.clk => dmaDOUT[7]~reg0.CLK
sys.clk => dmaDOUT[6]~reg0.CLK
sys.clk => dmaDOUT[5]~reg0.CLK
sys.clk => dmaDOUT[4]~reg0.CLK
sys.clk => dmaDOUT[3]~reg0.CLK
sys.clk => dmaDOUT[2]~reg0.CLK
sys.clk => dmaDOUT[1]~reg0.CLK
sys.clk => dmaDOUT[0]~reg0.CLK
sys.clk => memADDR[11].CLK
sys.clk => memADDR[10].CLK
sys.clk => memADDR[9].CLK
sys.clk => memADDR[8].CLK
sys.clk => memADDR[7].CLK
sys.clk => memADDR[6].CLK
sys.clk => memADDR[5].CLK
sys.clk => memADDR[4].CLK
sys.clk => memADDR[3].CLK
sys.clk => memADDR[2].CLK
sys.clk => memADDR[1].CLK
sys.clk => memADDR[0].CLK
sys.clk => memBUF[3].CLK
sys.clk => memBUF[2].CLK
sys.clk => memBUF[1].CLK
sys.clk => memBUF[0].CLK
sys.clk => memREQ.CLK
sys.clk => dmaWR~reg0.CLK
sys.clk => dmaRD~reg0.CLK
sys.clk => bytecnt[0].CLK
sys.clk => bytecnt[1].CLK
sys.clk => bytecnt[2].CLK
sys.clk => bytecnt[3].CLK
sys.clk => bytecnt[4].CLK
sys.clk => bytecnt[5].CLK
sys.clk => bytecnt[6].CLK
sys.clk => bytecnt[7].CLK
sys.clk => bytecnt[8].CLK
sys.clk => bytecnt[9].CLK
sys.clk => bytecnt[10].CLK
sys.clk => bytecnt[11].CLK
sys.clk => bytecnt[12].CLK
sys.clk => bytecnt[13].CLK
sys.clk => bytecnt[14].CLK
sys.clk => bytecnt[15].CLK
sys.clk => wrCNT[7].CLK
sys.clk => wrCNT[6].CLK
sys.clk => wrCNT[5].CLK
sys.clk => wrCNT[4].CLK
sys.clk => wrCNT[3].CLK
sys.clk => wrCNT[2].CLK
sys.clk => wrCNT[1].CLK
sys.clk => wrCNT[0].CLK
sys.clk => rdCNT[7].CLK
sys.clk => rdCNT[6].CLK
sys.clk => rdCNT[5].CLK
sys.clk => rdCNT[4].CLK
sys.clk => rdCNT[3].CLK
sys.clk => rdCNT[2].CLK
sys.clk => rdCNT[1].CLK
sys.clk => rdCNT[0].CLK
sys.clk => val[7].CLK
sys.clk => val[6].CLK
sys.clk => val[5].CLK
sys.clk => val[4].CLK
sys.clk => val[3].CLK
sys.clk => val[2].CLK
sys.clk => val[1].CLK
sys.clk => val[0].CLK
sys.clk => err[7].CLK
sys.clk => err[6].CLK
sys.clk => err[5].CLK
sys.clk => err[4].CLK
sys.clk => err[3].CLK
sys.clk => err[2].CLK
sys.clk => err[1].CLK
sys.clk => err[0].CLK
sys.clk => state~52.DATAIN
sys.clk => sdSTATE~2.DATAIN
sys.clk => spiOP~1.DATAIN
ioclr => ~NO_FANOUT~
dmaDIN[11] => spiTXD.DATAB
dmaDIN[10] => spiTXD.DATAB
dmaDIN[9] => spiTXD.DATAB
dmaDIN[8] => spiTXD.DATAB
dmaDIN[7] => spiTXD.DATAB
dmaDIN[6] => spiTXD.DATAB
dmaDIN[5] => spiTXD.DATAB
dmaDIN[4] => spiTXD.DATAB
dmaDIN[3] => memBUF.DATAB
dmaDIN[2] => memBUF.DATAB
dmaDIN[1] => memBUF.DATAB
dmaDIN[0] => memBUF.DATAB
dmaDOUT[11] <= dmaDOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[10] <= dmaDOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[9] <= dmaDOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[8] <= dmaDOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[7] <= dmaDOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[6] <= dmaDOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[5] <= dmaDOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[4] <= dmaDOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[3] <= dmaDOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[2] <= dmaDOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[1] <= dmaDOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaDOUT[0] <= dmaDOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[11] <= memADDR[11].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[10] <= memADDR[10].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[9] <= memADDR[9].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[8] <= memADDR[8].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[7] <= memADDR[7].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[6] <= memADDR[6].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[5] <= memADDR[5].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[4] <= memADDR[4].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[3] <= memADDR[3].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[2] <= memADDR[2].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[1] <= memADDR[1].DB_MAX_OUTPUT_PORT_TYPE
dmaADDR[0] <= memADDR[0].DB_MAX_OUTPUT_PORT_TYPE
dmaRD <= dmaRD~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaWR <= dmaWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaREQ <= memREQ.DB_MAX_OUTPUT_PORT_TYPE
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => spiTXD.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => bytecnt.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => state.OUTPUTSELECT
dmaGNT => Selector200.IN37
dmaGNT => Selector197.IN38
sdMISO => esdspi:iSDSPI.spiMISO
sdMOSI <= esdspi:iSDSPI.spiMOSI
sdSCLK <= esdspi:iSDSPI.spiSCLK
sdCS <= esdspi:iSDSPI.spiCS
sdOP.sdopNOP => state.IN0
sdOP.sdopABORT => SD_STATE.IN0
sdOP.sdopABORT => state.IN1
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => rdCNT.OUTPUTSELECT
sdOP.sdopRD => Selector165.IN42
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => wrCNT.OUTPUTSELECT
sdOP.sdopWR => Selector175.IN42
sdMEMaddr[11] => Selector234.IN4
sdMEMaddr[10] => Selector233.IN4
sdMEMaddr[9] => Selector232.IN4
sdMEMaddr[8] => Selector231.IN4
sdMEMaddr[7] => Selector230.IN4
sdMEMaddr[6] => Selector229.IN4
sdMEMaddr[5] => Selector228.IN4
sdMEMaddr[4] => Selector227.IN4
sdMEMaddr[3] => Selector226.IN4
sdMEMaddr[2] => Selector225.IN4
sdMEMaddr[1] => Selector224.IN4
sdMEMaddr[0] => Selector223.IN4
sdDISKaddr[31] => sdCMD17[4][7].DATAIN
sdDISKaddr[31] => sdCMD24[4][7].DATAIN
sdDISKaddr[30] => sdCMD17[4][6].DATAIN
sdDISKaddr[30] => sdCMD24[4][6].DATAIN
sdDISKaddr[29] => sdCMD17[4][5].DATAIN
sdDISKaddr[29] => sdCMD24[4][5].DATAIN
sdDISKaddr[28] => sdCMD17[4][4].DATAIN
sdDISKaddr[28] => sdCMD24[4][4].DATAIN
sdDISKaddr[27] => sdCMD17[4][3].DATAIN
sdDISKaddr[27] => sdCMD24[4][3].DATAIN
sdDISKaddr[26] => sdCMD17[4][2].DATAIN
sdDISKaddr[26] => sdCMD24[4][2].DATAIN
sdDISKaddr[25] => sdCMD17[4][1].DATAIN
sdDISKaddr[25] => sdCMD24[4][1].DATAIN
sdDISKaddr[24] => sdCMD17[4][0].DATAIN
sdDISKaddr[24] => sdCMD24[4][0].DATAIN
sdDISKaddr[23] => sdCMD17[3][7].DATAIN
sdDISKaddr[23] => sdCMD24[3][7].DATAIN
sdDISKaddr[22] => sdCMD17[3][6].DATAIN
sdDISKaddr[22] => sdCMD24[3][6].DATAIN
sdDISKaddr[21] => sdCMD17[3][5].DATAIN
sdDISKaddr[21] => sdCMD24[3][5].DATAIN
sdDISKaddr[20] => sdCMD17[3][4].DATAIN
sdDISKaddr[20] => sdCMD24[3][4].DATAIN
sdDISKaddr[19] => sdCMD17[3][3].DATAIN
sdDISKaddr[19] => sdCMD24[3][3].DATAIN
sdDISKaddr[18] => sdCMD17[3][2].DATAIN
sdDISKaddr[18] => sdCMD24[3][2].DATAIN
sdDISKaddr[17] => sdCMD17[3][1].DATAIN
sdDISKaddr[17] => sdCMD24[3][1].DATAIN
sdDISKaddr[16] => sdCMD17[3][0].DATAIN
sdDISKaddr[16] => sdCMD24[3][0].DATAIN
sdDISKaddr[15] => sdCMD17[2][7].DATAIN
sdDISKaddr[15] => sdCMD24[2][7].DATAIN
sdDISKaddr[14] => sdCMD17[2][6].DATAIN
sdDISKaddr[14] => sdCMD24[2][6].DATAIN
sdDISKaddr[13] => sdCMD17[2][5].DATAIN
sdDISKaddr[13] => sdCMD24[2][5].DATAIN
sdDISKaddr[12] => sdCMD17[2][4].DATAIN
sdDISKaddr[12] => sdCMD24[2][4].DATAIN
sdDISKaddr[11] => sdCMD17[2][3].DATAIN
sdDISKaddr[11] => sdCMD24[2][3].DATAIN
sdDISKaddr[10] => sdCMD17[2][2].DATAIN
sdDISKaddr[10] => sdCMD24[2][2].DATAIN
sdDISKaddr[9] => sdCMD17[2][1].DATAIN
sdDISKaddr[9] => sdCMD24[2][1].DATAIN
sdDISKaddr[8] => sdCMD17[2][0].DATAIN
sdDISKaddr[8] => sdCMD24[2][0].DATAIN
sdDISKaddr[7] => sdCMD17[1][7].DATAIN
sdDISKaddr[7] => sdCMD24[1][7].DATAIN
sdDISKaddr[6] => sdCMD17[1][6].DATAIN
sdDISKaddr[6] => sdCMD24[1][6].DATAIN
sdDISKaddr[5] => sdCMD17[1][5].DATAIN
sdDISKaddr[5] => sdCMD24[1][5].DATAIN
sdDISKaddr[4] => sdCMD17[1][4].DATAIN
sdDISKaddr[4] => sdCMD24[1][4].DATAIN
sdDISKaddr[3] => sdCMD17[1][3].DATAIN
sdDISKaddr[3] => sdCMD24[1][3].DATAIN
sdDISKaddr[2] => sdCMD17[1][2].DATAIN
sdDISKaddr[2] => sdCMD24[1][2].DATAIN
sdDISKaddr[1] => sdCMD17[1][1].DATAIN
sdDISKaddr[1] => sdCMD24[1][1].DATAIN
sdDISKaddr[0] => sdCMD17[1][0].DATAIN
sdDISKaddr[0] => sdCMD24[1][0].DATAIN
sdLEN => SD_STATE.IN1
sdLEN => SD_STATE.IN1
sdSTAT.debug[7] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[6] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[5] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[4] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[3] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[2] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[1] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.debug[0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[7] <= wrCNT[7].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[6] <= wrCNT[6].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[5] <= wrCNT[5].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[4] <= wrCNT[4].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[3] <= wrCNT[3].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[2] <= wrCNT[2].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[1] <= wrCNT[1].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.wrCNT[0] <= wrCNT[0].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[7] <= rdCNT[7].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[6] <= rdCNT[6].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[5] <= rdCNT[5].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[4] <= rdCNT[4].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[3] <= rdCNT[3].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[2] <= rdCNT[2].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[1] <= rdCNT[1].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.rdCNT[0] <= rdCNT[0].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[7] <= val[7].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[6] <= val[6].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[5] <= val[5].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[4] <= val[4].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[3] <= val[3].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[2] <= val[2].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[1] <= val[1].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.val[0] <= val[0].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[7] <= err[7].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[6] <= err[6].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[5] <= err[5].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[4] <= err[4].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[3] <= err[3].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[2] <= err[2].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[1] <= err[1].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.err[0] <= err[0].DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateRWFAIL <= sdSTAT.state.sdstateRWFAIL.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateINFAIL <= sdSTAT.state.sdstateINFAIL.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateDONE <= sdSTAT.state.sdstateDONE.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateWRITE <= sdSTAT.state.sdstateWRITE.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateREAD <= sdSTAT.state.sdstateREAD.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateREADY <= sdSTAT.state.sdstateREADY.DB_MAX_OUTPUT_PORT_TYPE
sdSTAT.state.sdstateINIT <= sdSTAT.state.sdstateINIT.DB_MAX_OUTPUT_PORT_TYPE


|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI
sys.rst => clkdiv[0].PRESET
sys.rst => clkdiv[1].PRESET
sys.rst => clkdiv[2].PRESET
sys.rst => clkdiv[3].PRESET
sys.rst => clkdiv[4].PRESET
sys.rst => clkdiv[5].PRESET
sys.rst => clkcnt[0].ACLR
sys.rst => clkcnt[1].ACLR
sys.rst => clkcnt[2].ACLR
sys.rst => clkcnt[3].ACLR
sys.rst => clkcnt[4].ACLR
sys.rst => clkcnt[5].ACLR
sys.rst => bitcnt[0].ACLR
sys.rst => bitcnt[1].ACLR
sys.rst => bitcnt[2].ACLR
sys.rst => spiCS~reg0.PRESET
sys.rst => rxd[7].PRESET
sys.rst => rxd[6].PRESET
sys.rst => rxd[5].PRESET
sys.rst => rxd[4].PRESET
sys.rst => rxd[3].PRESET
sys.rst => rxd[2].PRESET
sys.rst => rxd[1].PRESET
sys.rst => rxd[0].PRESET
sys.rst => txd[7].PRESET
sys.rst => txd[6].PRESET
sys.rst => txd[5].PRESET
sys.rst => txd[4].PRESET
sys.rst => txd[3].PRESET
sys.rst => txd[2].PRESET
sys.rst => txd[1].PRESET
sys.rst => txd[0].PRESET
sys.rst => spiDONE~reg0.ACLR
sys.rst => state~8.DATAIN
sys.clk => clkdiv[0].CLK
sys.clk => clkdiv[1].CLK
sys.clk => clkdiv[2].CLK
sys.clk => clkdiv[3].CLK
sys.clk => clkdiv[4].CLK
sys.clk => clkdiv[5].CLK
sys.clk => clkcnt[0].CLK
sys.clk => clkcnt[1].CLK
sys.clk => clkcnt[2].CLK
sys.clk => clkcnt[3].CLK
sys.clk => clkcnt[4].CLK
sys.clk => clkcnt[5].CLK
sys.clk => bitcnt[0].CLK
sys.clk => bitcnt[1].CLK
sys.clk => bitcnt[2].CLK
sys.clk => spiCS~reg0.CLK
sys.clk => rxd[7].CLK
sys.clk => rxd[6].CLK
sys.clk => rxd[5].CLK
sys.clk => rxd[4].CLK
sys.clk => rxd[3].CLK
sys.clk => rxd[2].CLK
sys.clk => rxd[1].CLK
sys.clk => rxd[0].CLK
sys.clk => txd[7].CLK
sys.clk => txd[6].CLK
sys.clk => txd[5].CLK
sys.clk => txd[4].CLK
sys.clk => txd[3].CLK
sys.clk => txd[2].CLK
sys.clk => txd[1].CLK
sys.clk => txd[0].CLK
sys.clk => spiDONE~reg0.CLK
sys.clk => state~6.DATAIN
spiOP.spiNOP => WideOr0.IN0
spiOP.spiNOP => WideOr1.IN0
spiOP.spiCSL => Selector0.IN3
spiOP.spiCSL => WideOr1.IN1
spiOP.spiCSH => Selector0.IN4
spiOP.spiCSH => WideOr1.IN2
spiOP.spiFAST => WideOr0.IN1
spiOP.spiFAST => Selector1.IN3
spiOP.spiFAST => Selector2.IN3
spiOP.spiFAST => Selector3.IN3
spiOP.spiFAST => Selector4.IN3
spiOP.spiFAST => Selector5.IN3
spiOP.spiFAST => clkdiv.IN0
spiOP.spiSLOW => WideOr0.IN2
spiOP.spiSLOW => Selector1.IN4
spiOP.spiSLOW => Selector2.IN4
spiOP.spiSLOW => Selector3.IN4
spiOP.spiSLOW => Selector4.IN4
spiOP.spiSLOW => Selector5.IN4
spiOP.spiSLOW => clkdiv.IN1
spiOP.spiTR => WideOr0.IN3
spiOP.spiTR => WideOr1.IN3
spiOP.spiTR => clkcnt.OUTPUTSELECT
spiOP.spiTR => clkcnt.OUTPUTSELECT
spiOP.spiTR => clkcnt.OUTPUTSELECT
spiOP.spiTR => clkcnt.OUTPUTSELECT
spiOP.spiTR => clkcnt.OUTPUTSELECT
spiOP.spiTR => clkcnt.OUTPUTSELECT
spiOP.spiTR => bitcnt.OUTPUTSELECT
spiOP.spiTR => bitcnt.OUTPUTSELECT
spiOP.spiTR => bitcnt.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => txd.OUTPUTSELECT
spiOP.spiTR => state.OUTPUTSELECT
spiOP.spiTR => state.OUTPUTSELECT
spiOP.spiTR => state.OUTPUTSELECT
spiOP.spiTR => state.OUTPUTSELECT
spiOP.spiTR => state.OUTPUTSELECT
spiOP.spiTR => state.OUTPUTSELECT
spiTXD[7] => txd.DATAB
spiTXD[6] => txd.DATAB
spiTXD[5] => txd.DATAB
spiTXD[4] => txd.DATAB
spiTXD[3] => txd.DATAB
spiTXD[2] => txd.DATAB
spiTXD[1] => txd.DATAB
spiTXD[0] => txd.DATAB
spiRXD[7] <= rxd[7].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[6] <= rxd[6].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[5] <= rxd[5].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[4] <= rxd[4].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[3] <= rxd[3].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[2] <= rxd[2].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[1] <= rxd[1].DB_MAX_OUTPUT_PORT_TYPE
spiRXD[0] <= rxd[0].DB_MAX_OUTPUT_PORT_TYPE
spiMISO => rxd.DATAB
spiMOSI <= txd[0].DB_MAX_OUTPUT_PORT_TYPE
spiSCLK <= spiSCLK.DB_MAX_OUTPUT_PORT_TYPE
spiCS <= spiCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
spiDONE <= spiDONE~reg0.DB_MAX_OUTPUT_PORT_TYPE


