// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_aw_AWVALID,
        m_axi_aw_AWREADY,
        m_axi_aw_AWADDR,
        m_axi_aw_AWID,
        m_axi_aw_AWLEN,
        m_axi_aw_AWSIZE,
        m_axi_aw_AWBURST,
        m_axi_aw_AWLOCK,
        m_axi_aw_AWCACHE,
        m_axi_aw_AWPROT,
        m_axi_aw_AWQOS,
        m_axi_aw_AWREGION,
        m_axi_aw_AWUSER,
        m_axi_aw_WVALID,
        m_axi_aw_WREADY,
        m_axi_aw_WDATA,
        m_axi_aw_WSTRB,
        m_axi_aw_WLAST,
        m_axi_aw_WID,
        m_axi_aw_WUSER,
        m_axi_aw_ARVALID,
        m_axi_aw_ARREADY,
        m_axi_aw_ARADDR,
        m_axi_aw_ARID,
        m_axi_aw_ARLEN,
        m_axi_aw_ARSIZE,
        m_axi_aw_ARBURST,
        m_axi_aw_ARLOCK,
        m_axi_aw_ARCACHE,
        m_axi_aw_ARPROT,
        m_axi_aw_ARQOS,
        m_axi_aw_ARREGION,
        m_axi_aw_ARUSER,
        m_axi_aw_RVALID,
        m_axi_aw_RREADY,
        m_axi_aw_RDATA,
        m_axi_aw_RLAST,
        m_axi_aw_RID,
        m_axi_aw_RFIFONUM,
        m_axi_aw_RUSER,
        m_axi_aw_RRESP,
        m_axi_aw_BVALID,
        m_axi_aw_BREADY,
        m_axi_aw_BRESP,
        m_axi_aw_BID,
        m_axi_aw_BUSER,
        m_axi_bi_AWVALID,
        m_axi_bi_AWREADY,
        m_axi_bi_AWADDR,
        m_axi_bi_AWID,
        m_axi_bi_AWLEN,
        m_axi_bi_AWSIZE,
        m_axi_bi_AWBURST,
        m_axi_bi_AWLOCK,
        m_axi_bi_AWCACHE,
        m_axi_bi_AWPROT,
        m_axi_bi_AWQOS,
        m_axi_bi_AWREGION,
        m_axi_bi_AWUSER,
        m_axi_bi_WVALID,
        m_axi_bi_WREADY,
        m_axi_bi_WDATA,
        m_axi_bi_WSTRB,
        m_axi_bi_WLAST,
        m_axi_bi_WID,
        m_axi_bi_WUSER,
        m_axi_bi_ARVALID,
        m_axi_bi_ARREADY,
        m_axi_bi_ARADDR,
        m_axi_bi_ARID,
        m_axi_bi_ARLEN,
        m_axi_bi_ARSIZE,
        m_axi_bi_ARBURST,
        m_axi_bi_ARLOCK,
        m_axi_bi_ARCACHE,
        m_axi_bi_ARPROT,
        m_axi_bi_ARQOS,
        m_axi_bi_ARREGION,
        m_axi_bi_ARUSER,
        m_axi_bi_RVALID,
        m_axi_bi_RREADY,
        m_axi_bi_RDATA,
        m_axi_bi_RLAST,
        m_axi_bi_RID,
        m_axi_bi_RFIFONUM,
        m_axi_bi_RUSER,
        m_axi_bi_RRESP,
        m_axi_bi_BVALID,
        m_axi_bi_BREADY,
        m_axi_bi_BRESP,
        m_axi_bi_BID,
        m_axi_bi_BUSER,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        m,
        shl_ln22_mid2,
        addr_a0,
        zext_ln50,
        addr_b0,
        shl_ln,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o,
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_aw_AWVALID;
input   m_axi_aw_AWREADY;
output  [31:0] m_axi_aw_AWADDR;
output  [0:0] m_axi_aw_AWID;
output  [31:0] m_axi_aw_AWLEN;
output  [2:0] m_axi_aw_AWSIZE;
output  [1:0] m_axi_aw_AWBURST;
output  [1:0] m_axi_aw_AWLOCK;
output  [3:0] m_axi_aw_AWCACHE;
output  [2:0] m_axi_aw_AWPROT;
output  [3:0] m_axi_aw_AWQOS;
output  [3:0] m_axi_aw_AWREGION;
output  [0:0] m_axi_aw_AWUSER;
output   m_axi_aw_WVALID;
input   m_axi_aw_WREADY;
output  [7:0] m_axi_aw_WDATA;
output  [0:0] m_axi_aw_WSTRB;
output   m_axi_aw_WLAST;
output  [0:0] m_axi_aw_WID;
output  [0:0] m_axi_aw_WUSER;
output   m_axi_aw_ARVALID;
input   m_axi_aw_ARREADY;
output  [31:0] m_axi_aw_ARADDR;
output  [0:0] m_axi_aw_ARID;
output  [31:0] m_axi_aw_ARLEN;
output  [2:0] m_axi_aw_ARSIZE;
output  [1:0] m_axi_aw_ARBURST;
output  [1:0] m_axi_aw_ARLOCK;
output  [3:0] m_axi_aw_ARCACHE;
output  [2:0] m_axi_aw_ARPROT;
output  [3:0] m_axi_aw_ARQOS;
output  [3:0] m_axi_aw_ARREGION;
output  [0:0] m_axi_aw_ARUSER;
input   m_axi_aw_RVALID;
output   m_axi_aw_RREADY;
input  [7:0] m_axi_aw_RDATA;
input   m_axi_aw_RLAST;
input  [0:0] m_axi_aw_RID;
input  [9:0] m_axi_aw_RFIFONUM;
input  [0:0] m_axi_aw_RUSER;
input  [1:0] m_axi_aw_RRESP;
input   m_axi_aw_BVALID;
output   m_axi_aw_BREADY;
input  [1:0] m_axi_aw_BRESP;
input  [0:0] m_axi_aw_BID;
input  [0:0] m_axi_aw_BUSER;
output   m_axi_bi_AWVALID;
input   m_axi_bi_AWREADY;
output  [31:0] m_axi_bi_AWADDR;
output  [0:0] m_axi_bi_AWID;
output  [31:0] m_axi_bi_AWLEN;
output  [2:0] m_axi_bi_AWSIZE;
output  [1:0] m_axi_bi_AWBURST;
output  [1:0] m_axi_bi_AWLOCK;
output  [3:0] m_axi_bi_AWCACHE;
output  [2:0] m_axi_bi_AWPROT;
output  [3:0] m_axi_bi_AWQOS;
output  [3:0] m_axi_bi_AWREGION;
output  [0:0] m_axi_bi_AWUSER;
output   m_axi_bi_WVALID;
input   m_axi_bi_WREADY;
output  [7:0] m_axi_bi_WDATA;
output  [0:0] m_axi_bi_WSTRB;
output   m_axi_bi_WLAST;
output  [0:0] m_axi_bi_WID;
output  [0:0] m_axi_bi_WUSER;
output   m_axi_bi_ARVALID;
input   m_axi_bi_ARREADY;
output  [31:0] m_axi_bi_ARADDR;
output  [0:0] m_axi_bi_ARID;
output  [31:0] m_axi_bi_ARLEN;
output  [2:0] m_axi_bi_ARSIZE;
output  [1:0] m_axi_bi_ARBURST;
output  [1:0] m_axi_bi_ARLOCK;
output  [3:0] m_axi_bi_ARCACHE;
output  [2:0] m_axi_bi_ARPROT;
output  [3:0] m_axi_bi_ARQOS;
output  [3:0] m_axi_bi_ARREGION;
output  [0:0] m_axi_bi_ARUSER;
input   m_axi_bi_RVALID;
output   m_axi_bi_RREADY;
input  [7:0] m_axi_bi_RDATA;
input   m_axi_bi_RLAST;
input  [0:0] m_axi_bi_RID;
input  [9:0] m_axi_bi_RFIFONUM;
input  [0:0] m_axi_bi_RUSER;
input  [1:0] m_axi_bi_RRESP;
input   m_axi_bi_BVALID;
output   m_axi_bi_BREADY;
input  [1:0] m_axi_bi_BRESP;
input  [0:0] m_axi_bi_BID;
input  [0:0] m_axi_bi_BUSER;
input  [16:0] p_read2;
input  [31:0] p_read3;
input  [16:0] p_read4;
input  [15:0] p_read5;
input  [15:0] m;
input  [31:0] shl_ln22_mid2;
input  [31:0] addr_a0;
input  [15:0] zext_ln50;
input  [31:0] addr_b0;
input  [15:0] shl_ln;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld;
input  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i;
output  [19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o;
output   mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld;

reg ap_idle;
reg m_axi_aw_ARVALID;
reg[31:0] m_axi_aw_ARADDR;
reg m_axi_aw_RREADY;
reg m_axi_bi_ARVALID;
reg[31:0] m_axi_bi_ARADDR;
reg m_axi_bi_RREADY;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld;
reg[19:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o;
reg mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
reg   [0:0] icmp_ln150_reg_1636;
reg   [0:0] and_ln17_reg_1669;
reg    ap_predicate_op114_readreq_state4;
reg    ap_block_state4_io;
reg   [0:0] icmp_ln150_reg_1636_pp0_iter1_reg;
reg   [0:0] and_ln17_2_reg_1685;
reg   [0:0] and_ln17_2_reg_1685_pp0_iter1_reg;
reg    ap_predicate_op172_readreq_state8;
reg    ap_block_state8_io;
reg   [0:0] icmp_ln150_reg_1636_pp0_iter2_reg;
reg   [0:0] and_ln17_reg_1669_pp0_iter2_reg;
reg    ap_predicate_op241_read_state12;
reg    ap_block_state12_pp0_stage3_iter2;
reg   [0:0] icmp_ln150_reg_1636_pp0_iter3_reg;
reg   [0:0] and_ln17_2_reg_1685_pp0_iter3_reg;
reg    ap_predicate_op376_read_state16;
reg    ap_block_state16_pp0_stage3_iter3;
reg    ap_block_pp0_stage3_subdone;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22;
reg    aw_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] icmp_ln21_reg_1640;
reg    aw_blk_n_R;
reg   [0:0] icmp_ln21_reg_1640_pp0_iter2_reg;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln17_1_reg_1649;
reg   [0:0] and_ln17_1_reg_1649_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] and_ln17_2_reg_1685_pp0_iter2_reg;
reg    bi_blk_n_AR;
reg    bi_blk_n_R;
reg   [0:0] and_ln17_1_reg_1649_pp0_iter1_reg;
reg   [0:0] and_ln17_1_reg_1649_pp0_iter3_reg;
reg  signed [7:0] in_a_reg_354;
wire   [31:0] grp_fu_443_p2;
reg   [31:0] reg_447;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op128_readreq_state5;
reg    ap_predicate_op129_readreq_state5;
reg    ap_block_state5_io;
reg    ap_predicate_op272_read_state13;
reg    ap_predicate_op274_read_state13;
reg    ap_block_state13_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op142_readreq_state6;
reg    ap_predicate_op144_readreq_state6;
reg    ap_block_state6_io;
reg    ap_predicate_op304_read_state14;
reg    ap_predicate_op307_read_state14;
reg    ap_block_state14_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] zext_ln50_cast_fu_451_p1;
reg   [31:0] zext_ln50_cast_reg_1615;
reg   [15:0] t_2_reg_1620;
wire   [16:0] zext_ln150_fu_468_p1;
reg   [16:0] zext_ln150_reg_1627;
wire   [0:0] icmp_ln150_fu_472_p2;
wire   [0:0] icmp_ln21_fu_484_p2;
reg   [0:0] icmp_ln21_reg_1640_pp0_iter1_reg;
reg   [0:0] icmp_ln21_reg_1640_pp0_iter3_reg;
wire   [16:0] add_ln22_fu_490_p2;
reg   [16:0] add_ln22_reg_1644;
wire   [0:0] and_ln17_1_fu_534_p2;
wire   [18:0] add_ln22_8_fu_556_p2;
reg   [18:0] add_ln22_8_reg_1653;
wire   [16:0] sub_i_i_fu_562_p2;
reg   [16:0] sub_i_i_reg_1658;
reg   [31:0] aw_addr_reg_1663;
wire   [0:0] and_ln17_fu_616_p2;
reg   [0:0] and_ln17_reg_1669_pp0_iter1_reg;
reg   [0:0] and_ln17_reg_1669_pp0_iter3_reg;
reg   [31:0] aw_addr_1_reg_1673;
reg   [31:0] aw_addr_2_reg_1679;
wire   [0:0] and_ln17_2_fu_700_p2;
reg   [31:0] aw_addr_3_reg_1689;
wire  signed [31:0] sub_i_cast_i_fu_746_p1;
wire   [16:0] add_ln43_fu_750_p2;
reg   [16:0] add_ln43_reg_1700;
reg   [31:0] mul_i_i_reg_1705;
reg    ap_predicate_op108_readreq_state3;
reg    ap_block_state3_io;
reg    ap_predicate_op158_readreq_state7;
reg    ap_block_state7_io;
reg    ap_predicate_op212_read_state11;
reg    ap_block_state11_pp0_stage2_iter2;
reg    ap_predicate_op345_read_state15;
reg    ap_block_state15_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_11001;
wire  signed [31:0] sext_ln43_fu_755_p1;
wire   [16:0] add_ln43_1_fu_759_p2;
reg   [16:0] add_ln43_1_reg_1718;
reg   [31:0] bi_addr_reg_1723;
wire  signed [31:0] sext_ln43_1_fu_793_p1;
wire   [16:0] add_ln43_2_fu_797_p2;
reg   [16:0] add_ln43_2_reg_1734;
reg   [31:0] bi_addr_1_reg_1739;
wire  signed [31:0] sext_ln43_2_fu_838_p1;
reg   [31:0] bi_addr_2_reg_1750;
reg   [31:0] bi_addr_3_reg_1756;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_62_reg_1782;
reg   [7:0] aw_addr_read_reg_1802;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_73_reg_1817;
reg   [7:0] aw_addr_1_read_reg_1837;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_57_reg_1842;
reg   [7:0] aw_addr_2_read_reg_1872;
reg   [7:0] bi_addr_read_reg_1877;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_61_reg_1882;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_68_reg_1892;
reg   [7:0] aw_addr_3_read_reg_1922;
reg   [7:0] bi_addr_1_read_reg_1927;
reg   [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_72_reg_1952;
reg   [7:0] bi_addr_2_read_reg_1977;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_56_reg_1982;
reg   [7:0] bi_addr_3_read_reg_2017;
reg  signed [7:0] mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_60_reg_2022;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [7:0] ap_phi_reg_pp0_iter2_in_a_reg_354;
reg  signed [7:0] ap_phi_reg_pp0_iter3_in_a_reg_354;
reg  signed [7:0] ap_phi_mux_value_a_3_phi_fu_370_p4;
reg  signed [7:0] ap_phi_mux_value_a_phi_fu_381_p4;
reg   [7:0] ap_phi_mux_in_b_phi_fu_392_p4;
reg  signed [7:0] ap_phi_mux_in_a_3_phi_fu_403_p4;
reg   [7:0] ap_phi_mux_value_b_5_phi_fu_414_p4;
reg   [7:0] ap_phi_mux_value_b_4_phi_fu_425_p4;
reg   [7:0] ap_phi_mux_value_b_phi_fu_436_p4;
wire   [31:0] sub_ln22_fu_589_p2;
wire   [31:0] sub_ln22_1_fu_641_p2;
wire   [31:0] sub_ln22_2_fu_666_p2;
wire   [31:0] sub_ln22_3_fu_734_p2;
wire   [31:0] sub_ln50_fu_781_p2;
wire   [31:0] sub_ln50_1_fu_826_p2;
wire   [31:0] sub_ln50_2_fu_861_p2;
wire   [31:0] sub_ln50_3_fu_892_p2;
wire  signed [19:0] grp_fu_1489_p3;
wire  signed [19:0] grp_fu_1516_p3;
wire  signed [19:0] grp_fu_1534_p3;
wire  signed [19:0] grp_fu_1543_p3;
wire  signed [19:0] grp_fu_1480_p3;
wire  signed [19:0] grp_fu_1453_p3;
wire  signed [19:0] grp_fu_1471_p3;
wire  signed [19:0] grp_fu_1498_p3;
wire  signed [19:0] grp_fu_1507_p3;
wire  signed [19:0] grp_fu_1435_p3;
wire  signed [19:0] grp_fu_1426_p3;
wire  signed [19:0] grp_fu_1444_p3;
wire  signed [19:0] grp_fu_1525_p3;
wire  signed [19:0] grp_fu_1462_p3;
wire  signed [19:0] grp_fu_1417_p3;
wire  signed [19:0] grp_fu_1408_p3;
reg   [31:0] phi_mul_fu_190;
wire   [31:0] add_ln43_3_fu_767_p2;
wire    ap_loop_init;
reg   [15:0] t_fu_194;
wire   [15:0] k_fu_478_p2;
reg   [15:0] ap_sig_allocacmp_t_2;
reg  signed [16:0] grp_fu_443_p0;
wire   [16:0] shl_ln15_fu_496_p2;
wire   [14:0] tmp_fu_506_p4;
wire   [16:0] add_ln21_1_fu_522_p2;
wire   [0:0] icmp_ln17_1_fu_516_p2;
wire   [0:0] icmp_ln21_2_fu_528_p2;
wire   [16:0] add_ln22_5_fu_540_p2;
wire  signed [18:0] sext_ln22_1_fu_546_p1;
wire   [18:0] zext_ln17_fu_502_p1;
wire   [18:0] add_ln22_6_fu_550_p2;
wire  signed [31:0] sext_ln22_fu_576_p1;
wire   [31:0] add_ln22_1_fu_579_p2;
wire   [31:0] add_ln22_2_fu_584_p2;
wire   [31:0] zext_ln150_1_fu_573_p1;
wire   [16:0] add_ln21_fu_606_p2;
wire   [0:0] icmp_ln17_fu_601_p2;
wire   [0:0] icmp_ln21_1_fu_611_p2;
wire   [16:0] shl_ln22_fu_622_p2;
wire   [31:0] zext_ln22_fu_631_p1;
wire   [31:0] add_ln22_3_fu_627_p2;
wire   [31:0] add_ln22_4_fu_635_p2;
wire  signed [31:0] sext_ln22_2_fu_657_p1;
wire   [31:0] add_ln22_7_fu_653_p2;
wire   [31:0] add_ln22_9_fu_660_p2;
wire   [16:0] add_ln21_2_fu_690_p2;
wire   [0:0] icmp_ln17_2_fu_685_p2;
wire   [0:0] icmp_ln21_3_fu_695_p2;
wire   [17:0] tmp_1_fu_678_p3;
wire   [17:0] or_ln22_fu_710_p2;
wire   [18:0] or_ln_fu_716_p3;
wire   [31:0] zext_ln22_1_fu_724_p1;
wire   [31:0] add_ln22_10_fu_706_p2;
wire   [31:0] add_ln22_11_fu_728_p2;
wire  signed [31:0] add_ln43_3_fu_767_p1;
wire   [31:0] add_ln50_4_fu_772_p2;
wire   [31:0] add_ln50_fu_776_p2;
wire   [15:0] or_ln50_fu_807_p2;
wire   [31:0] zext_ln43_fu_812_p1;
wire   [31:0] add_ln50_5_fu_816_p2;
wire   [31:0] add_ln50_1_fu_821_p2;
wire   [15:0] or_ln50_1_fu_842_p2;
wire   [31:0] zext_ln43_1_fu_847_p1;
wire   [31:0] add_ln50_6_fu_851_p2;
wire   [31:0] add_ln50_2_fu_856_p2;
wire   [15:0] or_ln50_2_fu_873_p2;
wire   [31:0] zext_ln43_2_fu_878_p1;
wire   [31:0] add_ln50_7_fu_882_p2;
wire   [31:0] add_ln50_3_fu_887_p2;
wire   [7:0] grp_fu_1408_p0;
wire   [7:0] grp_fu_1417_p0;
wire   [7:0] grp_fu_1426_p0;
wire   [7:0] grp_fu_1435_p0;
wire   [7:0] grp_fu_1444_p0;
wire   [7:0] grp_fu_1453_p0;
wire   [7:0] grp_fu_1462_p0;
wire   [7:0] grp_fu_1471_p0;
wire   [7:0] grp_fu_1480_p0;
wire   [7:0] grp_fu_1489_p0;
wire   [7:0] grp_fu_1498_p0;
wire   [7:0] grp_fu_1507_p0;
wire   [7:0] grp_fu_1516_p1;
wire   [7:0] grp_fu_1525_p0;
wire   [7:0] grp_fu_1534_p1;
wire   [7:0] grp_fu_1543_p1;
reg    grp_fu_443_ce;
reg    grp_fu_1408_ce;
reg    grp_fu_1417_ce;
reg    grp_fu_1426_ce;
reg    grp_fu_1435_ce;
reg    grp_fu_1444_ce;
reg    grp_fu_1453_ce;
reg    grp_fu_1462_ce;
reg    grp_fu_1471_ce;
reg    grp_fu_1480_ce;
reg    grp_fu_1489_ce;
reg    grp_fu_1498_ce;
reg    grp_fu_1507_ce;
reg    grp_fu_1516_ce;
reg    grp_fu_1525_ce;
reg    grp_fu_1534_ce;
reg    grp_fu_1543_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] grp_fu_1408_p00;
wire   [15:0] grp_fu_1417_p00;
wire   [15:0] grp_fu_1426_p00;
wire   [15:0] grp_fu_1435_p00;
wire   [15:0] grp_fu_1444_p00;
wire   [15:0] grp_fu_1453_p00;
wire   [15:0] grp_fu_1462_p00;
wire   [15:0] grp_fu_1471_p00;
wire   [15:0] grp_fu_1480_p00;
wire   [15:0] grp_fu_1489_p00;
wire   [15:0] grp_fu_1498_p00;
wire   [15:0] grp_fu_1507_p00;
wire   [15:0] grp_fu_1516_p10;
wire   [15:0] grp_fu_1525_p00;
wire   [15:0] grp_fu_1534_p10;
wire   [15:0] grp_fu_1543_p10;
reg    ap_condition_765;
reg    ap_condition_1551;
reg    ap_condition_1555;
reg    ap_condition_1559;
reg    ap_condition_1562;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23 = 8'd0;
#0 mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22 = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 phi_mul_fu_190 = 32'd0;
#0 t_fu_194 = 16'd0;
#0 ap_done_reg = 1'b0;
end

mxm_execute_ursa_mul_17s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_17s_32s_32_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_443_p0),
    .din1(p_read3),
    .ce(grp_fu_443_ce),
    .dout(grp_fu_443_p2)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1408_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i),
    .ce(grp_fu_1408_ce),
    .dout(grp_fu_1408_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1417_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i),
    .ce(grp_fu_1417_ce),
    .dout(grp_fu_1417_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1426_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i),
    .ce(grp_fu_1426_ce),
    .dout(grp_fu_1426_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1435_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i),
    .ce(grp_fu_1435_ce),
    .dout(grp_fu_1435_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1444_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i),
    .ce(grp_fu_1444_ce),
    .dout(grp_fu_1444_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1453_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i),
    .ce(grp_fu_1453_ce),
    .dout(grp_fu_1453_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1462_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i),
    .ce(grp_fu_1462_ce),
    .dout(grp_fu_1462_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1471_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i),
    .ce(grp_fu_1471_ce),
    .dout(grp_fu_1471_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1480_p0),
    .din1(ap_phi_mux_value_a_3_phi_fu_370_p4),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i),
    .ce(grp_fu_1480_ce),
    .dout(grp_fu_1480_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1489_p0),
    .din1(in_a_reg_354),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i),
    .ce(grp_fu_1489_ce),
    .dout(grp_fu_1489_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1498_p0),
    .din1(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i),
    .ce(grp_fu_1498_ce),
    .dout(grp_fu_1498_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1507_p0),
    .din1(ap_phi_mux_value_a_phi_fu_381_p4),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i),
    .ce(grp_fu_1507_ce),
    .dout(grp_fu_1507_p3)
);

mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8ns_20s_20_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5),
    .din1(grp_fu_1516_p1),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i),
    .ce(grp_fu_1516_ce),
    .dout(grp_fu_1516_p3)
);

mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8ns_8s_20s_20_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1525_p0),
    .din1(ap_phi_mux_in_a_3_phi_fu_403_p4),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i),
    .ce(grp_fu_1525_ce),
    .dout(grp_fu_1525_p3)
);

mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8ns_20s_20_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4),
    .din1(grp_fu_1534_p1),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i),
    .ce(grp_fu_1534_ce),
    .dout(grp_fu_1534_p3)
);

mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_8s_8ns_20s_20_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3),
    .din1(grp_fu_1543_p1),
    .din2(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i),
    .ce(grp_fu_1543_ce),
    .dout(grp_fu_1543_p3)
);

mxm_execute_ursa_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_765)) begin
        if (((icmp_ln21_reg_1640_pp0_iter2_reg == 1'd1) & (icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_in_a_reg_354 <= aw_addr_read_reg_1802;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_in_a_reg_354 <= ap_phi_reg_pp0_iter2_in_a_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        phi_mul_fu_190 <= 32'd0;
    end else if (((icmp_ln150_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        phi_mul_fu_190 <= add_ln43_3_fu_767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln150_fu_472_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            t_fu_194 <= k_fu_478_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            t_fu_194 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln22_8_reg_1653 <= add_ln22_8_fu_556_p2;
        add_ln22_reg_1644 <= add_ln22_fu_490_p2;
        and_ln17_1_reg_1649 <= and_ln17_1_fu_534_p2;
        and_ln17_1_reg_1649_pp0_iter1_reg <= and_ln17_1_reg_1649;
        and_ln17_1_reg_1649_pp0_iter2_reg <= and_ln17_1_reg_1649_pp0_iter1_reg;
        and_ln17_1_reg_1649_pp0_iter3_reg <= and_ln17_1_reg_1649_pp0_iter2_reg;
        aw_addr_2_read_reg_1872 <= m_axi_aw_RDATA;
        bi_addr_1_reg_1739 <= sub_ln50_1_fu_826_p2;
        bi_addr_read_reg_1877 <= m_axi_bi_RDATA;
        icmp_ln150_reg_1636 <= icmp_ln150_fu_472_p2;
        icmp_ln150_reg_1636_pp0_iter1_reg <= icmp_ln150_reg_1636;
        icmp_ln150_reg_1636_pp0_iter2_reg <= icmp_ln150_reg_1636_pp0_iter1_reg;
        icmp_ln150_reg_1636_pp0_iter3_reg <= icmp_ln150_reg_1636_pp0_iter2_reg;
        icmp_ln21_reg_1640 <= icmp_ln21_fu_484_p2;
        icmp_ln21_reg_1640_pp0_iter1_reg <= icmp_ln21_reg_1640;
        icmp_ln21_reg_1640_pp0_iter2_reg <= icmp_ln21_reg_1640_pp0_iter1_reg;
        icmp_ln21_reg_1640_pp0_iter3_reg <= icmp_ln21_reg_1640_pp0_iter2_reg;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_61_reg_1882 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_68_reg_1892 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33;
        sub_i_i_reg_1658 <= sub_i_i_fu_562_p2;
        t_2_reg_1620 <= ap_sig_allocacmp_t_2;
        zext_ln150_reg_1627[15 : 0] <= zext_ln150_fu_468_p1[15 : 0];
        zext_ln50_cast_reg_1615[15 : 0] <= zext_ln50_cast_fu_451_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln43_1_reg_1718 <= add_ln43_1_fu_759_p2;
        aw_addr_read_reg_1802 <= m_axi_aw_RDATA;
        bi_addr_2_read_reg_1977 <= m_axi_bi_RDATA;
        bi_addr_3_reg_1756 <= sub_ln50_3_fu_892_p2;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_56_reg_1982 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_73_reg_1817 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln43_2_reg_1734 <= add_ln43_2_fu_797_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        aw_addr_1_read_reg_1837 <= m_axi_aw_RDATA;
        bi_addr_3_read_reg_2017 <= m_axi_bi_RDATA;
        bi_addr_reg_1723 <= sub_ln50_fu_781_p2;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_57_reg_1842 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_60_reg_2022 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln43_reg_1700 <= add_ln43_fu_750_p2;
        and_ln17_2_reg_1685 <= and_ln17_2_fu_700_p2;
        and_ln17_2_reg_1685_pp0_iter1_reg <= and_ln17_2_reg_1685;
        and_ln17_2_reg_1685_pp0_iter2_reg <= and_ln17_2_reg_1685_pp0_iter1_reg;
        and_ln17_2_reg_1685_pp0_iter3_reg <= and_ln17_2_reg_1685_pp0_iter2_reg;
        and_ln17_reg_1669 <= and_ln17_fu_616_p2;
        and_ln17_reg_1669_pp0_iter1_reg <= and_ln17_reg_1669;
        and_ln17_reg_1669_pp0_iter2_reg <= and_ln17_reg_1669_pp0_iter1_reg;
        and_ln17_reg_1669_pp0_iter3_reg <= and_ln17_reg_1669_pp0_iter2_reg;
        aw_addr_1_reg_1673 <= sub_ln22_1_fu_641_p2;
        aw_addr_2_reg_1679 <= sub_ln22_2_fu_666_p2;
        aw_addr_3_read_reg_1922 <= m_axi_aw_RDATA;
        aw_addr_3_reg_1689 <= sub_ln22_3_fu_734_p2;
        aw_addr_reg_1663 <= sub_ln22_fu_589_p2;
        bi_addr_1_read_reg_1927 <= m_axi_bi_RDATA;
        bi_addr_2_reg_1750 <= sub_ln50_2_fu_861_p2;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_62_reg_1782 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_72_reg_1952 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_a_reg_354 <= ap_phi_reg_pp0_iter3_in_a_reg_354;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_57_reg_1842;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2 <= ap_phi_mux_value_a_3_phi_fu_370_p4;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul_i_i_reg_1705 <= grp_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_61_reg_1882;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_68_reg_1892;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33 <= ap_phi_mux_in_b_phi_fu_392_p4;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39 <= ap_phi_mux_value_a_phi_fu_381_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_62_reg_1782;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_73_reg_1817;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_72_reg_1952;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32 <= ap_phi_mux_value_b_5_phi_fu_414_p4;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36 <= ap_phi_mux_in_a_3_phi_fu_403_p4;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5 <= in_a_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_60_reg_2022;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30 <= ap_phi_mux_value_b_phi_fu_436_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31 <= ap_phi_mux_value_b_4_phi_fu_425_p4;
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_56_reg_1982;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_447 <= grp_fu_443_p2;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685_pp0_iter3_reg))) begin
        ap_phi_mux_in_a_3_phi_fu_403_p4 = aw_addr_3_read_reg_1922;
    end else begin
        ap_phi_mux_in_a_3_phi_fu_403_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_1640_pp0_iter3_reg == 1'd1) & (icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1))) begin
        ap_phi_mux_in_b_phi_fu_392_p4 = bi_addr_read_reg_1877;
    end else begin
        ap_phi_mux_in_b_phi_fu_392_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_reg_1669_pp0_iter2_reg))) begin
        ap_phi_mux_value_a_3_phi_fu_370_p4 = aw_addr_1_read_reg_1837;
    end else begin
        ap_phi_mux_value_a_3_phi_fu_370_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter3_reg))) begin
        ap_phi_mux_value_a_phi_fu_381_p4 = aw_addr_2_read_reg_1872;
    end else begin
        ap_phi_mux_value_a_phi_fu_381_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter3_reg))) begin
        ap_phi_mux_value_b_4_phi_fu_425_p4 = bi_addr_2_read_reg_1977;
    end else begin
        ap_phi_mux_value_b_4_phi_fu_425_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_reg_1669_pp0_iter3_reg))) begin
        ap_phi_mux_value_b_5_phi_fu_414_p4 = bi_addr_1_read_reg_1927;
    end else begin
        ap_phi_mux_value_b_5_phi_fu_414_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685_pp0_iter3_reg))) begin
        ap_phi_mux_value_b_phi_fu_436_p4 = bi_addr_3_read_reg_2017;
    end else begin
        ap_phi_mux_value_b_phi_fu_436_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_t_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_t_2 = t_fu_194;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op114_readreq_state4 == 1'b1)) | ((icmp_ln150_reg_1636 == 1'd1) & (icmp_ln21_reg_1640 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((icmp_ln150_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln17_1_reg_1649)))) begin
        aw_blk_n_AR = m_axi_aw_ARREADY;
    end else begin
        aw_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln21_reg_1640_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln17_2_reg_1685_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op241_read_state12 == 1'b1)))) begin
        aw_blk_n_R = m_axi_aw_RVALID;
    end else begin
        aw_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (ap_predicate_op172_readreq_state8 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_reg_1669)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter1_reg)) | ((icmp_ln150_reg_1636 == 1'd1) & (icmp_ln21_reg_1640 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        bi_blk_n_AR = m_axi_bi_ARREADY;
    end else begin
        bi_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln21_reg_1640_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln17_reg_1669_pp0_iter2_reg)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (1'd1 == and_ln17_1_reg_1649_pp0_iter3_reg)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op376_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        bi_blk_n_R = m_axi_bi_RVALID;
    end else begin
        bi_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1408_ce = 1'b1;
    end else begin
        grp_fu_1408_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1417_ce = 1'b1;
    end else begin
        grp_fu_1417_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1426_ce = 1'b1;
    end else begin
        grp_fu_1426_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1435_ce = 1'b1;
    end else begin
        grp_fu_1435_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1444_ce = 1'b1;
    end else begin
        grp_fu_1444_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1453_ce = 1'b1;
    end else begin
        grp_fu_1453_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1462_ce = 1'b1;
    end else begin
        grp_fu_1462_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1471_ce = 1'b1;
    end else begin
        grp_fu_1471_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1480_ce = 1'b1;
    end else begin
        grp_fu_1480_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1489_ce = 1'b1;
    end else begin
        grp_fu_1489_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1498_ce = 1'b1;
    end else begin
        grp_fu_1498_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1507_ce = 1'b1;
    end else begin
        grp_fu_1507_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1516_ce = 1'b1;
    end else begin
        grp_fu_1516_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1525_ce = 1'b1;
    end else begin
        grp_fu_1525_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1534_ce = 1'b1;
    end else begin
        grp_fu_1534_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1543_ce = 1'b1;
    end else begin
        grp_fu_1543_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_443_ce = 1'b1;
    end else begin
        grp_fu_443_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_443_p0 = sext_ln43_2_fu_838_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_443_p0 = sext_ln43_1_fu_793_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_443_p0 = sext_ln43_fu_755_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_443_p0 = sub_i_cast_i_fu_746_p1;
    end else begin
        grp_fu_443_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op142_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_aw_ARADDR = aw_addr_3_reg_1689;
    end else if (((ap_predicate_op128_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_aw_ARADDR = aw_addr_2_reg_1679;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op114_readreq_state4 == 1'b1))) begin
        m_axi_aw_ARADDR = aw_addr_1_reg_1673;
    end else if (((ap_predicate_op108_readreq_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_aw_ARADDR = aw_addr_reg_1663;
    end else begin
        m_axi_aw_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op108_readreq_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op142_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op128_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op114_readreq_state4 == 1'b1)))) begin
        m_axi_aw_ARVALID = 1'b1;
    end else begin
        m_axi_aw_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op212_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op304_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op272_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op241_read_state12 == 1'b1)))) begin
        m_axi_aw_RREADY = 1'b1;
    end else begin
        m_axi_aw_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1562)) begin
            m_axi_bi_ARADDR = bi_addr_3_reg_1756;
        end else if ((1'b1 == ap_condition_1559)) begin
            m_axi_bi_ARADDR = bi_addr_2_reg_1750;
        end else if ((1'b1 == ap_condition_1555)) begin
            m_axi_bi_ARADDR = bi_addr_1_reg_1739;
        end else if ((1'b1 == ap_condition_1551)) begin
            m_axi_bi_ARADDR = bi_addr_reg_1723;
        end else begin
            m_axi_bi_ARADDR = 'bx;
        end
    end else begin
        m_axi_bi_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op158_readreq_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op144_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op129_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op172_readreq_state8 == 1'b1)))) begin
        m_axi_bi_ARVALID = 1'b1;
    end else begin
        m_axi_bi_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op345_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op307_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op274_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op376_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        m_axi_bi_RREADY = 1'b1;
    end else begin
        m_axi_bi_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o = grp_fu_1444_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o = grp_fu_1426_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o = grp_fu_1435_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o = grp_fu_1507_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o = grp_fu_1498_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o = grp_fu_1471_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o = grp_fu_1453_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o = grp_fu_1480_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o = grp_fu_1543_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o = grp_fu_1534_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o = grp_fu_1516_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o = grp_fu_1489_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o = grp_fu_1408_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o = grp_fu_1417_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o = grp_fu_1462_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o = grp_fu_1525_p3;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld = 1'b1;
    end else begin
        mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln21_1_fu_522_p2 = (p_read4 + 17'd2);

assign add_ln21_2_fu_690_p2 = (p_read4 + 17'd3);

assign add_ln21_fu_606_p2 = (p_read4 + 17'd1);

assign add_ln22_10_fu_706_p2 = (shl_ln22_mid2 + addr_a0);

assign add_ln22_11_fu_728_p2 = (zext_ln22_1_fu_724_p1 + add_ln22_10_fu_706_p2);

assign add_ln22_1_fu_579_p2 = ($signed(shl_ln22_mid2) + $signed(sext_ln22_fu_576_p1));

assign add_ln22_2_fu_584_p2 = (add_ln22_1_fu_579_p2 + addr_a0);

assign add_ln22_3_fu_627_p2 = (shl_ln22_mid2 + addr_a0);

assign add_ln22_4_fu_635_p2 = (zext_ln22_fu_631_p1 + add_ln22_3_fu_627_p2);

assign add_ln22_5_fu_540_p2 = ($signed(p_read4) + $signed(17'd131071));

assign add_ln22_6_fu_550_p2 = ($signed(sext_ln22_1_fu_546_p1) + $signed(zext_ln17_fu_502_p1));

assign add_ln22_7_fu_653_p2 = (shl_ln22_mid2 + addr_a0);

assign add_ln22_8_fu_556_p2 = (add_ln22_6_fu_550_p2 + 19'd2);

assign add_ln22_9_fu_660_p2 = ($signed(sext_ln22_2_fu_657_p1) + $signed(add_ln22_7_fu_653_p2));

assign add_ln22_fu_490_p2 = ($signed(p_read4) + $signed(17'd131071));

assign add_ln43_1_fu_759_p2 = ($signed(zext_ln150_reg_1627) + $signed(17'd131070));

assign add_ln43_2_fu_797_p2 = ($signed(zext_ln150_reg_1627) + $signed(17'd131069));

assign add_ln43_3_fu_767_p1 = p_read3;

assign add_ln43_3_fu_767_p2 = ($signed(phi_mul_fu_190) + $signed(add_ln43_3_fu_767_p1));

assign add_ln43_fu_750_p2 = ($signed(zext_ln150_reg_1627) + $signed(17'd131071));

assign add_ln50_1_fu_821_p2 = (add_ln50_5_fu_816_p2 + mul_i_i_reg_1705);

assign add_ln50_2_fu_856_p2 = (add_ln50_6_fu_851_p2 + mul_i_i_reg_1705);

assign add_ln50_3_fu_887_p2 = (add_ln50_7_fu_882_p2 + mul_i_i_reg_1705);

assign add_ln50_4_fu_772_p2 = (zext_ln50_cast_reg_1615 + addr_b0);

assign add_ln50_5_fu_816_p2 = (zext_ln43_fu_812_p1 + addr_b0);

assign add_ln50_6_fu_851_p2 = (zext_ln43_1_fu_847_p1 + addr_b0);

assign add_ln50_7_fu_882_p2 = (zext_ln43_2_fu_878_p1 + addr_b0);

assign add_ln50_fu_776_p2 = (add_ln50_4_fu_772_p2 + mul_i_i_reg_1705);

assign and_ln17_1_fu_534_p2 = (icmp_ln21_2_fu_528_p2 & icmp_ln17_1_fu_516_p2);

assign and_ln17_2_fu_700_p2 = (icmp_ln21_3_fu_695_p2 & icmp_ln17_2_fu_685_p2);

assign and_ln17_fu_616_p2 = (icmp_ln21_1_fu_611_p2 & icmp_ln17_fu_601_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage3_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage3_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter2 = ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op212_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter2 = ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op241_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter3 = (((ap_predicate_op274_read_state13 == 1'b1) & (m_axi_bi_RVALID == 1'b0)) | ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op272_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage1_iter3 = (((ap_predicate_op307_read_state14 == 1'b1) & (m_axi_bi_RVALID == 1'b0)) | ((m_axi_aw_RVALID == 1'b0) & (ap_predicate_op304_read_state14 == 1'b1)));
end

always @ (*) begin
    ap_block_state15_pp0_stage2_iter3 = ((ap_predicate_op345_read_state15 == 1'b1) & (m_axi_bi_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage3_iter3 = ((ap_predicate_op376_read_state16 == 1'b1) & (m_axi_bi_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op108_readreq_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_io = ((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op114_readreq_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_io = (((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op128_readreq_state5 == 1'b1)) | ((ap_predicate_op129_readreq_state5 == 1'b1) & (m_axi_bi_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = (((m_axi_aw_ARREADY == 1'b0) & (ap_predicate_op142_readreq_state6 == 1'b1)) | ((ap_predicate_op144_readreq_state6 == 1'b1) & (m_axi_bi_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state7_io = ((ap_predicate_op158_readreq_state7 == 1'b1) & (m_axi_bi_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state8_io = ((ap_predicate_op172_readreq_state8 == 1'b1) & (m_axi_bi_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1551 = ((ap_predicate_op129_readreq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1555 = ((ap_predicate_op144_readreq_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_1559 = ((ap_predicate_op158_readreq_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_1562 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op172_readreq_state8 == 1'b1));
end

always @ (*) begin
    ap_condition_765 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_phi_reg_pp0_iter2_in_a_reg_354 = 8'd0;

always @ (*) begin
    ap_predicate_op108_readreq_state3 = ((icmp_ln150_reg_1636 == 1'd1) & (icmp_ln21_reg_1640 == 1'd1));
end

always @ (*) begin
    ap_predicate_op114_readreq_state4 = ((icmp_ln150_reg_1636 == 1'd1) & (1'd1 == and_ln17_reg_1669));
end

always @ (*) begin
    ap_predicate_op128_readreq_state5 = ((icmp_ln150_reg_1636 == 1'd1) & (1'd1 == and_ln17_1_reg_1649));
end

always @ (*) begin
    ap_predicate_op129_readreq_state5 = ((icmp_ln150_reg_1636 == 1'd1) & (icmp_ln21_reg_1640 == 1'd1));
end

always @ (*) begin
    ap_predicate_op142_readreq_state6 = ((icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685));
end

always @ (*) begin
    ap_predicate_op144_readreq_state6 = ((icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_reg_1669));
end

always @ (*) begin
    ap_predicate_op158_readreq_state7 = ((icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op172_readreq_state8 = ((icmp_ln150_reg_1636_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op212_read_state11 = ((icmp_ln21_reg_1640_pp0_iter2_reg == 1'd1) & (icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op241_read_state12 = ((icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_reg_1669_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op272_read_state13 = ((icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op274_read_state13 = ((icmp_ln21_reg_1640_pp0_iter2_reg == 1'd1) & (icmp_ln150_reg_1636_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op304_read_state14 = ((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op307_read_state14 = ((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_reg_1669_pp0_iter2_reg));
end

always @ (*) begin
    ap_predicate_op345_read_state15 = ((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_1_reg_1649_pp0_iter3_reg));
end

always @ (*) begin
    ap_predicate_op376_read_state16 = ((icmp_ln150_reg_1636_pp0_iter3_reg == 1'd1) & (1'd1 == and_ln17_2_reg_1685_pp0_iter3_reg));
end

assign grp_fu_1408_p0 = grp_fu_1408_p00;

assign grp_fu_1408_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22;

assign grp_fu_1417_p0 = grp_fu_1417_p00;

assign grp_fu_1417_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23;

assign grp_fu_1426_p0 = grp_fu_1426_p00;

assign grp_fu_1426_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27;

assign grp_fu_1435_p0 = grp_fu_1435_p00;

assign grp_fu_1435_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28;

assign grp_fu_1444_p0 = grp_fu_1444_p00;

assign grp_fu_1444_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26;

assign grp_fu_1453_p0 = grp_fu_1453_p00;

assign grp_fu_1453_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32;

assign grp_fu_1462_p0 = grp_fu_1462_p00;

assign grp_fu_1462_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24;

assign grp_fu_1471_p0 = grp_fu_1471_p00;

assign grp_fu_1471_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31;

assign grp_fu_1480_p0 = grp_fu_1480_p00;

assign grp_fu_1480_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33;

assign grp_fu_1489_p0 = grp_fu_1489_p00;

assign grp_fu_1489_p00 = ap_phi_mux_in_b_phi_fu_392_p4;

assign grp_fu_1498_p0 = grp_fu_1498_p00;

assign grp_fu_1498_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30;

assign grp_fu_1507_p0 = grp_fu_1507_p00;

assign grp_fu_1507_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29;

assign grp_fu_1516_p1 = grp_fu_1516_p10;

assign grp_fu_1516_p10 = ap_phi_mux_value_b_5_phi_fu_414_p4;

assign grp_fu_1525_p0 = grp_fu_1525_p00;

assign grp_fu_1525_p00 = mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25;

assign grp_fu_1534_p1 = grp_fu_1534_p10;

assign grp_fu_1534_p10 = ap_phi_mux_value_b_4_phi_fu_425_p4;

assign grp_fu_1543_p1 = grp_fu_1543_p10;

assign grp_fu_1543_p10 = ap_phi_mux_value_b_phi_fu_436_p4;

assign icmp_ln150_fu_472_p2 = ((zext_ln150_fu_468_p1 < p_read2) ? 1'b1 : 1'b0);

assign icmp_ln17_1_fu_516_p2 = ((tmp_fu_506_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln17_2_fu_685_p2 = ((t_2_reg_1620 > 16'd2) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_601_p2 = ((t_2_reg_1620 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_1_fu_611_p2 = ((add_ln21_fu_606_p2 > zext_ln150_reg_1627) ? 1'b1 : 1'b0);

assign icmp_ln21_2_fu_528_p2 = ((add_ln21_1_fu_522_p2 > zext_ln150_fu_468_p1) ? 1'b1 : 1'b0);

assign icmp_ln21_3_fu_695_p2 = ((add_ln21_2_fu_690_p2 > zext_ln150_reg_1627) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_484_p2 = ((ap_sig_allocacmp_t_2 < m) ? 1'b1 : 1'b0);

assign k_fu_478_p2 = (ap_sig_allocacmp_t_2 + 16'd1);

assign m_axi_aw_ARBURST = 2'd0;

assign m_axi_aw_ARCACHE = 4'd0;

assign m_axi_aw_ARID = 1'd0;

assign m_axi_aw_ARLEN = 32'd1;

assign m_axi_aw_ARLOCK = 2'd0;

assign m_axi_aw_ARPROT = 3'd0;

assign m_axi_aw_ARQOS = 4'd0;

assign m_axi_aw_ARREGION = 4'd0;

assign m_axi_aw_ARSIZE = 3'd0;

assign m_axi_aw_ARUSER = 1'd0;

assign m_axi_aw_AWADDR = 32'd0;

assign m_axi_aw_AWBURST = 2'd0;

assign m_axi_aw_AWCACHE = 4'd0;

assign m_axi_aw_AWID = 1'd0;

assign m_axi_aw_AWLEN = 32'd0;

assign m_axi_aw_AWLOCK = 2'd0;

assign m_axi_aw_AWPROT = 3'd0;

assign m_axi_aw_AWQOS = 4'd0;

assign m_axi_aw_AWREGION = 4'd0;

assign m_axi_aw_AWSIZE = 3'd0;

assign m_axi_aw_AWUSER = 1'd0;

assign m_axi_aw_AWVALID = 1'b0;

assign m_axi_aw_BREADY = 1'b0;

assign m_axi_aw_WDATA = 8'd0;

assign m_axi_aw_WID = 1'd0;

assign m_axi_aw_WLAST = 1'b0;

assign m_axi_aw_WSTRB = 1'd0;

assign m_axi_aw_WUSER = 1'd0;

assign m_axi_aw_WVALID = 1'b0;

assign m_axi_bi_ARBURST = 2'd0;

assign m_axi_bi_ARCACHE = 4'd0;

assign m_axi_bi_ARID = 1'd0;

assign m_axi_bi_ARLEN = 32'd1;

assign m_axi_bi_ARLOCK = 2'd0;

assign m_axi_bi_ARPROT = 3'd0;

assign m_axi_bi_ARQOS = 4'd0;

assign m_axi_bi_ARREGION = 4'd0;

assign m_axi_bi_ARSIZE = 3'd0;

assign m_axi_bi_ARUSER = 1'd0;

assign m_axi_bi_AWADDR = 32'd0;

assign m_axi_bi_AWBURST = 2'd0;

assign m_axi_bi_AWCACHE = 4'd0;

assign m_axi_bi_AWID = 1'd0;

assign m_axi_bi_AWLEN = 32'd0;

assign m_axi_bi_AWLOCK = 2'd0;

assign m_axi_bi_AWPROT = 3'd0;

assign m_axi_bi_AWQOS = 4'd0;

assign m_axi_bi_AWREGION = 4'd0;

assign m_axi_bi_AWSIZE = 3'd0;

assign m_axi_bi_AWUSER = 1'd0;

assign m_axi_bi_AWVALID = 1'b0;

assign m_axi_bi_BREADY = 1'b0;

assign m_axi_bi_WDATA = 8'd0;

assign m_axi_bi_WID = 1'd0;

assign m_axi_bi_WLAST = 1'b0;

assign m_axi_bi_WSTRB = 1'd0;

assign m_axi_bi_WUSER = 1'd0;

assign m_axi_bi_WVALID = 1'b0;

assign or_ln22_fu_710_p2 = (tmp_1_fu_678_p3 | 18'd2);

assign or_ln50_1_fu_842_p2 = (shl_ln | 16'd2);

assign or_ln50_2_fu_873_p2 = (shl_ln | 16'd3);

assign or_ln50_fu_807_p2 = (shl_ln | 16'd1);

assign or_ln_fu_716_p3 = {{1'd0}, {or_ln22_fu_710_p2}};

assign sext_ln22_1_fu_546_p1 = $signed(add_ln22_5_fu_540_p2);

assign sext_ln22_2_fu_657_p1 = $signed(add_ln22_8_reg_1653);

assign sext_ln22_fu_576_p1 = $signed(add_ln22_reg_1644);

assign sext_ln43_1_fu_793_p1 = $signed(add_ln43_1_reg_1718);

assign sext_ln43_2_fu_838_p1 = $signed(add_ln43_2_reg_1734);

assign sext_ln43_fu_755_p1 = $signed(add_ln43_reg_1700);

assign shl_ln15_fu_496_p2 = p_read4 << 17'd1;

assign shl_ln22_fu_622_p2 = p_read4 << 17'd1;

assign sub_i_cast_i_fu_746_p1 = $signed(sub_i_i_reg_1658);

assign sub_i_i_fu_562_p2 = ($signed(p_read4) + $signed(17'd131071));

assign sub_ln22_1_fu_641_p2 = (add_ln22_4_fu_635_p2 - zext_ln150_1_fu_573_p1);

assign sub_ln22_2_fu_666_p2 = (add_ln22_9_fu_660_p2 - zext_ln150_1_fu_573_p1);

assign sub_ln22_3_fu_734_p2 = (add_ln22_11_fu_728_p2 - zext_ln150_1_fu_573_p1);

assign sub_ln22_fu_589_p2 = (add_ln22_2_fu_584_p2 - zext_ln150_1_fu_573_p1);

assign sub_ln50_1_fu_826_p2 = (add_ln50_1_fu_821_p2 - reg_447);

assign sub_ln50_2_fu_861_p2 = (add_ln50_2_fu_856_p2 - reg_447);

assign sub_ln50_3_fu_892_p2 = (add_ln50_3_fu_887_p2 - reg_447);

assign sub_ln50_fu_781_p2 = (add_ln50_fu_776_p2 - phi_mul_fu_190);

assign tmp_1_fu_678_p3 = {{p_read5}, {2'd0}};

assign tmp_fu_506_p4 = {{ap_sig_allocacmp_t_2[15:1]}};

assign zext_ln150_1_fu_573_p1 = t_2_reg_1620;

assign zext_ln150_fu_468_p1 = ap_sig_allocacmp_t_2;

assign zext_ln17_fu_502_p1 = shl_ln15_fu_496_p2;

assign zext_ln22_1_fu_724_p1 = or_ln_fu_716_p3;

assign zext_ln22_fu_631_p1 = shl_ln22_fu_622_p2;

assign zext_ln43_1_fu_847_p1 = or_ln50_1_fu_842_p2;

assign zext_ln43_2_fu_878_p1 = or_ln50_2_fu_873_p2;

assign zext_ln43_fu_812_p1 = or_ln50_fu_807_p2;

assign zext_ln50_cast_fu_451_p1 = zext_ln50;

always @ (posedge ap_clk) begin
    zext_ln50_cast_reg_1615[31:16] <= 16'b0000000000000000;
    zext_ln150_reg_1627[16] <= 1'b0;
end

endmodule //mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3
