

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Mon Jun 17 21:37:58 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.828 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295360506|  6.734 ns|  28.925 sec|    1|  4295360506|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4295360505|  8 ~ 65543|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_0_010244_lcssa251 = alloca i32 1"   --->   Operation 5 'alloca' 'p_0_0_010244_lcssa251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_09246_lcssa254 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_09246_lcssa254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0248_lcssa257 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0248_lcssa257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 9 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outpix_1 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 10 'alloca' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outpix_2 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 11 'alloca' 'outpix_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hBarSel_2_0_loc_0 = alloca i32 1"   --->   Operation 12 'alloca' 'hBarSel_2_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%vBarSel_1_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'vBarSel_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_0 = alloca i32 1"   --->   Operation 16 'alloca' 'hBarSel_3_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 18 'read' 'colorFormatLocal' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val20_c, i8 %colorFormatLocal"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 22 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 24 'read' 'patternId_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enableInput_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%enableInput_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %enableInput_val"   --->   Operation 26 'read' 'enableInput_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%passthruEndY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndY_val"   --->   Operation 28 'read' 'passthruEndY_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%passthruEndX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndX_val"   --->   Operation 30 'read' 'passthruEndX_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%passthruStartY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartY_val"   --->   Operation 32 'read' 'passthruStartY_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "%passthruStartX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartX_val"   --->   Operation 34 'read' 'passthruStartX_val_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 36 'read' 'loopWidth' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 37 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %width_val7_c, i11 %empty"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.83ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 41 'read' 'loopHeight' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_83 = trunc i16 %loopHeight"   --->   Operation 42 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height_val4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %height_val4_c, i11 %empty_83"   --->   Operation 44 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%cmp8 = icmp_ne  i8 %enableInput_val_read, i8 0"   --->   Operation 47 'icmp' 'cmp8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%s_load = load i32 %s"   --->   Operation 48 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%width_val_cast10 = zext i16 %loopWidth"   --->   Operation 49 'zext' 'width_val_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_84 = trunc i16 %loopWidth"   --->   Operation 50 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.83ns)   --->   "%add_i = add i14 %empty_84, i14 7"   --->   Operation 51 'add' 'add_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13"   --->   Operation 52 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %s_load"   --->   Operation 53 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%cmp33_i = icmp_eq  i8 %colorFormatLocal, i8 0"   --->   Operation 54 'icmp' 'cmp33_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.83ns)   --->   "%add2_i = add i14 %empty_84, i14 15"   --->   Operation 55 'add' 'add2_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13"   --->   Operation 56 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023"   --->   Operation 57 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%height_val_cast11 = zext i16 %loopHeight"   --->   Operation 58 'zext' 'height_val_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_86 = trunc i16 %loopHeight"   --->   Operation 59 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.83ns)   --->   "%add5_i = add i14 %empty_86, i14 15"   --->   Operation 60 'add' 'add5_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7"   --->   Operation 61 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.77ns)   --->   "%icmp = icmp_ne  i7 %tmp_9, i7 0"   --->   Operation 62 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13"   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%barHeight_cast = zext i10 %tmp"   --->   Operation 64 'zext' 'barHeight_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast, i11 2047"   --->   Operation 65 'add' 'sub_i_i_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.85ns)   --->   "%sub35_i = add i17 %width_val_cast10, i17 131071"   --->   Operation 66 'add' 'sub35_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.40ns)   --->   "%conv2_i_i15_i = select i1 %cmp33_i, i10 1023, i10 512"   --->   Operation 67 'select' 'conv2_i_i15_i' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.40ns)   --->   "%conv2_i_i_i295 = select i1 %cmp33_i, i10 0, i10 512"   --->   Operation 68 'select' 'conv2_i_i_i295' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.85ns)   --->   "%sub10_i = add i17 %height_val_cast11, i17 131071"   --->   Operation 69 'add' 'sub10_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%hBarSel_3_0_load = load i8 %hBarSel_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 70 'load' 'hBarSel_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 71 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %vBarSel_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 72 'zext' 'zext_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 73 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1575 = zext i3 %hBarSel_0_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 74 'zext' 'zext_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i8 %vBarSel_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 75 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%hBarSel_2_0_load = load i3 %hBarSel_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 76 'load' 'hBarSel_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i3 %hBarSel_2_0_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 77 'zext' 'zext_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1257 = store i8 %hBarSel_3_0_load, i8 %hBarSel_3_0_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 78 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %vBarSel_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 79 'store' 'store_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %zext_ln1575, i8 %hBarSel_0_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 80 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %vBarSel_1_load, i8 %vBarSel_1_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 81 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln563 = store i8 %zext_ln563, i8 %hBarSel_2_0_loc_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 82 'store' 'store_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln549 = store i16 0, i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 83 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 84 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y"   --->   Operation 85 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln563 = icmp_eq  i16 %y_1, i16 %loopHeight" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 86 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.85ns)   --->   "%add_ln563 = add i16 %y_1, i16 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 87 'add' 'add_ln563' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %VITIS_LOOP_565_2.split, void %for.end105.loopexit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 88 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%outpix_load = load i10 %outpix"   --->   Operation 89 'load' 'outpix_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%outpix_1_load = load i10 %outpix_1"   --->   Operation 90 'load' 'outpix_1_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%outpix_2_load = load i10 %outpix_2"   --->   Operation 91 'load' 'outpix_2_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln563_1 = zext i16 %y_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 92 'zext' 'zext_ln563_1' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%ult = icmp_ult  i16 %y_1, i16 %passthruEndY_val_read"   --->   Operation 93 'icmp' 'ult' <Predicate = (!icmp_ln563)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.86ns)   --->   "%cmp11_i = icmp_eq  i17 %sub10_i, i17 %zext_ln563_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 94 'icmp' 'cmp11_i' <Predicate = (!icmp_ln563)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty_87 = wait i32 @_ssdm_op_Wait"   --->   Operation 95 'wait' 'empty_87' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln549 = store i16 %add_ln563, i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 96 'store' 'store_ln549' <Predicate = (!icmp_ln563)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%rampStart_load = load i10 %rampStart" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 97 'load' 'rampStart_load' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i8 %motionSpeed_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 98 'zext' 'zext_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln750 = add i10 %rampStart_load, i10 %zext_ln750" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 99 'add' 'add_ln750' <Predicate = (icmp_ln563)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln750 = store i10 %add_ln750, i10 %rampStart" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 100 'store' 'store_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:751]   --->   Operation 101 'ret' 'ret_ln751' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 102 [1/1] (0.28ns)   --->   "%rev = xor i1 %ult, i1 1"   --->   Operation 102 'xor' 'rev' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.85ns)   --->   "%cmp_i = icmp_eq  i16 %y_1, i16 0"   --->   Operation 103 'icmp' 'cmp_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [2/2] (1.51ns)   --->   "%call_ln563 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i10 %outpix_2_load, i10 %outpix_1_load, i10 %outpix_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %conv2_i_i_i295, i10 %conv2_i_i15_i, i1 %cmp8, i8 %patternId_val_read, i30 %srcYUV, i8 %colorFormatLocal, i8 %empty_85, i1 %cmp33_i, i11 %barWidth, i11 %barWidth, i16 %y_1, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i, i17 %sub35_i, i1 %icmp, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i8 %hBarSel_3_0_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_2_0_loc_0, i10 %outpix_2, i10 %outpix_1, i10 %outpix, i10 %p_0_0_0248_lcssa257, i10 %p_0_0_09246_lcssa254, i10 %p_0_0_010244_lcssa251, i10 %blkYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_3_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_3_0, i1 %vHatch, i10 %yCount_1, i10 %whiYuv, i10 %blkYuv_1, i2 %tpgCheckerBoardArray, i3 %hBarSel_2_0, i10 %xCount_2_0, i10 %yCount_2, i8 %vBarSel_1, i28 %rSerie, i28 %gSerie, i28 %bSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 104 'call' 'call_ln563' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln552 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 106 'specloopname' 'specloopname_ln563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln563 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i10 %outpix_2_load, i10 %outpix_1_load, i10 %outpix_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %conv2_i_i_i295, i10 %conv2_i_i15_i, i1 %cmp8, i8 %patternId_val_read, i30 %srcYUV, i8 %colorFormatLocal, i8 %empty_85, i1 %cmp33_i, i11 %barWidth, i11 %barWidth, i16 %y_1, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i, i17 %sub35_i, i1 %icmp, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i8 %hBarSel_3_0_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_2_0_loc_0, i10 %outpix_2, i10 %outpix_1, i10 %outpix, i10 %p_0_0_0248_lcssa257, i10 %p_0_0_09246_lcssa254, i10 %p_0_0_010244_lcssa251, i10 %blkYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_3_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_3_0, i1 %vHatch, i10 %yCount_1, i10 %whiYuv, i10 %blkYuv_1, i2 %tpgCheckerBoardArray, i3 %hBarSel_2_0, i10 %xCount_2_0, i10 %yCount_2, i8 %vBarSel_1, i28 %rSerie, i28 %gSerie, i28 %bSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 107 'call' 'call_ln563' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 108 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 3.676ns
The critical path consists of the following:
	fifo read operation ('colorFormatLocal') on port 'colorFormat_val' [58]  (1.838 ns)
	fifo write operation ('write_ln0') on port 'colorFormat_val20_c' [60]  (1.838 ns)

 <State 2>: 1.280ns
The critical path consists of the following:
	'load' operation 16 bit ('y') on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549 [126]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln563', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563) [127]  (0.853 ns)
	'store' operation 0 bit ('store_ln549', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549) of variable 'add_ln563', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563 on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549 [143]  (0.427 ns)

 <State 3>: 2.365ns
The critical path consists of the following:
	'icmp' operation 1 bit ('cmp_i') [139]  (0.853 ns)
	'call' operation 0 bit ('call_ln563', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563) to 'tpgBackground_Pipeline_VITIS_LOOP_565_2' [142]  (1.512 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
