// Seed: 882668528
module module_0;
  wire [1 : 1] id_1;
  assign module_1.id_5 = 0;
  tri id_2 = 1'b0 >> id_1, id_3;
  parameter integer id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout tri id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = (id_1) - 1 === 1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
