// Seed: 4105649285
module module_0 (
    input uwire id_0,
    output wire id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4
);
  wire id_6;
  generate
    wire id_7 = id_7;
    wire id_8;
  endgenerate
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
);
  wire  id_3;
  uwire id_4, id_5 = id_0;
  assign id_4 = id_0;
  assign id_4 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
  assign module_0.type_0 = 0;
endmodule
